/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_A_ADC_SAR */
#define ADC_SAR_A_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_A_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_A_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_A_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_A_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_A_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_A_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_A_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_A_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_A_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_A_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_A_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_A_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_A_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_A_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_A_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_A_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_A_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_A_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_A_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_A_Bypass */
#define ADC_SAR_A_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_A_Bypass__0__MASK 0x04u
#define ADC_SAR_A_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_A_Bypass__0__PORT 0u
#define ADC_SAR_A_Bypass__0__SHIFT 2u
#define ADC_SAR_A_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_A_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_A_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_A_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_A_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_A_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_A_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_A_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_A_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_A_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_A_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_A_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_A_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_A_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_A_Bypass__MASK 0x04u
#define ADC_SAR_A_Bypass__PORT 0u
#define ADC_SAR_A_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_A_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_A_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_A_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_A_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_A_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_A_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_A_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_A_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_A_Bypass__SHIFT 2u
#define ADC_SAR_A_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_A_IRQ */
#define ADC_SAR_A_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_A_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_A_IRQ__INTC_MASK 0x04u
#define ADC_SAR_A_IRQ__INTC_NUMBER 2u
#define ADC_SAR_A_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_A_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_A_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_A_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_A_theACLK */
#define ADC_SAR_A_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_A_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_A_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_A_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_A_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_A_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_A_theACLK__INDEX 0x01u
#define ADC_SAR_A_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_A_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_A_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_A_theACLK__PM_STBY_MSK 0x02u

/* ADC_SAR_B_ADC_SAR */
#define ADC_SAR_B_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_B_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_B_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_B_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_B_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_B_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_B_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_B_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_B_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_B_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_B_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_B_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_B_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_B_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_B_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_B_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_B_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_B_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_B_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_B_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_B_Bypass */
#define ADC_SAR_B_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_B_Bypass__0__MASK 0x10u
#define ADC_SAR_B_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_B_Bypass__0__PORT 0u
#define ADC_SAR_B_Bypass__0__SHIFT 4u
#define ADC_SAR_B_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_B_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_B_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_B_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_B_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_B_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_B_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_B_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_B_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_B_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_B_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_B_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_B_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_B_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_B_Bypass__MASK 0x10u
#define ADC_SAR_B_Bypass__PORT 0u
#define ADC_SAR_B_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_B_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_B_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_B_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_B_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_B_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_B_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_B_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_B_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_B_Bypass__SHIFT 4u
#define ADC_SAR_B_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_B_IRQ */
#define ADC_SAR_B_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_B_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_B_IRQ__INTC_MASK 0x08u
#define ADC_SAR_B_IRQ__INTC_NUMBER 3u
#define ADC_SAR_B_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_B_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ADC_SAR_B_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_B_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_B_theACLK */
#define ADC_SAR_B_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_B_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_B_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_B_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_B_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_B_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_B_theACLK__INDEX 0x00u
#define ADC_SAR_B_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_B_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_B_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_B_theACLK__PM_STBY_MSK 0x01u

/* CE */
#define CE__0__INTTYPE CYREG_PICU12_INTTYPE0
#define CE__0__MASK 0x01u
#define CE__0__PC CYREG_PRT12_PC0
#define CE__0__PORT 12u
#define CE__0__SHIFT 0u
#define CE__AG CYREG_PRT12_AG
#define CE__BIE CYREG_PRT12_BIE
#define CE__BIT_MASK CYREG_PRT12_BIT_MASK
#define CE__BYP CYREG_PRT12_BYP
#define CE__DM0 CYREG_PRT12_DM0
#define CE__DM1 CYREG_PRT12_DM1
#define CE__DM2 CYREG_PRT12_DM2
#define CE__DR CYREG_PRT12_DR
#define CE__INP_DIS CYREG_PRT12_INP_DIS
#define CE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CE__MASK 0x01u
#define CE__PORT 12u
#define CE__PRT CYREG_PRT12_PRT
#define CE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CE__PS CYREG_PRT12_PS
#define CE__SHIFT 0u
#define CE__SIO_CFG CYREG_PRT12_SIO_CFG
#define CE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CE__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x04u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x10u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x10u

/* Clock_In */
#define Clock_In__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_In__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_In__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_In__CFG2_SRC_SEL_MASK 0x07u
#define Clock_In__INDEX 0x00u
#define Clock_In__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_In__PM_ACT_MSK 0x01u
#define Clock_In__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_In__PM_STBY_MSK 0x01u
#define Clock_In_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_In_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_In_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_In_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_In_1__INDEX 0x01u
#define Clock_In_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_In_1__PM_ACT_MSK 0x02u
#define Clock_In_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_In_1__PM_STBY_MSK 0x02u

/* DMA_A */
#define DMA_A__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_A__DRQ_NUMBER 0u
#define DMA_A__NUMBEROF_TDS 0u
#define DMA_A__PRIORITY 2u
#define DMA_A__TERMIN_EN 0u
#define DMA_A__TERMIN_SEL 0u
#define DMA_A__TERMOUT0_EN 0u
#define DMA_A__TERMOUT0_SEL 0u
#define DMA_A__TERMOUT1_EN 0u
#define DMA_A__TERMOUT1_SEL 0u
#define DMA_A_Filter__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_A_Filter__DRQ_NUMBER 8u
#define DMA_A_Filter__NUMBEROF_TDS 0u
#define DMA_A_Filter__PRIORITY 2u
#define DMA_A_Filter__TERMIN_EN 0u
#define DMA_A_Filter__TERMIN_SEL 0u
#define DMA_A_Filter__TERMOUT0_EN 1u
#define DMA_A_Filter__TERMOUT0_SEL 8u
#define DMA_A_Filter__TERMOUT1_EN 0u
#define DMA_A_Filter__TERMOUT1_SEL 0u

/* DMA_B */
#define DMA_B__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_B__DRQ_NUMBER 1u
#define DMA_B__NUMBEROF_TDS 0u
#define DMA_B__PRIORITY 2u
#define DMA_B__TERMIN_EN 0u
#define DMA_B__TERMIN_SEL 0u
#define DMA_B__TERMOUT0_EN 0u
#define DMA_B__TERMOUT0_SEL 0u
#define DMA_B__TERMOUT1_EN 0u
#define DMA_B__TERMOUT1_SEL 0u
#define DMA_B_Filter__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_B_Filter__DRQ_NUMBER 9u
#define DMA_B_Filter__NUMBEROF_TDS 0u
#define DMA_B_Filter__PRIORITY 2u
#define DMA_B_Filter__TERMIN_EN 0u
#define DMA_B_Filter__TERMIN_SEL 0u
#define DMA_B_Filter__TERMOUT0_EN 1u
#define DMA_B_Filter__TERMOUT0_SEL 9u
#define DMA_B_Filter__TERMOUT1_EN 0u
#define DMA_B_Filter__TERMOUT1_SEL 0u

/* Filter_DFB */
#define Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_DFB__COHER CYREG_DFB0_COHER
#define Filter_DFB__CR CYREG_DFB0_CR
#define Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_DFB__PM_ACT_MSK 0x10u
#define Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_DFB__PM_STBY_MSK 0x10u
#define Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_DFB__SR CYREG_DFB0_SR
#define Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* IRQ */
#define IRQ__0__INTTYPE CYREG_PICU12_INTTYPE1
#define IRQ__0__MASK 0x02u
#define IRQ__0__PC CYREG_PRT12_PC1
#define IRQ__0__PORT 12u
#define IRQ__0__SHIFT 1u
#define IRQ__AG CYREG_PRT12_AG
#define IRQ__BIE CYREG_PRT12_BIE
#define IRQ__BIT_MASK CYREG_PRT12_BIT_MASK
#define IRQ__BYP CYREG_PRT12_BYP
#define IRQ__DM0 CYREG_PRT12_DM0
#define IRQ__DM1 CYREG_PRT12_DM1
#define IRQ__DM2 CYREG_PRT12_DM2
#define IRQ__DR CYREG_PRT12_DR
#define IRQ__INP_DIS CYREG_PRT12_INP_DIS
#define IRQ__INTSTAT CYREG_PICU12_INTSTAT
#define IRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IRQ__MASK 0x02u
#define IRQ__PORT 12u
#define IRQ__PRT CYREG_PRT12_PRT
#define IRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IRQ__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IRQ__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IRQ__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IRQ__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IRQ__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IRQ__PS CYREG_PRT12_PS
#define IRQ__SHIFT 1u
#define IRQ__SIO_CFG CYREG_PRT12_SIO_CFG
#define IRQ__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IRQ__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IRQ__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IRQ__SLW CYREG_PRT12_SLW
#define IRQ__SNAP CYREG_PICU12_SNAP

/* ISR_A */
#define ISR_A__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_A__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_A__INTC_MASK 0x01u
#define ISR_A__INTC_NUMBER 0u
#define ISR_A__INTC_PRIOR_NUM 7u
#define ISR_A__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_A__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_A__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ISR_B */
#define ISR_B__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_B__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_B__INTC_MASK 0x02u
#define ISR_B__INTC_NUMBER 1u
#define ISR_B__INTC_PRIOR_NUM 7u
#define ISR_B__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_B__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_B__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU12_INTTYPE2
#define MISO__0__MASK 0x04u
#define MISO__0__PC CYREG_PRT12_PC2
#define MISO__0__PORT 12u
#define MISO__0__SHIFT 2u
#define MISO__AG CYREG_PRT12_AG
#define MISO__BIE CYREG_PRT12_BIE
#define MISO__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO__BYP CYREG_PRT12_BYP
#define MISO__DM0 CYREG_PRT12_DM0
#define MISO__DM1 CYREG_PRT12_DM1
#define MISO__DM2 CYREG_PRT12_DM2
#define MISO__DR CYREG_PRT12_DR
#define MISO__INP_DIS CYREG_PRT12_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO__MASK 0x04u
#define MISO__PORT 12u
#define MISO__PRT CYREG_PRT12_PRT
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO__PS CYREG_PRT12_PS
#define MISO__SHIFT 2u
#define MISO__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO__SLW CYREG_PRT12_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT12_PC3
#define MOSI__0__PORT 12u
#define MOSI__0__SHIFT 3u
#define MOSI__AG CYREG_PRT12_AG
#define MOSI__BIE CYREG_PRT12_BIE
#define MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI__BYP CYREG_PRT12_BYP
#define MOSI__DM0 CYREG_PRT12_DM0
#define MOSI__DM1 CYREG_PRT12_DM1
#define MOSI__DM2 CYREG_PRT12_DM2
#define MOSI__DR CYREG_PRT12_DR
#define MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI__MASK 0x08u
#define MOSI__PORT 12u
#define MOSI__PRT CYREG_PRT12_PRT
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI__PS CYREG_PRT12_PS
#define MOSI__SHIFT 3u
#define MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI__SLW CYREG_PRT12_SLW

/* Maximum_Peak_Detector_A_Comp_1 */
#define Maximum_Peak_Detector_A_Comp_1_ctComp__CLK CYREG_CMP2_CLK
#define Maximum_Peak_Detector_A_Comp_1_ctComp__CMP_MASK 0x04u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__CMP_NUMBER 2u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__CR CYREG_CMP2_CR
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__CR CYREG_LUT2_CR
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MSK_MASK 0x04u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MSK_SHIFT 2u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__MX CYREG_LUT2_MX
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__SR_MASK 0x04u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__LUT__SR_SHIFT 2u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Maximum_Peak_Detector_A_Comp_1_ctComp__PM_ACT_MSK 0x04u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Maximum_Peak_Detector_A_Comp_1_ctComp__PM_STBY_MSK 0x04u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__SW0 CYREG_CMP2_SW0
#define Maximum_Peak_Detector_A_Comp_1_ctComp__SW2 CYREG_CMP2_SW2
#define Maximum_Peak_Detector_A_Comp_1_ctComp__SW3 CYREG_CMP2_SW3
#define Maximum_Peak_Detector_A_Comp_1_ctComp__SW4 CYREG_CMP2_SW4
#define Maximum_Peak_Detector_A_Comp_1_ctComp__SW6 CYREG_CMP2_SW6
#define Maximum_Peak_Detector_A_Comp_1_ctComp__TR0 CYREG_CMP2_TR0
#define Maximum_Peak_Detector_A_Comp_1_ctComp__TR1 CYREG_CMP2_TR1
#define Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Maximum_Peak_Detector_A_Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Maximum_Peak_Detector_A_Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Maximum_Peak_Detector_A_Comp_1_ctComp__WRK_MASK 0x04u
#define Maximum_Peak_Detector_A_Comp_1_ctComp__WRK_SHIFT 2u

/* Maximum_Peak_Detector_A_Sample_Hold_SC */
#define Maximum_Peak_Detector_A_Sample_Hold_SC__BST CYREG_SC0_BST
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CLK CYREG_SC0_CLK
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CMPINV CYREG_SC_CMPINV
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CMPINV_MASK 0x01u
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CPTR CYREG_SC_CPTR
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CPTR_MASK 0x01u
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CR0 CYREG_SC0_CR0
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CR1 CYREG_SC0_CR1
#define Maximum_Peak_Detector_A_Sample_Hold_SC__CR2 CYREG_SC0_CR2
#define Maximum_Peak_Detector_A_Sample_Hold_SC__MSK CYREG_SC_MSK
#define Maximum_Peak_Detector_A_Sample_Hold_SC__MSK_MASK 0x01u
#define Maximum_Peak_Detector_A_Sample_Hold_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Maximum_Peak_Detector_A_Sample_Hold_SC__PM_ACT_MSK 0x01u
#define Maximum_Peak_Detector_A_Sample_Hold_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Maximum_Peak_Detector_A_Sample_Hold_SC__PM_STBY_MSK 0x01u
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SR CYREG_SC_SR
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SR_MASK 0x01u
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW0 CYREG_SC0_SW0
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW10 CYREG_SC0_SW10
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW2 CYREG_SC0_SW2
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW3 CYREG_SC0_SW3
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW4 CYREG_SC0_SW4
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW6 CYREG_SC0_SW6
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW7 CYREG_SC0_SW7
#define Maximum_Peak_Detector_A_Sample_Hold_SC__SW8 CYREG_SC0_SW8
#define Maximum_Peak_Detector_A_Sample_Hold_SC__WRK1 CYREG_SC_WRK1
#define Maximum_Peak_Detector_A_Sample_Hold_SC__WRK1_MASK 0x01u

/* Maximum_Peak_Detector_B_Comp_1 */
#define Maximum_Peak_Detector_B_Comp_1_ctComp__CLK CYREG_CMP0_CLK
#define Maximum_Peak_Detector_B_Comp_1_ctComp__CMP_MASK 0x01u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__CMP_NUMBER 0u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__CR CYREG_CMP0_CR
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__CR CYREG_LUT0_CR
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MSK_MASK 0x01u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MSK_SHIFT 0u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__MX CYREG_LUT0_MX
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__SR_MASK 0x01u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__LUT__SR_SHIFT 0u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Maximum_Peak_Detector_B_Comp_1_ctComp__PM_ACT_MSK 0x01u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Maximum_Peak_Detector_B_Comp_1_ctComp__PM_STBY_MSK 0x01u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__SW0 CYREG_CMP0_SW0
#define Maximum_Peak_Detector_B_Comp_1_ctComp__SW2 CYREG_CMP0_SW2
#define Maximum_Peak_Detector_B_Comp_1_ctComp__SW3 CYREG_CMP0_SW3
#define Maximum_Peak_Detector_B_Comp_1_ctComp__SW4 CYREG_CMP0_SW4
#define Maximum_Peak_Detector_B_Comp_1_ctComp__SW6 CYREG_CMP0_SW6
#define Maximum_Peak_Detector_B_Comp_1_ctComp__TR0 CYREG_CMP0_TR0
#define Maximum_Peak_Detector_B_Comp_1_ctComp__TR1 CYREG_CMP0_TR1
#define Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Maximum_Peak_Detector_B_Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Maximum_Peak_Detector_B_Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Maximum_Peak_Detector_B_Comp_1_ctComp__WRK_MASK 0x01u
#define Maximum_Peak_Detector_B_Comp_1_ctComp__WRK_SHIFT 0u

/* Maximum_Peak_Detector_B_Sample_Hold_SC */
#define Maximum_Peak_Detector_B_Sample_Hold_SC__BST CYREG_SC2_BST
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CLK CYREG_SC2_CLK
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CMPINV CYREG_SC_CMPINV
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CMPINV_MASK 0x04u
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CPTR CYREG_SC_CPTR
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CPTR_MASK 0x04u
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CR0 CYREG_SC2_CR0
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CR1 CYREG_SC2_CR1
#define Maximum_Peak_Detector_B_Sample_Hold_SC__CR2 CYREG_SC2_CR2
#define Maximum_Peak_Detector_B_Sample_Hold_SC__MSK CYREG_SC_MSK
#define Maximum_Peak_Detector_B_Sample_Hold_SC__MSK_MASK 0x04u
#define Maximum_Peak_Detector_B_Sample_Hold_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Maximum_Peak_Detector_B_Sample_Hold_SC__PM_ACT_MSK 0x04u
#define Maximum_Peak_Detector_B_Sample_Hold_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Maximum_Peak_Detector_B_Sample_Hold_SC__PM_STBY_MSK 0x04u
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SR CYREG_SC_SR
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SR_MASK 0x04u
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW0 CYREG_SC2_SW0
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW10 CYREG_SC2_SW10
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW2 CYREG_SC2_SW2
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW3 CYREG_SC2_SW3
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW4 CYREG_SC2_SW4
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW6 CYREG_SC2_SW6
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW7 CYREG_SC2_SW7
#define Maximum_Peak_Detector_B_Sample_Hold_SC__SW8 CYREG_SC2_SW8
#define Maximum_Peak_Detector_B_Sample_Hold_SC__WRK1 CYREG_SC_WRK1
#define Maximum_Peak_Detector_B_Sample_Hold_SC__WRK1_MASK 0x04u

/* N1 */
#define N1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define N1__0__MASK 0x08u
#define N1__0__PC CYREG_PRT2_PC3
#define N1__0__PORT 2u
#define N1__0__SHIFT 3u
#define N1__AG CYREG_PRT2_AG
#define N1__AMUX CYREG_PRT2_AMUX
#define N1__BIE CYREG_PRT2_BIE
#define N1__BIT_MASK CYREG_PRT2_BIT_MASK
#define N1__BYP CYREG_PRT2_BYP
#define N1__CTL CYREG_PRT2_CTL
#define N1__DM0 CYREG_PRT2_DM0
#define N1__DM1 CYREG_PRT2_DM1
#define N1__DM2 CYREG_PRT2_DM2
#define N1__DR CYREG_PRT2_DR
#define N1__INP_DIS CYREG_PRT2_INP_DIS
#define N1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define N1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define N1__LCD_EN CYREG_PRT2_LCD_EN
#define N1__MASK 0x08u
#define N1__PORT 2u
#define N1__PRT CYREG_PRT2_PRT
#define N1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define N1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define N1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define N1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define N1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define N1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define N1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define N1__PS CYREG_PRT2_PS
#define N1__SHIFT 3u
#define N1__SLW CYREG_PRT2_SLW

/* N2 */
#define N2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define N2__0__MASK 0x20u
#define N2__0__PC CYREG_PRT2_PC5
#define N2__0__PORT 2u
#define N2__0__SHIFT 5u
#define N2__AG CYREG_PRT2_AG
#define N2__AMUX CYREG_PRT2_AMUX
#define N2__BIE CYREG_PRT2_BIE
#define N2__BIT_MASK CYREG_PRT2_BIT_MASK
#define N2__BYP CYREG_PRT2_BYP
#define N2__CTL CYREG_PRT2_CTL
#define N2__DM0 CYREG_PRT2_DM0
#define N2__DM1 CYREG_PRT2_DM1
#define N2__DM2 CYREG_PRT2_DM2
#define N2__DR CYREG_PRT2_DR
#define N2__INP_DIS CYREG_PRT2_INP_DIS
#define N2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define N2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define N2__LCD_EN CYREG_PRT2_LCD_EN
#define N2__MASK 0x20u
#define N2__PORT 2u
#define N2__PRT CYREG_PRT2_PRT
#define N2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define N2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define N2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define N2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define N2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define N2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define N2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define N2__PS CYREG_PRT2_PS
#define N2__SHIFT 5u
#define N2__SLW CYREG_PRT2_SLW

/* P1 */
#define P1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define P1__0__MASK 0x40u
#define P1__0__PC CYREG_PRT2_PC6
#define P1__0__PORT 2u
#define P1__0__SHIFT 6u
#define P1__AG CYREG_PRT2_AG
#define P1__AMUX CYREG_PRT2_AMUX
#define P1__BIE CYREG_PRT2_BIE
#define P1__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1__BYP CYREG_PRT2_BYP
#define P1__CTL CYREG_PRT2_CTL
#define P1__DM0 CYREG_PRT2_DM0
#define P1__DM1 CYREG_PRT2_DM1
#define P1__DM2 CYREG_PRT2_DM2
#define P1__DR CYREG_PRT2_DR
#define P1__INP_DIS CYREG_PRT2_INP_DIS
#define P1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1__LCD_EN CYREG_PRT2_LCD_EN
#define P1__MASK 0x40u
#define P1__PORT 2u
#define P1__PRT CYREG_PRT2_PRT
#define P1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1__PS CYREG_PRT2_PS
#define P1__SHIFT 6u
#define P1__SLW CYREG_PRT2_SLW

/* P2 */
#define P2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define P2__0__MASK 0x10u
#define P2__0__PC CYREG_PRT2_PC4
#define P2__0__PORT 2u
#define P2__0__SHIFT 4u
#define P2__AG CYREG_PRT2_AG
#define P2__AMUX CYREG_PRT2_AMUX
#define P2__BIE CYREG_PRT2_BIE
#define P2__BIT_MASK CYREG_PRT2_BIT_MASK
#define P2__BYP CYREG_PRT2_BYP
#define P2__CTL CYREG_PRT2_CTL
#define P2__DM0 CYREG_PRT2_DM0
#define P2__DM1 CYREG_PRT2_DM1
#define P2__DM2 CYREG_PRT2_DM2
#define P2__DR CYREG_PRT2_DR
#define P2__INP_DIS CYREG_PRT2_INP_DIS
#define P2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P2__LCD_EN CYREG_PRT2_LCD_EN
#define P2__MASK 0x10u
#define P2__PORT 2u
#define P2__PRT CYREG_PRT2_PRT
#define P2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P2__PS CYREG_PRT2_PS
#define P2__SHIFT 4u
#define P2__SLW CYREG_PRT2_SLW

/* PWM_H_BRIDGE */
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_H_BRIDGE_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_H_BRIDGE_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_H_BRIDGE_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* PWM_SERVO */
#define PWM_SERVO_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_SERVO_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_SERVO_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_SERVO_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_SERVO_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_SERVO_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_SERVO_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_SERVO_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_SERVO_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_SERVO_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_SERVO_PWMHW__PM_ACT_MSK 0x01u
#define PWM_SERVO_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_SERVO_PWMHW__PM_STBY_MSK 0x01u
#define PWM_SERVO_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_SERVO_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_SERVO_PWMHW__SR0 CYREG_TMR0_SR0

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_1__0__MASK 0x20u
#define Pin_1__0__PC CYREG_PRT0_PC5
#define Pin_1__0__PORT 0u
#define Pin_1__0__SHIFT 5u
#define Pin_1__AG CYREG_PRT0_AG
#define Pin_1__AMUX CYREG_PRT0_AMUX
#define Pin_1__BIE CYREG_PRT0_BIE
#define Pin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__BYP CYREG_PRT0_BYP
#define Pin_1__CTL CYREG_PRT0_CTL
#define Pin_1__DM0 CYREG_PRT0_DM0
#define Pin_1__DM1 CYREG_PRT0_DM1
#define Pin_1__DM2 CYREG_PRT0_DM2
#define Pin_1__DR CYREG_PRT0_DR
#define Pin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__MASK 0x20u
#define Pin_1__PORT 0u
#define Pin_1__PRT CYREG_PRT0_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__PS CYREG_PRT0_PS
#define Pin_1__SHIFT 5u
#define Pin_1__SLW CYREG_PRT0_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_2__0__MASK 0x40u
#define Pin_2__0__PC CYREG_PRT0_PC6
#define Pin_2__0__PORT 0u
#define Pin_2__0__SHIFT 6u
#define Pin_2__AG CYREG_PRT0_AG
#define Pin_2__AMUX CYREG_PRT0_AMUX
#define Pin_2__BIE CYREG_PRT0_BIE
#define Pin_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_2__BYP CYREG_PRT0_BYP
#define Pin_2__CTL CYREG_PRT0_CTL
#define Pin_2__DM0 CYREG_PRT0_DM0
#define Pin_2__DM1 CYREG_PRT0_DM1
#define Pin_2__DM2 CYREG_PRT0_DM2
#define Pin_2__DR CYREG_PRT0_DR
#define Pin_2__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_2__MASK 0x40u
#define Pin_2__PORT 0u
#define Pin_2__PRT CYREG_PRT0_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_2__PS CYREG_PRT0_PS
#define Pin_2__SHIFT 6u
#define Pin_2__SLW CYREG_PRT0_SLW

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Pin_3__0__MASK 0x08u
#define Pin_3__0__PC CYREG_PRT0_PC3
#define Pin_3__0__PORT 0u
#define Pin_3__0__SHIFT 3u
#define Pin_3__AG CYREG_PRT0_AG
#define Pin_3__AMUX CYREG_PRT0_AMUX
#define Pin_3__BIE CYREG_PRT0_BIE
#define Pin_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_3__BYP CYREG_PRT0_BYP
#define Pin_3__CTL CYREG_PRT0_CTL
#define Pin_3__DM0 CYREG_PRT0_DM0
#define Pin_3__DM1 CYREG_PRT0_DM1
#define Pin_3__DM2 CYREG_PRT0_DM2
#define Pin_3__DR CYREG_PRT0_DR
#define Pin_3__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_3__MASK 0x08u
#define Pin_3__PORT 0u
#define Pin_3__PRT CYREG_PRT0_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_3__PS CYREG_PRT0_PS
#define Pin_3__SHIFT 3u
#define Pin_3__SLW CYREG_PRT0_SLW

/* Pin_servo */
#define Pin_servo__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_servo__0__MASK 0x80u
#define Pin_servo__0__PC CYREG_PRT2_PC7
#define Pin_servo__0__PORT 2u
#define Pin_servo__0__SHIFT 7u
#define Pin_servo__AG CYREG_PRT2_AG
#define Pin_servo__AMUX CYREG_PRT2_AMUX
#define Pin_servo__BIE CYREG_PRT2_BIE
#define Pin_servo__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_servo__BYP CYREG_PRT2_BYP
#define Pin_servo__CTL CYREG_PRT2_CTL
#define Pin_servo__DM0 CYREG_PRT2_DM0
#define Pin_servo__DM1 CYREG_PRT2_DM1
#define Pin_servo__DM2 CYREG_PRT2_DM2
#define Pin_servo__DR CYREG_PRT2_DR
#define Pin_servo__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_servo__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_servo__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_servo__MASK 0x80u
#define Pin_servo__PORT 2u
#define Pin_servo__PRT CYREG_PRT2_PRT
#define Pin_servo__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_servo__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_servo__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_servo__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_servo__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_servo__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_servo__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_servo__PS CYREG_PRT2_PS
#define Pin_servo__SHIFT 7u
#define Pin_servo__SLW CYREG_PRT2_SLW

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT12_PC6
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x40u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 6u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT12_PC4
#define SCLK__0__PORT 12u
#define SCLK__0__SHIFT 4u
#define SCLK__AG CYREG_PRT12_AG
#define SCLK__BIE CYREG_PRT12_BIE
#define SCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK__BYP CYREG_PRT12_BYP
#define SCLK__DM0 CYREG_PRT12_DM0
#define SCLK__DM1 CYREG_PRT12_DM1
#define SCLK__DM2 CYREG_PRT12_DM2
#define SCLK__DR CYREG_PRT12_DR
#define SCLK__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK__MASK 0x10u
#define SCLK__PORT 12u
#define SCLK__PRT CYREG_PRT12_PRT
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK__PS CYREG_PRT12_PS
#define SCLK__SHIFT 4u
#define SCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK__SLW CYREG_PRT12_SLW

/* SPI_BSPIM */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB06_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB06_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB06_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB06_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB06_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB06_F1
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB06_ST

/* SPI_IntClock */
#define SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IntClock__INDEX 0x02u
#define SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IntClock__PM_ACT_MSK 0x04u
#define SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IntClock__PM_STBY_MSK 0x04u

/* SS */
#define SS__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SS__0__MASK 0x20u
#define SS__0__PC CYREG_PRT12_PC5
#define SS__0__PORT 12u
#define SS__0__SHIFT 5u
#define SS__AG CYREG_PRT12_AG
#define SS__BIE CYREG_PRT12_BIE
#define SS__BIT_MASK CYREG_PRT12_BIT_MASK
#define SS__BYP CYREG_PRT12_BYP
#define SS__DM0 CYREG_PRT12_DM0
#define SS__DM1 CYREG_PRT12_DM1
#define SS__DM2 CYREG_PRT12_DM2
#define SS__DR CYREG_PRT12_DR
#define SS__INP_DIS CYREG_PRT12_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SS__MASK 0x20u
#define SS__PORT 12u
#define SS__PRT CYREG_PRT12_PRT
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SS__PS CYREG_PRT12_PS
#define SS__SHIFT 5u
#define SS__SIO_CFG CYREG_PRT12_SIO_CFG
#define SS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SS__SLW CYREG_PRT12_SLW

/* Signal_A */
#define Signal_A__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Signal_A__0__MASK 0x01u
#define Signal_A__0__PC CYREG_PRT0_PC0
#define Signal_A__0__PORT 0u
#define Signal_A__0__SHIFT 0u
#define Signal_A__AG CYREG_PRT0_AG
#define Signal_A__AMUX CYREG_PRT0_AMUX
#define Signal_A__BIE CYREG_PRT0_BIE
#define Signal_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define Signal_A__BYP CYREG_PRT0_BYP
#define Signal_A__CTL CYREG_PRT0_CTL
#define Signal_A__DM0 CYREG_PRT0_DM0
#define Signal_A__DM1 CYREG_PRT0_DM1
#define Signal_A__DM2 CYREG_PRT0_DM2
#define Signal_A__DR CYREG_PRT0_DR
#define Signal_A__INP_DIS CYREG_PRT0_INP_DIS
#define Signal_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Signal_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Signal_A__LCD_EN CYREG_PRT0_LCD_EN
#define Signal_A__MASK 0x01u
#define Signal_A__PORT 0u
#define Signal_A__PRT CYREG_PRT0_PRT
#define Signal_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Signal_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Signal_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Signal_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Signal_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Signal_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Signal_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Signal_A__PS CYREG_PRT0_PS
#define Signal_A__SHIFT 0u
#define Signal_A__SLW CYREG_PRT0_SLW

/* Signal_B */
#define Signal_B__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Signal_B__0__MASK 0x02u
#define Signal_B__0__PC CYREG_PRT0_PC1
#define Signal_B__0__PORT 0u
#define Signal_B__0__SHIFT 1u
#define Signal_B__AG CYREG_PRT0_AG
#define Signal_B__AMUX CYREG_PRT0_AMUX
#define Signal_B__BIE CYREG_PRT0_BIE
#define Signal_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define Signal_B__BYP CYREG_PRT0_BYP
#define Signal_B__CTL CYREG_PRT0_CTL
#define Signal_B__DM0 CYREG_PRT0_DM0
#define Signal_B__DM1 CYREG_PRT0_DM1
#define Signal_B__DM2 CYREG_PRT0_DM2
#define Signal_B__DR CYREG_PRT0_DR
#define Signal_B__INP_DIS CYREG_PRT0_INP_DIS
#define Signal_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Signal_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Signal_B__LCD_EN CYREG_PRT0_LCD_EN
#define Signal_B__MASK 0x02u
#define Signal_B__PORT 0u
#define Signal_B__PRT CYREG_PRT0_PRT
#define Signal_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Signal_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Signal_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Signal_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Signal_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Signal_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Signal_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Signal_B__PS CYREG_PRT0_PS
#define Signal_B__SHIFT 1u
#define Signal_B__SLW CYREG_PRT0_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx__0__MASK 0x80u
#define Tx__0__PC CYREG_PRT12_PC7
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 7u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x80u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 7u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x05u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x20u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x20u

/* isr_IRQ */
#define isr_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_IRQ__INTC_MASK 0x800u
#define isr_IRQ__INTC_NUMBER 11u
#define isr_IRQ__INTC_PRIOR_NUM 7u
#define isr_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* killswitchP */
#define killswitchP__0__INTTYPE CYREG_PICU1_INTTYPE5
#define killswitchP__0__MASK 0x20u
#define killswitchP__0__PC CYREG_PRT1_PC5
#define killswitchP__0__PORT 1u
#define killswitchP__0__SHIFT 5u
#define killswitchP__AG CYREG_PRT1_AG
#define killswitchP__AMUX CYREG_PRT1_AMUX
#define killswitchP__BIE CYREG_PRT1_BIE
#define killswitchP__BIT_MASK CYREG_PRT1_BIT_MASK
#define killswitchP__BYP CYREG_PRT1_BYP
#define killswitchP__CTL CYREG_PRT1_CTL
#define killswitchP__DM0 CYREG_PRT1_DM0
#define killswitchP__DM1 CYREG_PRT1_DM1
#define killswitchP__DM2 CYREG_PRT1_DM2
#define killswitchP__DR CYREG_PRT1_DR
#define killswitchP__INP_DIS CYREG_PRT1_INP_DIS
#define killswitchP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define killswitchP__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define killswitchP__LCD_EN CYREG_PRT1_LCD_EN
#define killswitchP__MASK 0x20u
#define killswitchP__PORT 1u
#define killswitchP__PRT CYREG_PRT1_PRT
#define killswitchP__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define killswitchP__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define killswitchP__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define killswitchP__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define killswitchP__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define killswitchP__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define killswitchP__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define killswitchP__PS CYREG_PRT1_PS
#define killswitchP__SHIFT 5u
#define killswitchP__SLW CYREG_PRT1_SLW

/* killswitchS */
#define killswitchS__0__INTTYPE CYREG_PICU1_INTTYPE4
#define killswitchS__0__MASK 0x10u
#define killswitchS__0__PC CYREG_PRT1_PC4
#define killswitchS__0__PORT 1u
#define killswitchS__0__SHIFT 4u
#define killswitchS__AG CYREG_PRT1_AG
#define killswitchS__AMUX CYREG_PRT1_AMUX
#define killswitchS__BIE CYREG_PRT1_BIE
#define killswitchS__BIT_MASK CYREG_PRT1_BIT_MASK
#define killswitchS__BYP CYREG_PRT1_BYP
#define killswitchS__CTL CYREG_PRT1_CTL
#define killswitchS__DM0 CYREG_PRT1_DM0
#define killswitchS__DM1 CYREG_PRT1_DM1
#define killswitchS__DM2 CYREG_PRT1_DM2
#define killswitchS__DR CYREG_PRT1_DR
#define killswitchS__INP_DIS CYREG_PRT1_INP_DIS
#define killswitchS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define killswitchS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define killswitchS__LCD_EN CYREG_PRT1_LCD_EN
#define killswitchS__MASK 0x10u
#define killswitchS__PORT 1u
#define killswitchS__PRT CYREG_PRT1_PRT
#define killswitchS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define killswitchS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define killswitchS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define killswitchS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define killswitchS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define killswitchS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define killswitchS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define killswitchS__PS CYREG_PRT1_PS
#define killswitchS__SHIFT 4u
#define killswitchS__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "AngleMeasurement"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000303u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
