
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.11.634
   Kernels:                JxlEnc_lossy_enc_compute
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          c0fb2549-a2e5-0a9e-9e14-4cfe8acf0090
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 272 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: JxlEnc_lossy_enc_compute

Definition
----------
   Signature: JxlEnc_lossy_enc_compute (void* config, void* config_fl, void* hls_opsin_1, void* hls_opsin_2, void* hls_opsin_3, void* quant_field_row, void* masking_field_row, void* aq_map_f, void* cmap_axi, void* ac_coef_axiout, void* strategy_all, void* raw_quant_field_i, void* hls_order, void* hls_dc8x8, void* hls_dc16x16, void* hls_dc32x32)

Ports
-----
   Port:          M_AXI_MM15
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_MM16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_MM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_MM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_MM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_MM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    8 bits
   Port Type:     addressable

   Port:          M_AXI_MM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_MM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    8 bits
   Port Type:     addressable

   Port:          M_AXI_MM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM13
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_MM14
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0xD0
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        JxlEnc_lossy_enc_compute_1
   Base Address: 0x1800000

   Argument:          config
   Register Offset:   0x10
   Port:              M_AXI_MM15
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          config_fl
   Register Offset:   0x1C
   Port:              M_AXI_MM16
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_opsin_1
   Register Offset:   0x28
   Port:              M_AXI_MM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_opsin_2
   Register Offset:   0x34
   Port:              M_AXI_MM2
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_opsin_3
   Register Offset:   0x40
   Port:              M_AXI_MM3
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          quant_field_row
   Register Offset:   0x4C
   Port:              M_AXI_MM4
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          masking_field_row
   Register Offset:   0x58
   Port:              M_AXI_MM5
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          aq_map_f
   Register Offset:   0x64
   Port:              M_AXI_MM6
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          cmap_axi
   Register Offset:   0x70
   Port:              M_AXI_MM7
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          ac_coef_axiout
   Register Offset:   0x7C
   Port:              M_AXI_MM8
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          strategy_all
   Register Offset:   0x88
   Port:              M_AXI_MM9
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          raw_quant_field_i
   Register Offset:   0x94
   Port:              M_AXI_MM10
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_order
   Register Offset:   0xA0
   Port:              M_AXI_MM11
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_dc8x8
   Register Offset:   0xAC
   Port:              M_AXI_MM12
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_dc16x16
   Register Offset:   0xB8
   Port:              M_AXI_MM13
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          hls_dc32x32
   Register Offset:   0xC4
   Port:              M_AXI_MM14
   Memory:            HBM[0] (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --advanced.param compiler.userPostSysLinkOverlayTcl=postSysLink.tcl --debug --include /home/janethamrani/Vitis_Libraries/codec/../utils/L1/include/ --include /home/janethamrani/Vitis_Libraries/codec/L2/include/hw/jxlEnc --input_files _x_temp.hw.xilinx_u280_xdma_201920_3/JxlEnc_lossy_enc_compute.xo --kernel_frequency 300 --link --optimize 2 --output build_dir.hw.xilinx_u280_xdma_201920_3/jxlEnc.xclbin --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --report_dir /home/janethamrani/Vitis_Libraries/codec/L2/demos/jxlEnc/acc_lossy_enc_compute/reports/_build.hw.xilinx_u280_xdma_201920_3/jxlEnc --report_level 2 --save-temps --target hw --temp_dir _x_temp.hw.xilinx_u280_xdma_201920_3 
   Options:       --advanced.param compiler.userPostSysLinkOverlayTcl=postSysLink.tcl
                  --debug
                  --include /home/janethamrani/Vitis_Libraries/codec/../utils/L1/include/
                  --include /home/janethamrani/Vitis_Libraries/codec/L2/include/hw/jxlEnc
                  --input_files _x_temp.hw.xilinx_u280_xdma_201920_3/JxlEnc_lossy_enc_compute.xo
                  --kernel_frequency 300
                  --link
                  --optimize 2
                  --output build_dir.hw.xilinx_u280_xdma_201920_3/jxlEnc.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
                  --report_dir /home/janethamrani/Vitis_Libraries/codec/L2/demos/jxlEnc/acc_lossy_enc_compute/reports/_build.hw.xilinx_u280_xdma_201920_3/jxlEnc
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir _x_temp.hw.xilinx_u280_xdma_201920_3 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
