Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 18 18:50:54 2024
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             145 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+---------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal           |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | echo_4/sig_prepare3_out           | echo_4/status_i_1__2_n_0                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | echo_1/sig_prepare3_out           | echo_1/status_i_1_n_0                       |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | echo_2/sig_prepare3_out           | echo_2/status_i_1__0_n_0                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | echo_3/sig_prepare3_out           | echo_3/status_i_1__1_n_0                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | echo_4/sig_prepare3_out           | BTND_IBUF                                   |                4 |              9 |         2.25 |
|  CLK100MHZ_IBUF_BUFG | echo_4/sig_result[8]_i_1__2_n_0   | echo_4/sig_count[12]_i_1__3_n_0             |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | echo_1/sig_result[8]_i_1_n_0      | echo_1/sig_count[12]_i_1__0_n_0             |                2 |              9 |         4.50 |
|  CLK100MHZ_IBUF_BUFG | echo_1/sig_prepare3_out           | BTND_IBUF                                   |                2 |              9 |         4.50 |
|  CLK100MHZ_IBUF_BUFG | echo_2/sig_prepare3_out           | BTND_IBUF                                   |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | echo_2/sig_result[8]_i_1__0_n_0   | echo_2/sig_count[12]_i_1__1_n_0             |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | echo_3/sig_result[8]_i_1__1_n_0   | echo_3/sig_count[12]_i_1__2_n_0             |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | echo_3/sig_prepare3_out           | BTND_IBUF                                   |                4 |              9 |         2.25 |
|  CLK100MHZ_IBUF_BUFG |                                   | BTND_IBUF                                   |               10 |             11 |         1.10 |
|  CLK100MHZ_IBUF_BUFG | echo_1/sig_count_enable           | echo_1/sig_count[12]_i_1__0_n_0             |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG | echo_2/sig_count_enable           | echo_2/sig_count[12]_i_1__1_n_0             |                5 |             13 |         2.60 |
|  CLK100MHZ_IBUF_BUFG | echo_3/sig_count_enable           | echo_3/sig_count[12]_i_1__2_n_0             |                3 |             13 |         4.33 |
|  CLK100MHZ_IBUF_BUFG | echo_4/sig_count_enable           | echo_4/sig_count[12]_i_1__3_n_0             |                6 |             13 |         2.17 |
|  CLK100MHZ_IBUF_BUFG |                                   | display/count_pulse/sig_count[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                   |                                             |               10 |             17 |         1.70 |
|  CLK100MHZ_IBUF_BUFG | trig_puls_gen/start_pulse_reg_n_0 | BTND_IBUF                                   |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                                   | cycle_gen/sig_count[0]_i_1__5_n_0           |                7 |             25 |         3.57 |
+----------------------+-----------------------------------+---------------------------------------------+------------------+----------------+--------------+


