<html><body><samp><pre>
<!@TC:0>
<a name=mapperReport186>Synopsys Xilinx Technology Mapper, Version maprc, Build 1081R, Built May 30 2012 15:29:16</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03-SP2 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:0> | Running in 64-bit mode. 
@N:<a href="@N:MF257:@XP_HELP">MF257</a> : <!@TM:0> | Gated clock conversion enabled  
@N:<a href="@N:MF546:@XP_HELP">MF546</a> : <!@TM:0> | Generated clock conversion enabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Finished loading timing files (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 94MB)

Reading Xilinx I/O pad type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\x_io_tbl.txt] 
Reading Xilinx Rocket I/O parameter type table from file [C:\Synopsys\fpga_F201203SP2\lib\xilinx\gttype.txt] 


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\max.sv:12:0:12:9:@N:BN362:@XP_MSG">max.sv(12)</a><!@TM:0> | Removing sequential instance maximiser.max_done of view:PrimLib.dffe(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:0> | Applying initial value "00000000000000000000000000000000" on instance gdp_c.state[31:0]  
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:0> | Applying initial value "00000000000000000000000000000000" on instance state[31:0]  
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:0> | Applying initial value "00" on instance norm.state[1:0]  
Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
1) instance proc_outputlogic\.start_send (netlist:and), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.un5_start_send/I[0]
    instance   proc_outputlogic\.un5_start_send (cell or)
    output pin proc_outputlogic\.un5_start_send/OUT
    net        proc_outputlogic\.un5_start_send
    input  pin proc_outputlogic\.start_send/I[1]
    instance   proc_outputlogic\.start_send (cell and)
    output pin proc_outputlogic\.start_send/OUT
    net        proc_outputlogic\.start_send
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:17:112:72:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_norm</font>
2) instance proc_outputlogic\.start_norm (netlist:and), output net "proc_outputlogic\.start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.un5_start_norm/I[0]
    instance   proc_outputlogic\.un5_start_norm (cell or)
    output pin proc_outputlogic\.un5_start_norm/OUT
    net        proc_outputlogic\.un5_start_norm
    input  pin proc_outputlogic\.start_norm/I[1]
    instance   proc_outputlogic\.start_norm (cell and)
    output pin proc_outputlogic\.start_norm/OUT
    net        proc_outputlogic\.start_norm
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[31:0]/D0[1]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[0]
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[31:0]/D0[2]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[1]
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[31:0]/D0[3]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[2]
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[31:0]/D0[4]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[3]
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[31:0]/D0[5]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[4]
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[31:0]/D0[6]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[5]
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[31:0]/D0[7]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[6]
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[31:0]/D0[8]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[7]
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[31:0]/D0[9]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[8]
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[31:0]/D0[10]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[9]
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[31:0]/D0[11]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[10]
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[31:0]/D0[12]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[11]
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[31:0]/D0[13]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[12]
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[31:0]/D0[14]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[13]
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[31:0]/D0[15]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[14]
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[31:0]/D0[16]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[15]
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[31:0]/D0[17]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[16]
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[31:0]/D0[18]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[17]
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[31:0]/D0[19]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[18]
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[31:0]/D0[20]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[19]
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[31:0]/D0[21]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[20]
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[31:0]/D0[22]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[21]
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[31:0]/D0[23]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[22]
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[31:0]/D0[24]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[23]
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[31:0]/D0[25]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[24]
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[31:0]/D0[26]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[25]
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[31:0]/D0[27]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[26]
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[31:0]/D0[28]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[27]
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[31:0]/D0[29]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[28]
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[31:0]/D0[30]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[29]
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[31:0]/D0[31]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[30]
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31:0] (netlist:pmux), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31:0]/D0[32]
    instance   proc_statecomb\.next_12[31:0] (cell pmux)
    output pin proc_statecomb\.next_12[31:0]/OUT[31]
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:MT462:@XP_MSG">sram.sv(62)</a><!@TM:0> | Net ram_access.svbl_107\.sram_we9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:3:21:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Net gdp_c.gdp_idle appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:96:8:96:15:@W:MT462:@XP_MSG">gdp_controller.sv(96)</a><!@TM:0> | Net gdp_c.proc_main\.svbl_71\.last_calc12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:3:7:61:22:@W:MT462:@XP_MSG">gdp_controller.sv(3)</a><!@TM:0> | Net gdp_c.proc_main\.svbl_71\.un1_comp_index14 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:0> | Auto Constrain mode is enabled 

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:150:0:150:6:@N::@XP_MSG">top_level.sv(150)</a><!@TM:0> | Found counter in view:work.top_level(verilog) inst status_cnt[25:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\normaliser.sv:29:0:29:9:@N::@XP_MSG">normaliser.sv(29)</a><!@TM:0> | Found counter in view:work.top_level(verilog) inst norm.senone_index[7:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\uart.sv:29:0:29:9:@N::@XP_MSG">uart.sv(29)</a><!@TM:0> | Found counter in view:work.uart_1s_5s(verilog) inst tx_index[15:0]
Encoding state machine state[11:0] (netlist:statemachine)
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0100 -> 000000001000
   1000 -> 000000010000
   1001 -> 000000100000
   1010 -> 000001000000
   1011 -> 000010000000
   1100 -> 000100000000
   1101 -> 001000000000
   1110 -> 010000000000
   1111 -> 100000000000
Encoding state machine state[9:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   1000 -> 0000000100
   1001 -> 0000001000
   1010 -> 0000010000
   1011 -> 0000100000
   1100 -> 0001000000
   1101 -> 0010000000
   1110 -> 0100000000
   1111 -> 1000000000
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv:90:0:90:9:@N::@XP_MSG">uart_rx.sv(90)</a><!@TM:0> | Found counter in view:work.uart_rx(verilog) inst gap_cnt[4:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:48:0:48:9:@N::@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Found counter in view:work.gdp_controller_5s_2s(verilog) inst senone_index[31:0]
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:48:0:48:9:@N::@XP_MSG">gdp_controller.sv(48)</a><!@TM:0> | Found counter in view:work.gdp_controller_5s_2s(verilog) inst comp_index[31:0]
@N:<a href="@N:FX404:@XP_HELP">FX404</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:51:20:51:74:@N:FX404:@XP_MSG">gdp.sv(51)</a><!@TM:0> | Found addmux in view:work.gdp_controller_5s_2s(verilog) inst gdpipe.proc_main\.acc_sum_2[31:0] from gdpipe.un6_acc_sum[31:0] 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[6] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[8] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[9] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[10] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[11] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[12] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[13] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[14] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.omega[15] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[13] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[14] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:MO129:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Sequential instance gdp_c.proc_maincomb.k[15] reduced to a combinational gate by constant propagation</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[13] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[14] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_0_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_1_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_2_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdpipe.k_r_3_[15] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.gdp_controller_5s_2s(verilog) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.scale_out[21],  because it is equivalent to instance gdp_c.gdpipe.scale_out[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.scale_out[20],  because it is equivalent to instance gdp_c.gdpipe.scale_out[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.scale_out[19],  because it is equivalent to instance gdp_c.gdpipe.scale_out[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[9],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[8],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[7],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[6],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[2],  because it is equivalent to instance gdp_c.proc_maincomb.k[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[10],  because it is equivalent to instance gdp_c.proc_maincomb.k[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[5],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[4],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.k[3],  because it is equivalent to instance gdp_c.proc_maincomb.k[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_0_[11],  because it is equivalent to instance gdp_c.gdpipe.k_r_0_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[2]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[9],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[8],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[7],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[6],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[2],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[10],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_1_[3],  because it is equivalent to instance gdp_c.gdpipe.k_r_1_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_2_[11],  because it is equivalent to instance gdp_c.gdpipe.k_r_2_[3]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.mean[15],  because it is equivalent to instance gdp_c.proc_maincomb.mean[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp_controller.sv:80:4:80:8:@W:BN132:@XP_MSG">gdp_controller.sv(80)</a><!@TM:0> | Removing sequential instance gdp_c.proc_maincomb.mean[14],  because it is equivalent to instance gdp_c.proc_maincomb.mean[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[5],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[4],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing instance gdp_c.gdpipe.k_r_3_[3],  because it is equivalent to instance gdp_c.gdpipe.k_r_3_[11]</font>
Encoding state machine state[2:0] (netlist:statemachine)
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
@N: : <a href="h:\work\part3\p3-project\code\synplify\modules\send.sv:29:0:29:9:@N::@XP_MSG">send.sv(29)</a><!@TM:0> | Found counter in view:work.send_2s(verilog) inst senone_index[7:0]
Encoding state machine state[4:0] (netlist:statemachine)
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\uart\uart_rx.sv:90:0:90:9:@N:BN362:@XP_MSG">uart_rx.sv(90)</a><!@TM:0> | Removing sequential instance data_uart.deserialiser.gap_cnt[4:0] of view:PrimLib.scounter(prim) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)

@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@N:MF578:@XP_MSG">sram.sv(62)</a><!@TM:0> | Incompatible asynchronous control logic preventing generated clock conversion of ram_access.sram_addr[20] (netlist:lat). Check "Force Generated Clock Conversion with Asynchronous Signals" in "GCC & Prototyping Tools" tab or set force_async_genclk_conv option to 1 in project file to enable.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state_0[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state_0[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.state[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[20],  because it is equivalent to instance ram_access.address[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[19],  because it is equivalent to instance ram_access.address[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[18],  because it is equivalent to instance ram_access.address[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[17],  because it is equivalent to instance ram_access.address[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[16],  because it is equivalent to instance ram_access.address[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[15],  because it is equivalent to instance ram_access.address[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[14],  because it is equivalent to instance ram_access.address[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[13],  because it is equivalent to instance ram_access.address[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[12],  because it is equivalent to instance ram_access.address[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[11],  because it is equivalent to instance ram_access.address[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[9],  because it is equivalent to instance ram_access.address[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@W:BN132:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing instance ram_access.address[10],  because it is equivalent to instance ram_access.address[0]</font>


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
                ram_access.sram_addr[20]:C              Not Done
                ram_access.sram_addr[19]:C              Not Done
                ram_access.sram_addr[18]:C              Not Done
                ram_access.sram_addr[17]:C              Not Done
                ram_access.sram_addr[16]:C              Not Done
                ram_access.sram_addr[15]:C              Not Done
                ram_access.sram_addr[14]:C              Not Done
                ram_access.sram_addr[13]:C              Not Done
                ram_access.sram_addr[12]:C              Not Done
                ram_access.sram_addr[11]:C              Not Done
                ram_access.sram_addr[10]:C              Not Done
                 ram_access.sram_addr[9]:C              Not Done
                 ram_access.sram_addr[8]:C              Not Done
                 ram_access.sram_addr[7]:C              Not Done
                 ram_access.sram_addr[6]:C              Not Done
                 ram_access.sram_addr[5]:C              Not Done
                 ram_access.sram_addr[4]:C              Not Done
                 ram_access.sram_addr[3]:C              Not Done
                 ram_access.sram_addr[2]:C              Not Done
                 ram_access.sram_addr[1]:C              Not Done
                 ram_access.sram_addr[0]:C              Not Done
                 ram_access.data_out[15]:C              Not Done
                 ram_access.data_out[14]:C              Not Done
                 ram_access.data_out[13]:C              Not Done
                 ram_access.data_out[12]:C              Not Done
                 ram_access.data_out[11]:C              Not Done
                 ram_access.data_out[10]:C              Not Done
                  ram_access.data_out[9]:C              Not Done
                  ram_access.data_out[8]:C              Not Done
                  ram_access.data_out[7]:C              Not Done
                  ram_access.data_out[6]:C              Not Done
                  ram_access.data_out[5]:C              Not Done
                  ram_access.data_out[4]:C              Not Done
                  ram_access.data_out[3]:C              Not Done
                  ram_access.data_out[2]:C              Not Done
                  ram_access.data_out[1]:C              Not Done
                  ram_access.data_out[0]:C              Not Done
             ram_access.sram_data_reg[7]:C              Not Done
             ram_access.sram_data_reg[6]:C              Not Done
             ram_access.sram_data_reg[5]:C              Not Done
             ram_access.sram_data_reg[4]:C              Not Done
             ram_access.sram_data_reg[3]:C              Not Done
             ram_access.sram_data_reg[2]:C              Not Done
             ram_access.sram_data_reg[1]:C              Not Done
             ram_access.sram_data_reg[0]:C              Not Done
            gdp_c.proc_maincomb.next[31]:C              Not Done
     gdp_c.proc_maincomb.x_component[15]:C              Not Done
        gdp_c.proc_maincomb.x_buf_4_[15]:C              Not Done
                         gdp_c.last_calc:C              Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 130MB)


Clock Buffers:
  Inserting Clock buffer for port clk,
  Inserting Clock buffer on net gdp_idle,
  Inserting Clock buffer on net gdp_c.proc_main\.svbl_71\.last_calc12,
  Inserting Clock buffer on net N_95_i,
  Inserting Clock buffer on net sram_ce_c,

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@N:BN362:@XP_MSG">sram.sv(30)</a><!@TM:0> | Removing sequential instance ram_access.address[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:30:0:30:9:@A:BN291:@XP_MSG">sram.sv(30)</a><!@TM:0> | Boundary register ram_access.address[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 130MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:49:23:49:41:@N:FA113:@XP_MSG">gdp.sv(49)</a><!@TM:0> | Pipelining module proc_main\.svbl_69\.un1_square_out[31:0]
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register square_out[21:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register sub_out[31:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register scale_out[21:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register omega_r\[1\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register omega_r\[0\] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register acc_sum[31:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register first_calc_r[2:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register result[14:0] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register result[31] pushed in.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:MF169:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Register k_r\[3\] pushed in.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[17] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[18] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[19] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[20] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[21] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[22] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[23] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[24] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[25] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[26] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[27] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[28] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[29] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[30] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@N:BN362:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.sub_out[31] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top_level(verilog) because there are no references to its outputs 

Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[20],  because it is equivalent to instance ram_access.sram_addr[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[19],  because it is equivalent to instance ram_access.sram_addr[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[18],  because it is equivalent to instance ram_access.sram_addr[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[17],  because it is equivalent to instance ram_access.sram_addr[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[16],  because it is equivalent to instance ram_access.sram_addr[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[15],  because it is equivalent to instance ram_access.sram_addr[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[14],  because it is equivalent to instance ram_access.sram_addr[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[13],  because it is equivalent to instance ram_access.sram_addr[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[12],  because it is equivalent to instance ram_access.sram_addr[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[11],  because it is equivalent to instance ram_access.sram_addr[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\sram.sv:62:9:62:13:@W:BN132:@XP_MSG">sram.sv(62)</a><!@TM:0> | Removing instance ram_access.sram_addr[9],  because it is equivalent to instance ram_access.sram_addr[10]</font>

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:03s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Time elapsed 0h:00m:04s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Time elapsed 0h:00m:05s; Memory used current: 137MB peak: 154MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -8.55ns		1052 /       668
   2		0h:00m:05s		    -8.55ns		1054 /       668
   3		0h:00m:05s		    -8.55ns		1054 /       668
   4		0h:00m:05s		    -8.55ns		1054 /       668
------------------------------------------------------------

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1081,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1075</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1075,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1069</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1082,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1076</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1076,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1070</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1083,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1077</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1077,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1071</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1084,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1078</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\gdp.sv:24:0:24:9:@W:BN132:@XP_MSG">gdp.sv(24)</a><!@TM:0> | Removing sequential instance gdp_c.gdpipe.k_r_3__1078,  because it is equivalent to instance gdp_c.gdpipe.k_r_3__1072</font>





Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -9.31ns		1104 /       633
   2		0h:00m:10s		    -9.31ns		1103 /       633
   3		0h:00m:10s		    -9.31ns		1103 /       633
   4		0h:00m:10s		    -9.31ns		1103 /       633
   5		0h:00m:10s		    -9.31ns		1103 /       633

   6		0h:00m:10s		    -9.31ns		1103 /       633
   7		0h:00m:10s		    -9.31ns		1103 /       633
   8		0h:00m:10s		    -9.31ns		1103 /       633
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -9.32ns		1098 /       633
   2		0h:00m:11s		    -9.32ns		1098 /       633
   3		0h:00m:11s		    -9.32ns		1104 /       633
   4		0h:00m:11s		    -9.32ns		1104 /       633

   5		0h:00m:11s		    -9.32ns		1104 /       633
   6		0h:00m:11s		    -9.32ns		1104 /       633
   7		0h:00m:11s		    -9.32ns		1104 /       633
------------------------------------------------------------

@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:0> | Retiming summary: 2 registers retimed to 6  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 2 registers retimed to 6

Original and Pipelined registers replaced by retiming :
		ram_access.state_0[0]
		ram_access.state_0[1]

New registers created by retiming :
		ram_access.state_ret_3
		ram_access.state_ret_5
		ram_access.state_ret_6
		ram_access.state_ret_8
		ram_access.state_ret_9
		ram_access.state_ret_10


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:11s; Memory used current: 134MB peak: 154MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:0> | The option to pack flops in the IOB has not been specified  

Finished restoring hierarchy (Time elapsed 0h:00m:12s; Memory used current: 135MB peak: 154MB)

Writing Analyst data base H:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:12s; Memory used current: 132MB peak: 154MB)

Writing EDIF Netlist and constraint files
<font color=#A52A2A>@W:<a href="@W:FX845:@XP_HELP">FX845</a> : <!@TM:0> | Cannot determine Xilinx version. Please check Xilinx environment variable. Writing UCF for version ISE 11.1</font> 
F-2012.03-SP2 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:13s; Memory used current: 134MB peak: 154MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:13s; Memory used current: 132MB peak: 154MB)


<a name=clockReport187>================= Gated clock report =================</a>


The following instances have NOT been converted
Seq Inst                                 Instance Port     Clock                 Reason for not converting                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
gdp_c.last_calc                          G                 gdp_c.N_720_iclk      Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.first_calc                         G                 gdp_c.N_720_iclk      Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[4]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[3]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[2]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[1]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[0]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[12]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[11]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[10]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[9]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[8]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[7]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[6]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[5]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[5]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[4]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[3]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[2]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[1]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[0]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[5]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[4]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[3]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[2]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[1]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.omega[0]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.mean[13]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[4]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[3]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[2]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[1]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[0]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[15]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[14]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[13]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[12]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[11]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[10]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[9]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[8]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[7]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_0_[6]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[3]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[2]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[1]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[0]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[15]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[14]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[13]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[12]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[11]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[10]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[9]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[8]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[7]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[6]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_1_[5]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[2]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[1]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[0]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[15]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[14]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[13]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[12]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[11]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[10]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[9]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[8]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[7]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[6]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[5]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_2_[4]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[1]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[0]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[15]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[14]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[13]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[12]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[11]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[10]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[9]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[8]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[7]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[6]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[5]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[4]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_3_[3]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.k[0]                G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[15]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[14]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[13]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[12]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[11]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[10]        G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[9]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[8]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[7]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[6]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[5]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[4]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[3]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_buf_4_[2]         G                 gdp_c.gdp_idle        Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[12]     G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[11]     G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[10]     G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[9]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[8]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[7]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[6]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[5]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[4]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[3]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[2]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[1]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[0]      G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.k[12]               G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.k[11]               G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[11]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[10]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[9]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[8]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[7]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[6]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[5]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[4]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[3]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[2]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[1]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[0]             G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[15]     G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[14]     G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.x_component[13]     G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[26]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[25]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[24]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[23]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[22]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[21]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[20]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[19]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[18]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[17]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[16]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[15]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[14]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[13]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[12]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[31]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[30]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[29]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[28]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
gdp_c.proc_maincomb\.next[27]            G                 gdp_c.last_calc12     Gated clock does not have declared clock, add/enable clock constraint in SDC file.
===================================================================================================================================================================

================= End gated clock report =================


Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:13s; Memory used current: 132MB peak: 154MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:13s; Memory used current: 132MB peak: 154MB)

@N:<a href="@N:MF333:@XP_HELP">MF333</a> : <!@TM:0> | Generated clock conversion enabled, but no generated clocks found in design  

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:13s; Memory used current: 132MB peak: 154MB)

Warning: Found 34 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:112:17:112:72:@W:BN137:@XP_MSG">top_level.sv(112)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_norm</font>
1) instance proc_outputlogic\.start_norm (netlist:LUT4), output net "proc_outputlogic\.start_norm" in work.top_level(verilog)
    net        proc_outputlogic\.start_norm
    input  pin proc_outputlogic\.start_norm/I0
    instance   proc_outputlogic\.start_norm (cell LUT4)
    output pin proc_outputlogic\.start_norm/O
    net        norm.start_norm_RNIR5QA
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:113:17:113:72:@W:BN137:@XP_MSG">top_level.sv(113)</a><!@TM:0> | Found combinational loop during mapping at net proc_outputlogic\.start_send</font>
2) instance proc_outputlogic\.start_send (netlist:LUT4), output net "proc_outputlogic\.start_send" in work.top_level(verilog)
    net        proc_outputlogic\.start_send
    input  pin proc_outputlogic\.start_send/I1
    instance   proc_outputlogic\.start_send (cell LUT4)
    output pin proc_outputlogic\.start_send/O
    net        sender.start_send_RNILSOA
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[0]</font>
3) instance proc_statecomb\.next_12[0] (netlist:LUT4), output net "proc_statecomb\.next_12[0]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[0]
    input  pin proc_statecomb\.next_12[0]/I0
    instance   proc_statecomb\.next_12[0] (cell LUT4)
    output pin proc_statecomb\.next_12[0]/O
    net        proc_statecomb\.next_12[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[1]</font>
4) instance proc_statecomb\.next_12[1] (netlist:LUT4), output net "proc_statecomb\.next_12[1]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[1]
    input  pin proc_statecomb\.next_12[1]/I0
    instance   proc_statecomb\.next_12[1] (cell LUT4)
    output pin proc_statecomb\.next_12[1]/O
    net        proc_statecomb\.next_12[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[2]</font>
5) instance proc_statecomb\.next_12[2] (netlist:LUT3), output net "proc_statecomb\.next_12[2]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[2]
    input  pin proc_statecomb\.next_12[2]/I0
    instance   proc_statecomb\.next_12[2] (cell LUT3)
    output pin proc_statecomb\.next_12[2]/O
    net        proc_statecomb\.next_12[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[3]</font>
6) instance proc_statecomb\.next_12[3] (netlist:LUT3), output net "proc_statecomb\.next_12[3]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[3]
    input  pin proc_statecomb\.next_12[3]/I0
    instance   proc_statecomb\.next_12[3] (cell LUT3)
    output pin proc_statecomb\.next_12[3]/O
    net        proc_statecomb\.next_12[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[4]</font>
7) instance proc_statecomb\.next_12[4] (netlist:LUT3), output net "proc_statecomb\.next_12[4]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[4]
    input  pin proc_statecomb\.next_12[4]/I0
    instance   proc_statecomb\.next_12[4] (cell LUT3)
    output pin proc_statecomb\.next_12[4]/O
    net        proc_statecomb\.next_12[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[5]</font>
8) instance proc_statecomb\.next_12[5] (netlist:LUT3), output net "proc_statecomb\.next_12[5]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[5]
    input  pin proc_statecomb\.next_12[5]/I0
    instance   proc_statecomb\.next_12[5] (cell LUT3)
    output pin proc_statecomb\.next_12[5]/O
    net        proc_statecomb\.next_12[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[6]</font>
9) instance proc_statecomb\.next_12[6] (netlist:LUT3), output net "proc_statecomb\.next_12[6]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[6]
    input  pin proc_statecomb\.next_12[6]/I0
    instance   proc_statecomb\.next_12[6] (cell LUT3)
    output pin proc_statecomb\.next_12[6]/O
    net        proc_statecomb\.next_12[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[7]</font>
10) instance proc_statecomb\.next_12[7] (netlist:LUT3), output net "proc_statecomb\.next_12[7]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[7]
    input  pin proc_statecomb\.next_12[7]/I0
    instance   proc_statecomb\.next_12[7] (cell LUT3)
    output pin proc_statecomb\.next_12[7]/O
    net        proc_statecomb\.next_12[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[8]</font>
11) instance proc_statecomb\.next_12[8] (netlist:LUT3), output net "proc_statecomb\.next_12[8]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[8]
    input  pin proc_statecomb\.next_12[8]/I0
    instance   proc_statecomb\.next_12[8] (cell LUT3)
    output pin proc_statecomb\.next_12[8]/O
    net        proc_statecomb\.next_12[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[9]</font>
12) instance proc_statecomb\.next_12[9] (netlist:LUT3), output net "proc_statecomb\.next_12[9]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[9]
    input  pin proc_statecomb\.next_12[9]/I0
    instance   proc_statecomb\.next_12[9] (cell LUT3)
    output pin proc_statecomb\.next_12[9]/O
    net        proc_statecomb\.next_12[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[10]</font>
13) instance proc_statecomb\.next_12[10] (netlist:LUT3), output net "proc_statecomb\.next_12[10]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[10]
    input  pin proc_statecomb\.next_12[10]/I0
    instance   proc_statecomb\.next_12[10] (cell LUT3)
    output pin proc_statecomb\.next_12[10]/O
    net        proc_statecomb\.next_12[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[11]</font>
14) instance proc_statecomb\.next_12[11] (netlist:LUT3), output net "proc_statecomb\.next_12[11]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[11]
    input  pin proc_statecomb\.next_12[11]/I0
    instance   proc_statecomb\.next_12[11] (cell LUT3)
    output pin proc_statecomb\.next_12[11]/O
    net        proc_statecomb\.next_12[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[12]</font>
15) instance proc_statecomb\.next_12[12] (netlist:LUT3), output net "proc_statecomb\.next_12[12]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[12]
    input  pin proc_statecomb\.next_12[12]/I0
    instance   proc_statecomb\.next_12[12] (cell LUT3)
    output pin proc_statecomb\.next_12[12]/O
    net        proc_statecomb\.next_12[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[13]</font>
16) instance proc_statecomb\.next_12[13] (netlist:LUT3), output net "proc_statecomb\.next_12[13]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[13]
    input  pin proc_statecomb\.next_12[13]/I0
    instance   proc_statecomb\.next_12[13] (cell LUT3)
    output pin proc_statecomb\.next_12[13]/O
    net        proc_statecomb\.next_12[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[14]</font>
17) instance proc_statecomb\.next_12[14] (netlist:LUT3), output net "proc_statecomb\.next_12[14]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[14]
    input  pin proc_statecomb\.next_12[14]/I0
    instance   proc_statecomb\.next_12[14] (cell LUT3)
    output pin proc_statecomb\.next_12[14]/O
    net        proc_statecomb\.next_12[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[15]</font>
18) instance proc_statecomb\.next_12[15] (netlist:LUT3), output net "proc_statecomb\.next_12[15]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[15]
    input  pin proc_statecomb\.next_12[15]/I0
    instance   proc_statecomb\.next_12[15] (cell LUT3)
    output pin proc_statecomb\.next_12[15]/O
    net        proc_statecomb\.next_12[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[16]</font>
19) instance proc_statecomb\.next_12[16] (netlist:LUT3), output net "proc_statecomb\.next_12[16]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[16]
    input  pin proc_statecomb\.next_12[16]/I0
    instance   proc_statecomb\.next_12[16] (cell LUT3)
    output pin proc_statecomb\.next_12[16]/O
    net        proc_statecomb\.next_12[16]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[17]</font>
20) instance proc_statecomb\.next_12[17] (netlist:LUT3), output net "proc_statecomb\.next_12[17]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[17]
    input  pin proc_statecomb\.next_12[17]/I0
    instance   proc_statecomb\.next_12[17] (cell LUT3)
    output pin proc_statecomb\.next_12[17]/O
    net        proc_statecomb\.next_12[17]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[18]</font>
21) instance proc_statecomb\.next_12[18] (netlist:LUT3), output net "proc_statecomb\.next_12[18]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[18]
    input  pin proc_statecomb\.next_12[18]/I0
    instance   proc_statecomb\.next_12[18] (cell LUT3)
    output pin proc_statecomb\.next_12[18]/O
    net        proc_statecomb\.next_12[18]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[19]</font>
22) instance proc_statecomb\.next_12[19] (netlist:LUT3), output net "proc_statecomb\.next_12[19]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[19]
    input  pin proc_statecomb\.next_12[19]/I0
    instance   proc_statecomb\.next_12[19] (cell LUT3)
    output pin proc_statecomb\.next_12[19]/O
    net        proc_statecomb\.next_12[19]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[20]</font>
23) instance proc_statecomb\.next_12[20] (netlist:LUT3), output net "proc_statecomb\.next_12[20]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[20]
    input  pin proc_statecomb\.next_12[20]/I0
    instance   proc_statecomb\.next_12[20] (cell LUT3)
    output pin proc_statecomb\.next_12[20]/O
    net        proc_statecomb\.next_12[20]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[21]</font>
24) instance proc_statecomb\.next_12[21] (netlist:LUT3), output net "proc_statecomb\.next_12[21]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[21]
    input  pin proc_statecomb\.next_12[21]/I0
    instance   proc_statecomb\.next_12[21] (cell LUT3)
    output pin proc_statecomb\.next_12[21]/O
    net        proc_statecomb\.next_12[21]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[22]</font>
25) instance proc_statecomb\.next_12[22] (netlist:LUT3), output net "proc_statecomb\.next_12[22]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[22]
    input  pin proc_statecomb\.next_12[22]/I0
    instance   proc_statecomb\.next_12[22] (cell LUT3)
    output pin proc_statecomb\.next_12[22]/O
    net        proc_statecomb\.next_12[22]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[23]</font>
26) instance proc_statecomb\.next_12[23] (netlist:LUT3), output net "proc_statecomb\.next_12[23]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[23]
    input  pin proc_statecomb\.next_12[23]/I0
    instance   proc_statecomb\.next_12[23] (cell LUT3)
    output pin proc_statecomb\.next_12[23]/O
    net        proc_statecomb\.next_12[23]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[24]</font>
27) instance proc_statecomb\.next_12[24] (netlist:LUT3), output net "proc_statecomb\.next_12[24]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[24]
    input  pin proc_statecomb\.next_12[24]/I0
    instance   proc_statecomb\.next_12[24] (cell LUT3)
    output pin proc_statecomb\.next_12[24]/O
    net        proc_statecomb\.next_12[24]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[25]</font>
28) instance proc_statecomb\.next_12[25] (netlist:LUT3), output net "proc_statecomb\.next_12[25]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[25]
    input  pin proc_statecomb\.next_12[25]/I0
    instance   proc_statecomb\.next_12[25] (cell LUT3)
    output pin proc_statecomb\.next_12[25]/O
    net        proc_statecomb\.next_12[25]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[26]</font>
29) instance proc_statecomb\.next_12[26] (netlist:LUT3), output net "proc_statecomb\.next_12[26]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[26]
    input  pin proc_statecomb\.next_12[26]/I0
    instance   proc_statecomb\.next_12[26] (cell LUT3)
    output pin proc_statecomb\.next_12[26]/O
    net        proc_statecomb\.next_12[26]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[27]</font>
30) instance proc_statecomb\.next_12[27] (netlist:LUT3), output net "proc_statecomb\.next_12[27]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[27]
    input  pin proc_statecomb\.next_12[27]/I0
    instance   proc_statecomb\.next_12[27] (cell LUT3)
    output pin proc_statecomb\.next_12[27]/O
    net        proc_statecomb\.next_12[27]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[28]</font>
31) instance proc_statecomb\.next_12[28] (netlist:LUT3), output net "proc_statecomb\.next_12[28]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[28]
    input  pin proc_statecomb\.next_12[28]/I0
    instance   proc_statecomb\.next_12[28] (cell LUT3)
    output pin proc_statecomb\.next_12[28]/O
    net        proc_statecomb\.next_12[28]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[29]</font>
32) instance proc_statecomb\.next_12[29] (netlist:LUT3), output net "proc_statecomb\.next_12[29]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[29]
    input  pin proc_statecomb\.next_12[29]/I0
    instance   proc_statecomb\.next_12[29] (cell LUT3)
    output pin proc_statecomb\.next_12[29]/O
    net        proc_statecomb\.next_12[29]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[30]</font>
33) instance proc_statecomb\.next_12[30] (netlist:LUT3), output net "proc_statecomb\.next_12[30]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[30]
    input  pin proc_statecomb\.next_12[30]/I0
    instance   proc_statecomb\.next_12[30] (cell LUT3)
    output pin proc_statecomb\.next_12[30]/O
    net        proc_statecomb\.next_12[30]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="h:\work\part3\p3-project\code\synplify\modules\top_level.sv:93:2:93:4:@W:BN137:@XP_MSG">top_level.sv(93)</a><!@TM:0> | Found combinational loop during mapping at net proc_statecomb\.next_12[31]</font>
34) instance proc_statecomb\.next_12[31] (netlist:LUT3), output net "proc_statecomb\.next_12[31]" in work.top_level(verilog)
    net        proc_statecomb\.next_12[31]
    input  pin proc_statecomb\.next_12[31]/I0
    instance   proc_statecomb\.next_12[31] (cell LUT3)
    output pin proc_statecomb\.next_12[31]/O
    net        proc_statecomb\.next_12[31]
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:0> | Found inferred clock top_level|clk with period 8.92ns. Please declare a user-defined clock on object "p:clk"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:0> | Found inferred clock sram|sram_ce_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ram_access.sram_ce"</font> 



<a name=timingReport188>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Mar 12 13:45:25 2013
#


Top view:               top_level
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:0> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:0> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary189>Performance Summary </a>
*******************


Worst slack in design: -7.658

                                Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------
sram|sram_ce_inferred_clock     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_1
top_level|clk                   112.1 MHz     95.3 MHz      8.922         10.496        -1.574     inferred     Autoconstr_clkgroup_0
System                          218.0 MHz     185.3 MHz     4.587         5.396         -0.809     system       system_clkgroup      
=====================================================================================================================================





<a name=clockRelationships190>Clock Relationships</a>
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------
Starting       Ending                       |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------
System         System                       |  4.587       -0.809  |  4.587       -0.369  |  4.587       1.049   |  No paths    -     
System         top_level|clk                |  8.922       6.802   |  No paths    -       |  No paths    -       |  8.922       -7.658
top_level|clk  System                       |  8.922       -2.885  |  No paths    -       |  8.922       -1.486  |  No paths    -     
top_level|clk  top_level|clk                |  8.922       -1.574  |  No paths    -       |  No paths    -       |  No paths    -     
top_level|clk  sram|sram_ce_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo191>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport192>Detailed Report for Clock: top_level|clk</a>
====================================



<a name=startingSlack193>Starting Points with Worst Slack</a>
********************************

              Starting                                         Arrival           
Instance      Reference         Type     Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
state[9]      top_level|clk     FDC      Q       state[9]      0.720       -2.885
state[26]     top_level|clk     FDC      Q       state[26]     0.720       -2.885
state[27]     top_level|clk     FDC      Q       state[27]     0.720       -2.885
state[28]     top_level|clk     FDC      Q       state[28]     0.720       -2.885
state[17]     top_level|clk     FDC      Q       state[17]     0.720       -2.845
state[18]     top_level|clk     FDC      Q       state[18]     0.720       -2.845
state[21]     top_level|clk     FDC      Q       state[21]     0.720       -2.845
state[22]     top_level|clk     FDC      Q       state[22]     0.720       -2.845
state[23]     top_level|clk     FDC      Q       state[23]     0.720       -2.845
state[24]     top_level|clk     FDC      Q       state[24]     0.720       -2.845
=================================================================================


<a name=endingSlack194>Ending Points with Worst Slack</a>
******************************

                           Starting                                           Required           
Instance                   Reference         Type     Pin     Net             Time         Slack 
                           Clock                                                                 
-------------------------------------------------------------------------------------------------
ram_access.data_out[2]     top_level|clk     LD_1     D       buffer_7[2]     7.653        -2.885
ram_access.data_out[3]     top_level|clk     LD_1     D       buffer_7[3]     7.653        -2.885
ram_access.data_out[4]     top_level|clk     LD_1     D       buffer_7[4]     7.653        -2.885
ram_access.data_out[5]     top_level|clk     LD_1     D       buffer_7[5]     7.653        -2.885
ram_access.data_out[6]     top_level|clk     LD_1     D       buffer_7[6]     7.653        -2.885
ram_access.data_out[7]     top_level|clk     LD_1     D       buffer_7[7]     7.653        -2.885
norm.senone_index[0]       top_level|clk     FDCE     CE      N_50_i          8.320        -1.574
norm.senone_index[1]       top_level|clk     FDCE     CE      N_50_i          8.320        -1.574
norm.senone_index[2]       top_level|clk     FDCE     CE      N_50_i          8.320        -1.574
norm.senone_index[3]       top_level|clk     FDCE     CE      N_50_i          8.320        -1.574
=================================================================================================



<a name=worstPaths195>Worst Path Information</a>
<a href="H:/work/Part3/P3-Project/Code/Synplify/rev_1/synlog/Main_fpga_mapper.srr:srsfH:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.srs:fp:112911:115311:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.922
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.653

    - Propagation time:                      10.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.885

    Number of logic level(s):                7
    Starting point:                          state[9] / Q
    Ending point:                            ram_access.data_out[0] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
state[9]                              FDC        Q        Out     0.720     0.720       -         
state[9]                              Net        -        -       0.970     -           5         
proc_sram_signals\.next25_7_6         LUT4       I0       In      -         1.690       -         
proc_sram_signals\.next25_7_6         LUT4       O        Out     0.579     2.269       -         
proc_sram_signals\.next25_7_6         Net        -        -       0.880     -           3         
proc_sram_signals\.next25_sx          LUT4_L     I2       In      -         3.149       -         
proc_sram_signals\.next25_sx          LUT4_L     LO       Out     0.579     3.728       -         
proc_sram_signals\.next25_sx          Net        -        -       0.350     -           1         
proc_sram_signals\.next25             LUT4       I3       In      -         4.078       -         
proc_sram_signals\.next25             LUT4       O        Out     0.579     4.657       -         
proc_sram_signals\.next25             Net        -        -       1.060     -           13        
proc_sram_signals\.un1_start_send     LUT4       I0       In      -         5.717       -         
proc_sram_signals\.un1_start_send     LUT4       O        Out     0.579     6.296       -         
proc_sram_signals\.un1_start_send     Net        -        -       1.135     -           29        
ram_access.state_1_RNI42FI1[0]        LUT4       I0       In      -         7.431       -         
ram_access.state_1_RNI42FI1[0]        LUT4       O        Out     0.579     8.010       -         
N_85                                  Net        -        -       1.020     -           8         
ram_access.buffer_7_1_1[0]            LUT4_L     I1       In      -         9.030       -         
ram_access.buffer_7_1_1[0]            LUT4_L     LO       Out     0.579     9.609       -         
buffer_7_1_1_0[0]                     Net        -        -       0.350     -           1         
ram_access.buffer_7_1[0]              LUT4       I3       In      -         9.959       -         
ram_access.buffer_7_1[0]              LUT4       O        Out     0.579     10.538      -         
buffer_7[0]                           Net        -        -       0.000     -           1         
ram_access.data_out[0]                LD_1       D        In      -         10.538      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.807 is 6.042(51.2%) logic and 5.765(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.922
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.653

    - Propagation time:                      10.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.885

    Number of logic level(s):                7
    Starting point:                          state[26] / Q
    Ending point:                            ram_access.data_out[0] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
state[26]                                    FDC        Q        Out     0.720     0.720       -         
state[26]                                    Net        -        -       0.880     -           3         
proc_statecomb\.svbl_112\.next24_14_i_o2     LUT2       I0       In      -         1.600       -         
proc_statecomb\.svbl_112\.next24_14_i_o2     LUT2       O        Out     0.579     2.179       -         
N_861                                        Net        -        -       0.970     -           5         
proc_sram_signals\.next25_sx                 LUT4_L     I0       In      -         3.149       -         
proc_sram_signals\.next25_sx                 LUT4_L     LO       Out     0.579     3.728       -         
proc_sram_signals\.next25_sx                 Net        -        -       0.350     -           1         
proc_sram_signals\.next25                    LUT4       I3       In      -         4.078       -         
proc_sram_signals\.next25                    LUT4       O        Out     0.579     4.657       -         
proc_sram_signals\.next25                    Net        -        -       1.060     -           13        
proc_sram_signals\.un1_start_send            LUT4       I0       In      -         5.717       -         
proc_sram_signals\.un1_start_send            LUT4       O        Out     0.579     6.296       -         
proc_sram_signals\.un1_start_send            Net        -        -       1.135     -           29        
ram_access.state_1_RNI42FI1[0]               LUT4       I0       In      -         7.431       -         
ram_access.state_1_RNI42FI1[0]               LUT4       O        Out     0.579     8.010       -         
N_85                                         Net        -        -       1.020     -           8         
ram_access.buffer_7_1_1[0]                   LUT4_L     I1       In      -         9.030       -         
ram_access.buffer_7_1_1[0]                   LUT4_L     LO       Out     0.579     9.609       -         
buffer_7_1_1_0[0]                            Net        -        -       0.350     -           1         
ram_access.buffer_7_1[0]                     LUT4       I3       In      -         9.959       -         
ram_access.buffer_7_1[0]                     LUT4       O        Out     0.579     10.538      -         
buffer_7[0]                                  Net        -        -       0.000     -           1         
ram_access.data_out[0]                       LD_1       D        In      -         10.538      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.807 is 6.042(51.2%) logic and 5.765(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.922
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.653

    - Propagation time:                      10.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.885

    Number of logic level(s):                7
    Starting point:                          state[27] / Q
    Ending point:                            ram_access.data_out[0] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
state[27]                                    FDC        Q        Out     0.720     0.720       -         
state[27]                                    Net        -        -       0.880     -           3         
proc_statecomb\.svbl_112\.next24_14_i_o2     LUT2       I1       In      -         1.600       -         
proc_statecomb\.svbl_112\.next24_14_i_o2     LUT2       O        Out     0.579     2.179       -         
N_861                                        Net        -        -       0.970     -           5         
proc_sram_signals\.next25_sx                 LUT4_L     I0       In      -         3.149       -         
proc_sram_signals\.next25_sx                 LUT4_L     LO       Out     0.579     3.728       -         
proc_sram_signals\.next25_sx                 Net        -        -       0.350     -           1         
proc_sram_signals\.next25                    LUT4       I3       In      -         4.078       -         
proc_sram_signals\.next25                    LUT4       O        Out     0.579     4.657       -         
proc_sram_signals\.next25                    Net        -        -       1.060     -           13        
proc_sram_signals\.un1_start_send            LUT4       I0       In      -         5.717       -         
proc_sram_signals\.un1_start_send            LUT4       O        Out     0.579     6.296       -         
proc_sram_signals\.un1_start_send            Net        -        -       1.135     -           29        
ram_access.state_1_RNI42FI1[0]               LUT4       I0       In      -         7.431       -         
ram_access.state_1_RNI42FI1[0]               LUT4       O        Out     0.579     8.010       -         
N_85                                         Net        -        -       1.020     -           8         
ram_access.buffer_7_1_1[0]                   LUT4_L     I1       In      -         9.030       -         
ram_access.buffer_7_1_1[0]                   LUT4_L     LO       Out     0.579     9.609       -         
buffer_7_1_1_0[0]                            Net        -        -       0.350     -           1         
ram_access.buffer_7_1[0]                     LUT4       I3       In      -         9.959       -         
ram_access.buffer_7_1[0]                     LUT4       O        Out     0.579     10.538      -         
buffer_7[0]                                  Net        -        -       0.000     -           1         
ram_access.data_out[0]                       LD_1       D        In      -         10.538      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.807 is 6.042(51.2%) logic and 5.765(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.922
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.653

    - Propagation time:                      10.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.885

    Number of logic level(s):                7
    Starting point:                          state[28] / Q
    Ending point:                            ram_access.data_out[0] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
state[28]                             FDC        Q        Out     0.720     0.720       -         
state[28]                             Net        -        -       0.970     -           5         
proc_sram_signals\.next25_7_6         LUT4       I2       In      -         1.690       -         
proc_sram_signals\.next25_7_6         LUT4       O        Out     0.579     2.269       -         
proc_sram_signals\.next25_7_6         Net        -        -       0.880     -           3         
proc_sram_signals\.next25_sx          LUT4_L     I2       In      -         3.149       -         
proc_sram_signals\.next25_sx          LUT4_L     LO       Out     0.579     3.728       -         
proc_sram_signals\.next25_sx          Net        -        -       0.350     -           1         
proc_sram_signals\.next25             LUT4       I3       In      -         4.078       -         
proc_sram_signals\.next25             LUT4       O        Out     0.579     4.657       -         
proc_sram_signals\.next25             Net        -        -       1.060     -           13        
proc_sram_signals\.un1_start_send     LUT4       I0       In      -         5.717       -         
proc_sram_signals\.un1_start_send     LUT4       O        Out     0.579     6.296       -         
proc_sram_signals\.un1_start_send     Net        -        -       1.135     -           29        
ram_access.state_1_RNI42FI1[0]        LUT4       I0       In      -         7.431       -         
ram_access.state_1_RNI42FI1[0]        LUT4       O        Out     0.579     8.010       -         
N_85                                  Net        -        -       1.020     -           8         
ram_access.buffer_7_1_1[0]            LUT4_L     I1       In      -         9.030       -         
ram_access.buffer_7_1_1[0]            LUT4_L     LO       Out     0.579     9.609       -         
buffer_7_1_1_0[0]                     Net        -        -       0.350     -           1         
ram_access.buffer_7_1[0]              LUT4       I3       In      -         9.959       -         
ram_access.buffer_7_1[0]              LUT4       O        Out     0.579     10.538      -         
buffer_7[0]                           Net        -        -       0.000     -           1         
ram_access.data_out[0]                LD_1       D        In      -         10.538      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.807 is 6.042(51.2%) logic and 5.765(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.922
    - Setup time:                            1.269
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.653

    - Propagation time:                      10.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.885

    Number of logic level(s):                7
    Starting point:                          state[9] / Q
    Ending point:                            ram_access.data_out[6] / D
    The start point is clocked by            top_level|clk [rising] on pin C
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
state[9]                              FDC        Q        Out     0.720     0.720       -         
state[9]                              Net        -        -       0.970     -           5         
proc_sram_signals\.next25_7_6         LUT4       I0       In      -         1.690       -         
proc_sram_signals\.next25_7_6         LUT4       O        Out     0.579     2.269       -         
proc_sram_signals\.next25_7_6         Net        -        -       0.880     -           3         
proc_sram_signals\.next25_sx          LUT4_L     I2       In      -         3.149       -         
proc_sram_signals\.next25_sx          LUT4_L     LO       Out     0.579     3.728       -         
proc_sram_signals\.next25_sx          Net        -        -       0.350     -           1         
proc_sram_signals\.next25             LUT4       I3       In      -         4.078       -         
proc_sram_signals\.next25             LUT4       O        Out     0.579     4.657       -         
proc_sram_signals\.next25             Net        -        -       1.060     -           13        
proc_sram_signals\.un1_start_send     LUT4       I0       In      -         5.717       -         
proc_sram_signals\.un1_start_send     LUT4       O        Out     0.579     6.296       -         
proc_sram_signals\.un1_start_send     Net        -        -       1.135     -           29        
ram_access.state_1_RNI42FI1[0]        LUT4       I0       In      -         7.431       -         
ram_access.state_1_RNI42FI1[0]        LUT4       O        Out     0.579     8.010       -         
N_85                                  Net        -        -       1.020     -           8         
ram_access.buffer_7_1_N_5L7           LUT2_L     I0       In      -         9.030       -         
ram_access.buffer_7_1_N_5L7           LUT2_L     LO       Out     0.579     9.609       -         
buffer_7_1_N_5L7                      Net        -        -       0.350     -           1         
ram_access.buffer_7_1[6]              LUT4       I1       In      -         9.959       -         
ram_access.buffer_7_1[6]              LUT4       O        Out     0.579     10.538      -         
buffer_7[6]                           Net        -        -       0.000     -           1         
ram_access.data_out[6]                LD_1       D        In      -         10.538      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.807 is 6.042(51.2%) logic and 5.765(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport196>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack197>Starting Points with Worst Slack</a>
********************************

                                        Starting                                          Arrival           
Instance                                Reference     Type     Pin     Net                Time        Slack 
                                        Clock                                                               
------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]     System        LDC      Q       x_component[0]     0.720       -7.658
gdp_c.proc_maincomb\.mean[0]            System        LDC      Q       mean[0]            0.720       -7.578
gdp_c.proc_maincomb\.x_component[1]     System        LDC      Q       x_component[1]     0.720       -7.518
gdp_c.proc_maincomb\.x_component[2]     System        LDC      Q       x_component[2]     0.720       -7.458
gdp_c.proc_maincomb\.mean[1]            System        LDC      Q       mean[1]            0.720       -7.428
gdp_c.proc_maincomb\.x_component[3]     System        LDC      Q       x_component[3]     0.720       -7.398
gdp_c.proc_maincomb\.mean[2]            System        LDC      Q       mean[2]            0.720       -7.368
gdp_c.proc_maincomb\.x_component[4]     System        LDC      Q       x_component[4]     0.720       -7.338
gdp_c.proc_maincomb\.mean[3]            System        LDC      Q       mean[3]            0.720       -7.308
gdp_c.proc_maincomb\.x_component[5]     System        LDC      Q       x_component[5]     0.720       -7.278
============================================================================================================


<a name=endingSlack198>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                  Required           
Instance                         Reference     Type     Pin     Net                        Time         Slack 
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
gdp_c.gdpipe.sub_out_pipe_14     System        FDC      D       un1_square_out_3_0[14]     8.841        -7.658
gdp_c.gdpipe.sub_out_pipe_13     System        FDC      D       un1_square_out_3_0[13]     8.841        -7.598
gdp_c.gdpipe.sub_out_pipe_12     System        FDC      D       un1_square_out_3_0[12]     8.841        -7.538
gdp_c.gdpipe.sub_out_pipe_11     System        FDC      D       un1_square_out_3_0[11]     8.841        -7.478
gdp_c.gdpipe.sub_out_pipe_10     System        FDC      D       un1_square_out_3_0[10]     8.841        -7.418
gdp_c.gdpipe.sub_out_pipe_47     System        FDC      D       un1_square_out_2_0[14]     8.841        -7.244
gdp_c.gdpipe.sub_out_pipe_46     System        FDC      D       un1_square_out_2_0[13]     8.841        -7.184
gdp_c.gdpipe.sub_out_pipe_45     System        FDC      D       un1_square_out_2_0[12]     8.841        -7.124
gdp_c.gdpipe.sub_out_pipe_44     System        FDC      D       un1_square_out_2_0[11]     8.841        -7.064
gdp_c.gdpipe.sub_out_pipe_43     System        FDC      D       un1_square_out_2_0[10]     8.841        -7.004
==============================================================================================================



<a name=worstPaths199>Worst Path Information</a>
<a href="H:/work/Part3/P3-Project/Code/Synplify/rev_1/synlog/Main_fpga_mapper.srr:srsfH:\work\Part3\P3-Project\Code\Synplify\rev_1\Main.srs:fp:136263:150915:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.922
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.841

    - Propagation time:                      16.499
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.658

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                  LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                       Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                    Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                      Net         -        -       1.319     -           142(116)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_10_4          LUT4        I3       In      -         5.762       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_10_4          LUT4        O        Out     0.579     6.341       -         
un1_square_out_3_madd_10_4                                           Net         -        -       0.930     -           4         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        I1       In      -         7.271       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        O        Out     0.579     7.850       -         
un1_square_out_3_madd_16_axb_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     S        In      -         7.850       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     LO       Out     0.480     8.331       -         
un1_square_out_3_madd_16_cry_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     CI       In      -         8.331       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     LO       Out     0.060     8.390       -         
un1_square_out_3_madd_16_cry_3                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     CI       In      -         8.390       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     LO       Out     0.060     8.450       -         
un1_square_out_3_madd_16_cry_4                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     CI       In      -         8.450       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     LO       Out     0.060     8.511       -         
un1_square_out_3_madd_16_cry_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6      MUXCY_L     CI       In      -         8.511       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6      MUXCY_L     LO       Out     0.060     8.570       -         
un1_square_out_3_madd_16_cry_6                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_7        XORCY       CI       In      -         8.570       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_7        XORCY       O        Out     0.883     9.454       -         
un1_square_out_3_madd_16[9]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_36          LUT3        I2       In      -         10.254      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_36          LUT3        O        Out     0.579     10.833      -         
un1_square_out_3_madd_6_36                                           Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_8     LUT4        I0       In      -         11.633      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_8     LUT4        O        Out     0.579     12.212      -         
un1_square_out_3_madd_6_0_axb_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     S        In      -         12.212      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     LO       Out     0.480     12.693      -         
un1_square_out_3_madd_6_0_cry_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       CI       In      -         12.693      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       O        Out     0.883     13.576      -         
un1_square_out_3_madd_6[10]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      I1       In      -         14.376      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      LO       Out     0.579     14.955      -         
un1_square_out_3_madd_axb_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     S        In      -         14.955      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     LO       Out     0.480     15.435      -         
un1_square_out_3_madd_cry_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     CI       In      -         15.435      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     LO       Out     0.060     15.496      -         
un1_square_out_3_madd_cry_11                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     CI       In      -         15.496      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     LO       Out     0.060     15.556      -         
un1_square_out_3_madd_cry_12                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     CI       In      -         15.556      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     LO       Out     0.060     15.616      -         
un1_square_out_3_madd_cry_13                                         Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       CI       In      -         15.616      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       O        Out     0.883     16.499      -         
un1_square_out_3_0[14]                                               Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                         FDC         D        In      -         16.499      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 16.580 is 11.051(66.7%) logic and 5.529(33.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.922
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.841

    - Propagation time:                      16.499
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.658

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                  LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                       Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                    Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                      Net         -        -       1.319     -           142(116)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_10_4          LUT4        I3       In      -         5.762       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_10_4          LUT4        O        Out     0.579     6.341       -         
un1_square_out_3_madd_10_4                                           Net         -        -       0.930     -           4         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        I1       In      -         7.271       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        O        Out     0.579     7.850       -         
un1_square_out_3_madd_16_axb_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     S        In      -         7.850       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     LO       Out     0.480     8.331       -         
un1_square_out_3_madd_16_cry_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     CI       In      -         8.331       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     LO       Out     0.060     8.390       -         
un1_square_out_3_madd_16_cry_3                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     CI       In      -         8.390       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     LO       Out     0.060     8.450       -         
un1_square_out_3_madd_16_cry_4                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     CI       In      -         8.450       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     LO       Out     0.060     8.511       -         
un1_square_out_3_madd_16_cry_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_6        XORCY       CI       In      -         8.511       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_6        XORCY       O        Out     0.883     9.394       -         
un1_square_out_3_madd_16[8]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_31          LUT3        I2       In      -         10.194      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_31          LUT3        O        Out     0.579     10.773      -         
un1_square_out_3_madd_6_31                                           Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_7     LUT4        I0       In      -         11.573      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_7     LUT4        O        Out     0.579     12.152      -         
un1_square_out_3_madd_6_0_axb_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_7     MUXCY_L     S        In      -         12.152      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_7     MUXCY_L     LO       Out     0.480     12.633      -         
un1_square_out_3_madd_6_0_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     CI       In      -         12.633      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     LO       Out     0.060     12.693      -         
un1_square_out_3_madd_6_0_cry_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       CI       In      -         12.693      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       O        Out     0.883     13.576      -         
un1_square_out_3_madd_6[10]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      I1       In      -         14.376      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      LO       Out     0.579     14.955      -         
un1_square_out_3_madd_axb_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     S        In      -         14.955      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     LO       Out     0.480     15.435      -         
un1_square_out_3_madd_cry_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     CI       In      -         15.435      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     LO       Out     0.060     15.496      -         
un1_square_out_3_madd_cry_11                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     CI       In      -         15.496      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     LO       Out     0.060     15.556      -         
un1_square_out_3_madd_cry_12                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     CI       In      -         15.556      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     LO       Out     0.060     15.616      -         
un1_square_out_3_madd_cry_13                                         Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       CI       In      -         15.616      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       O        Out     0.883     16.499      -         
un1_square_out_3_0[14]                                               Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                         FDC         D        In      -         16.499      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 16.580 is 11.051(66.7%) logic and 5.529(33.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.922
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.841

    - Propagation time:                      16.499
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.658

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                  LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                       Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                    Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                      Net         -        -       1.319     -           142(116)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_10_4          LUT4        I3       In      -         5.762       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_10_4          LUT4        O        Out     0.579     6.341       -         
un1_square_out_3_madd_10_4                                           Net         -        -       0.930     -           4         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        I1       In      -         7.271       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        O        Out     0.579     7.850       -         
un1_square_out_3_madd_16_axb_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     S        In      -         7.850       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     LO       Out     0.480     8.331       -         
un1_square_out_3_madd_16_cry_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     CI       In      -         8.331       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     LO       Out     0.060     8.390       -         
un1_square_out_3_madd_16_cry_3                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     CI       In      -         8.390       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     LO       Out     0.060     8.450       -         
un1_square_out_3_madd_16_cry_4                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     CI       In      -         8.450       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     LO       Out     0.060     8.511       -         
un1_square_out_3_madd_16_cry_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_6        XORCY       CI       In      -         8.511       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_6        XORCY       O        Out     0.883     9.394       -         
un1_square_out_3_madd_16[8]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_31          LUT3        I2       In      -         10.194      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_31          LUT3        O        Out     0.579     10.773      -         
un1_square_out_3_madd_6_31                                           Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_7     LUT4        I0       In      -         11.573      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_7     LUT4        O        Out     0.579     12.152      -         
un1_square_out_3_madd_6_0_axb_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_7     MUXCY_L     S        In      -         12.152      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_7     MUXCY_L     LO       Out     0.480     12.633      -         
un1_square_out_3_madd_6_0_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_8       XORCY       CI       In      -         12.633      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_8       XORCY       O        Out     0.883     13.516      -         
un1_square_out_3_madd_6[9]                                           Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_9         LUT2_L      I1       In      -         14.316      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_9         LUT2_L      LO       Out     0.579     14.895      -         
un1_square_out_3_madd_axb_9                                          Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_9         MUXCY_L     S        In      -         14.895      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_9         MUXCY_L     LO       Out     0.480     15.376      -         
un1_square_out_3_madd_cry_9                                          Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     CI       In      -         15.376      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     LO       Out     0.060     15.435      -         
un1_square_out_3_madd_cry_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     CI       In      -         15.435      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     LO       Out     0.060     15.496      -         
un1_square_out_3_madd_cry_11                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     CI       In      -         15.496      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     LO       Out     0.060     15.556      -         
un1_square_out_3_madd_cry_12                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     CI       In      -         15.556      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     LO       Out     0.060     15.616      -         
un1_square_out_3_madd_cry_13                                         Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       CI       In      -         15.616      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       O        Out     0.883     16.499      -         
un1_square_out_3_0[14]                                               Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                         FDC         D        In      -         16.499      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 16.580 is 11.051(66.7%) logic and 5.529(33.3%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.922
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.841

    - Propagation time:                      16.449
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.608

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                  LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                       Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                    Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                      Net         -        -       1.319     -           142(116)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_3          LUT4        I2       In      -         5.762       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_3          LUT4        O        Out     0.579     6.341       -         
un1_square_out_3_madd_14_3                                           Net         -        -       0.880     -           3         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        I0       In      -         7.221       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        O        Out     0.579     7.800       -         
un1_square_out_3_madd_16_axb_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     S        In      -         7.800       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     LO       Out     0.480     8.281       -         
un1_square_out_3_madd_16_cry_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     CI       In      -         8.281       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     LO       Out     0.060     8.341       -         
un1_square_out_3_madd_16_cry_3                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     CI       In      -         8.341       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     LO       Out     0.060     8.400       -         
un1_square_out_3_madd_16_cry_4                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     CI       In      -         8.400       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     LO       Out     0.060     8.460       -         
un1_square_out_3_madd_16_cry_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6      MUXCY_L     CI       In      -         8.460       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_6      MUXCY_L     LO       Out     0.060     8.521       -         
un1_square_out_3_madd_16_cry_6                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_7        XORCY       CI       In      -         8.521       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_7        XORCY       O        Out     0.883     9.404       -         
un1_square_out_3_madd_16[9]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_36          LUT3        I2       In      -         10.204      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_36          LUT3        O        Out     0.579     10.783      -         
un1_square_out_3_madd_6_36                                           Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_8     LUT4        I0       In      -         11.583      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_8     LUT4        O        Out     0.579     12.162      -         
un1_square_out_3_madd_6_0_axb_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     S        In      -         12.162      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     LO       Out     0.480     12.643      -         
un1_square_out_3_madd_6_0_cry_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       CI       In      -         12.643      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       O        Out     0.883     13.526      -         
un1_square_out_3_madd_6[10]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      I1       In      -         14.326      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      LO       Out     0.579     14.905      -         
un1_square_out_3_madd_axb_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     S        In      -         14.905      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     LO       Out     0.480     15.386      -         
un1_square_out_3_madd_cry_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     CI       In      -         15.386      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     LO       Out     0.060     15.445      -         
un1_square_out_3_madd_cry_11                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     CI       In      -         15.445      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     LO       Out     0.060     15.506      -         
un1_square_out_3_madd_cry_12                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     CI       In      -         15.506      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     LO       Out     0.060     15.566      -         
un1_square_out_3_madd_cry_13                                         Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       CI       In      -         15.566      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       O        Out     0.883     16.449      -         
un1_square_out_3_0[14]                                               Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                         FDC         D        In      -         16.449      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 16.530 is 11.051(66.9%) logic and 5.479(33.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.922
    - Setup time:                            0.081
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.841

    - Propagation time:                      16.449
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.608

    Number of logic level(s):                36
    Starting point:                          gdp_c.proc_maincomb\.x_component[0] / Q
    Ending point:                            gdp_c.gdpipe.sub_out_pipe_14 / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            top_level|clk [rising] on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gdp_c.proc_maincomb\.x_component[0]                                  LDC         Q        Out     0.720     0.720       -         
x_component[0]                                                       Net         -        -       0.880     -           3         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        I1       In      -         1.600       -         
gdp_c.gdpipe.un1_sub_out_axb_0                                       LUT2        O        Out     0.579     2.179       -         
un1_sub_out_axb_0                                                    Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     S        In      -         2.179       -         
gdp_c.gdpipe.un1_sub_out_cry_0                                       MUXCY_L     LO       Out     0.480     2.660       -         
un1_sub_out_cry_0                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     CI       In      -         2.660       -         
gdp_c.gdpipe.un1_sub_out_cry_1                                       MUXCY_L     LO       Out     0.060     2.720       -         
un1_sub_out_cry_1                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     CI       In      -         2.720       -         
gdp_c.gdpipe.un1_sub_out_cry_2                                       MUXCY_L     LO       Out     0.060     2.780       -         
un1_sub_out_cry_2                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     CI       In      -         2.780       -         
gdp_c.gdpipe.un1_sub_out_cry_3                                       MUXCY_L     LO       Out     0.060     2.840       -         
un1_sub_out_cry_3                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     CI       In      -         2.840       -         
gdp_c.gdpipe.un1_sub_out_cry_4                                       MUXCY_L     LO       Out     0.060     2.900       -         
un1_sub_out_cry_4                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     CI       In      -         2.900       -         
gdp_c.gdpipe.un1_sub_out_cry_5                                       MUXCY_L     LO       Out     0.060     2.959       -         
un1_sub_out_cry_5                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     CI       In      -         2.959       -         
gdp_c.gdpipe.un1_sub_out_cry_6                                       MUXCY_L     LO       Out     0.060     3.019       -         
un1_sub_out_cry_6                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     CI       In      -         3.019       -         
gdp_c.gdpipe.un1_sub_out_cry_7                                       MUXCY_L     LO       Out     0.060     3.079       -         
un1_sub_out_cry_7                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     CI       In      -         3.079       -         
gdp_c.gdpipe.un1_sub_out_cry_8                                       MUXCY_L     LO       Out     0.060     3.140       -         
un1_sub_out_cry_8                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     CI       In      -         3.140       -         
gdp_c.gdpipe.un1_sub_out_cry_9                                       MUXCY_L     LO       Out     0.060     3.200       -         
un1_sub_out_cry_9                                                    Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     CI       In      -         3.200       -         
gdp_c.gdpipe.un1_sub_out_cry_10                                      MUXCY_L     LO       Out     0.060     3.260       -         
un1_sub_out_cry_10                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     CI       In      -         3.260       -         
gdp_c.gdpipe.un1_sub_out_cry_11                                      MUXCY_L     LO       Out     0.060     3.320       -         
un1_sub_out_cry_11                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     CI       In      -         3.320       -         
gdp_c.gdpipe.un1_sub_out_cry_12                                      MUXCY_L     LO       Out     0.060     3.380       -         
un1_sub_out_cry_12                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     CI       In      -         3.380       -         
gdp_c.gdpipe.un1_sub_out_cry_13                                      MUXCY_L     LO       Out     0.060     3.439       -         
un1_sub_out_cry_13                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     CI       In      -         3.439       -         
gdp_c.gdpipe.un1_sub_out_cry_14                                      MUXCY_L     LO       Out     0.060     3.499       -         
un1_sub_out_cry_14                                                   Net         -        -       0.000     -           2         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     CI       In      -         3.499       -         
gdp_c.gdpipe.un1_sub_out_cry_15                                      MUXCY_L     LO       Out     0.060     3.559       -         
un1_sub_out_cry_15                                                   Net         -        -       0.000     -           1         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       CI       In      -         3.559       -         
gdp_c.gdpipe.un1_sub_out_s_16                                        XORCY       O        Out     0.883     4.443       -         
un1_sub_out[31]                                                      Net         -        -       1.319     -           142(116)  
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_3          LUT4        I2       In      -         5.762       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_14_3          LUT4        O        Out     0.579     6.341       -         
un1_square_out_3_madd_14_3                                           Net         -        -       0.880     -           3         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        I0       In      -         7.221       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_axb_2      LUT2        O        Out     0.579     7.800       -         
un1_square_out_3_madd_16_axb_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     S        In      -         7.800       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_2      MUXCY_L     LO       Out     0.480     8.281       -         
un1_square_out_3_madd_16_cry_2                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     CI       In      -         8.281       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_3      MUXCY_L     LO       Out     0.060     8.341       -         
un1_square_out_3_madd_16_cry_3                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     CI       In      -         8.341       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_4      MUXCY_L     LO       Out     0.060     8.400       -         
un1_square_out_3_madd_16_cry_4                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     CI       In      -         8.400       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_cry_5      MUXCY_L     LO       Out     0.060     8.460       -         
un1_square_out_3_madd_16_cry_5                                       Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_6        XORCY       CI       In      -         8.460       -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_16_s_6        XORCY       O        Out     0.883     9.344       -         
un1_square_out_3_madd_16[8]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_31          LUT3        I2       In      -         10.144      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_31          LUT3        O        Out     0.579     10.723      -         
un1_square_out_3_madd_6_31                                           Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_7     LUT4        I0       In      -         11.523      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_axb_7     LUT4        O        Out     0.579     12.102      -         
un1_square_out_3_madd_6_0_axb_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_7     MUXCY_L     S        In      -         12.102      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_7     MUXCY_L     LO       Out     0.480     12.583      -         
un1_square_out_3_madd_6_0_cry_7                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     CI       In      -         12.583      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_cry_8     MUXCY_L     LO       Out     0.060     12.643      -         
un1_square_out_3_madd_6_0_cry_8                                      Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       CI       In      -         12.643      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_6_0_s_9       XORCY       O        Out     0.883     13.526      -         
un1_square_out_3_madd_6[10]                                          Net         -        -       0.800     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      I1       In      -         14.326      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_axb_10        LUT2_L      LO       Out     0.579     14.905      -         
un1_square_out_3_madd_axb_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     S        In      -         14.905      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_10        MUXCY_L     LO       Out     0.480     15.386      -         
un1_square_out_3_madd_cry_10                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     CI       In      -         15.386      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_11        MUXCY_L     LO       Out     0.060     15.445      -         
un1_square_out_3_madd_cry_11                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     CI       In      -         15.445      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_12        MUXCY_L     LO       Out     0.060     15.506      -         
un1_square_out_3_madd_cry_12                                         Net         -        -       0.000     -           2         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     CI       In      -         15.506      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_cry_13        MUXCY_L     LO       Out     0.060     15.566      -         
un1_square_out_3_madd_cry_13                                         Net         -        -       0.000     -           1         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       CI       In      -         15.566      -         
gdp_c.gdpipe.proc_main\.svbl_69\.un1_square_out_3_madd_s_14          XORCY       O        Out     0.883     16.449      -         
un1_square_out_3_0[14]                                               Net         -        -       0.000     -           1         
gdp_c.gdpipe.sub_out_pipe_14                                         FDC         D        In      -         16.449      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 16.530 is 11.051(66.9%) logic and 5.479(33.1%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage200>Resource Usage Report for top_level </a>

Mapping to part: xc3s50antqg144-4
Cell usage:
FD              35 uses
FDC             266 uses
FDCE            123 uses
FDE             190 uses
FDP             1 use
FDPE            2 uses
FDR             2 uses
FDRE            13 uses
FDS             1 use
GND             11 uses
LD              10 uses
LDC             39 uses
LDE             80 uses
LD_1            58 uses
MULT18X18SIO    3 uses
MULT_AND        73 uses
MUXCY           3 uses
MUXCY_L         421 uses
MUXF5           16 uses
VCC             11 uses
XORCY           397 uses
LUT1            156 uses
LUT2            285 uses
LUT3            262 uses
LUT4            399 uses

I/O ports: 42
I/O primitives: 42
IBUF           5 uses
IBUFG          1 use
IOBUF          8 uses
OBUF           28 uses

BUFG           5 uses

SRL primitives:
SRL16          3 uses
SRL16E         8 uses

I/O Register bits:                  0
Register bits not including I/Os:   633 (44%)
I/O Latch bits:                     9
Latch bits not including I/Os:      178 (12%)

Global Clock Buffers: 5 of 24 (20%)

Total load per clock:
   top_level|clk: 647
   sram|sram_ce_inferred_clock: 23

Mapping Summary:
Total  LUTs: 1113 (79%)

Distribution of All Consumed LUTs = SRL + LUT1 + LUT2 + LUT3 + LUT4 
Distribution of All Consumed Luts 1113 = 11 + 156 + 285 + 262 + 399 

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:13s; Memory used current: 43MB peak: 154MB)

Process took 0h:00m:16s realtime, 0h:00m:13s cputime
# Tue Mar 12 13:45:25 2013

###########################################################]

</pre></samp></body></html>
