
Display_color.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f88  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000259c  08008094  08008094  00009094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a630  0800a630  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a630  0800a630  0000c064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a630  0800a630  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a630  0800a630  0000b630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a634  0800a634  0000b634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800a638  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  20000064  0800a69c  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  0800a69c  0000c460  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe69  00000000  00000000  0000c08d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000311e  00000000  00000000  0001bef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  0001f018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c22  00000000  00000000  0001fff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019978  00000000  00000000  00020c12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000142be  00000000  00000000  0003a58a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fe59  00000000  00000000  0004e848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de6a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047ec  00000000  00000000  000de6e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e2ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	0800807c 	.word	0x0800807c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	0800807c 	.word	0x0800807c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <__aeabi_f2uiz>:
 8000740:	0042      	lsls	r2, r0, #1
 8000742:	d20e      	bcs.n	8000762 <__aeabi_f2uiz+0x22>
 8000744:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000748:	d30b      	bcc.n	8000762 <__aeabi_f2uiz+0x22>
 800074a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800074e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000752:	d409      	bmi.n	8000768 <__aeabi_f2uiz+0x28>
 8000754:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000758:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800075c:	fa23 f002 	lsr.w	r0, r3, r2
 8000760:	4770      	bx	lr
 8000762:	f04f 0000 	mov.w	r0, #0
 8000766:	4770      	bx	lr
 8000768:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800076c:	d101      	bne.n	8000772 <__aeabi_f2uiz+0x32>
 800076e:	0242      	lsls	r2, r0, #9
 8000770:	d102      	bne.n	8000778 <__aeabi_f2uiz+0x38>
 8000772:	f04f 30ff 	mov.w	r0, #4294967295
 8000776:	4770      	bx	lr
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop

08000780 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000780:	b590      	push	{r4, r7, lr}
 8000782:	b08d      	sub	sp, #52	@ 0x34
 8000784:	af02      	add	r7, sp, #8
 8000786:	60b9      	str	r1, [r7, #8]
 8000788:	4611      	mov	r1, r2
 800078a:	461a      	mov	r2, r3
 800078c:	4603      	mov	r3, r0
 800078e:	73fb      	strb	r3, [r7, #15]
 8000790:	460b      	mov	r3, r1
 8000792:	81bb      	strh	r3, [r7, #12]
 8000794:	4613      	mov	r3, r2
 8000796:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	2b1e      	cmp	r3, #30
 800079c:	d964      	bls.n	8000868 <ILI9341_DrawChar+0xe8>
 800079e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	db60      	blt.n	8000868 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	3301      	adds	r3, #1
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	3302      	adds	r3, #2
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	3303      	adds	r3, #3
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	3b20      	subs	r3, #32
 80007c8:	7ffa      	ldrb	r2, [r7, #31]
 80007ca:	fb02 f303 	mul.w	r3, r2, r3
 80007ce:	3304      	adds	r3, #4
 80007d0:	68ba      	ldr	r2, [r7, #8]
 80007d2:	4413      	add	r3, r2
 80007d4:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 80007d6:	7fbb      	ldrb	r3, [r7, #30]
 80007d8:	b29a      	uxth	r2, r3
 80007da:	7f7b      	ldrb	r3, [r7, #29]
 80007dc:	b29c      	uxth	r4, r3
 80007de:	88f9      	ldrh	r1, [r7, #6]
 80007e0:	89b8      	ldrh	r0, [r7, #12]
 80007e2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	4623      	mov	r3, r4
 80007e8:	f000 fcfe 	bl	80011e8 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 80007ec:	2300      	movs	r3, #0
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80007f0:	e035      	b.n	800085e <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 80007f2:	2300      	movs	r3, #0
 80007f4:	623b      	str	r3, [r7, #32]
 80007f6:	e02b      	b.n	8000850 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 80007f8:	7f3b      	ldrb	r3, [r7, #28]
 80007fa:	6a3a      	ldr	r2, [r7, #32]
 80007fc:	fb03 f202 	mul.w	r2, r3, r2
 8000800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000802:	10db      	asrs	r3, r3, #3
 8000804:	f003 031f 	and.w	r3, r3, #31
 8000808:	4413      	add	r3, r2
 800080a:	3301      	adds	r3, #1
 800080c:	69ba      	ldr	r2, [r7, #24]
 800080e:	4413      	add	r3, r2
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	2201      	movs	r2, #1
 800081c:	fa02 f303 	lsl.w	r3, r2, r3
 8000820:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8000822:	7dfa      	ldrb	r2, [r7, #23]
 8000824:	7dbb      	ldrb	r3, [r7, #22]
 8000826:	4013      	ands	r3, r2
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2b00      	cmp	r3, #0
 800082c:	d00d      	beq.n	800084a <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 800082e:	6a3b      	ldr	r3, [r7, #32]
 8000830:	b29a      	uxth	r2, r3
 8000832:	89bb      	ldrh	r3, [r7, #12]
 8000834:	4413      	add	r3, r2
 8000836:	b298      	uxth	r0, r3
 8000838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083a:	b29a      	uxth	r2, r3
 800083c:	88fb      	ldrh	r3, [r7, #6]
 800083e:	4413      	add	r3, r2
 8000840:	b29b      	uxth	r3, r3
 8000842:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000844:	4619      	mov	r1, r3
 8000846:	f000 fc69 	bl	800111c <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 800084a:	6a3b      	ldr	r3, [r7, #32]
 800084c:	3301      	adds	r3, #1
 800084e:	623b      	str	r3, [r7, #32]
 8000850:	7fbb      	ldrb	r3, [r7, #30]
 8000852:	6a3a      	ldr	r2, [r7, #32]
 8000854:	429a      	cmp	r2, r3
 8000856:	dbcf      	blt.n	80007f8 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 8000858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800085a:	3301      	adds	r3, #1
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
 800085e:	7f7b      	ldrb	r3, [r7, #29]
 8000860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000862:	429a      	cmp	r2, r3
 8000864:	dbc5      	blt.n	80007f2 <ILI9341_DrawChar+0x72>
 8000866:	e000      	b.n	800086a <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 8000868:	bf00      	nop
			}
		}
	}
}
 800086a:	372c      	adds	r7, #44	@ 0x2c
 800086c:	46bd      	mov	sp, r7
 800086e:	bd90      	pop	{r4, r7, pc}

08000870 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	@ 0x28
 8000874:	af02      	add	r7, sp, #8
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	4611      	mov	r1, r2
 800087c:	461a      	mov	r2, r3
 800087e:	460b      	mov	r3, r1
 8000880:	80fb      	strh	r3, [r7, #6]
 8000882:	4613      	mov	r3, r2
 8000884:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	3301      	adds	r3, #1
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8000894:	e02d      	b.n	80008f2 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	7818      	ldrb	r0, [r3, #0]
 800089a:	88b9      	ldrh	r1, [r7, #4]
 800089c:	88fa      	ldrh	r2, [r7, #6]
 800089e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80008a0:	9301      	str	r3, [sp, #4]
 80008a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80008a4:	9300      	str	r3, [sp, #0]
 80008a6:	460b      	mov	r3, r1
 80008a8:	68b9      	ldr	r1, [r7, #8]
 80008aa:	f7ff ff69 	bl	8000780 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	3b20      	subs	r3, #32
 80008b4:	7ffa      	ldrb	r2, [r7, #31]
 80008b6:	fb02 f303 	mul.w	r3, r2, r3
 80008ba:	3304      	adds	r3, #4
 80008bc:	68ba      	ldr	r2, [r7, #8]
 80008be:	4413      	add	r3, r2
 80008c0:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 80008c8:	7dfb      	ldrb	r3, [r7, #23]
 80008ca:	1c9a      	adds	r2, r3, #2
 80008cc:	7fbb      	ldrb	r3, [r7, #30]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	da07      	bge.n	80008e2 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 80008d2:	7dfb      	ldrb	r3, [r7, #23]
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	88fb      	ldrh	r3, [r7, #6]
 80008d8:	4413      	add	r3, r2
 80008da:	b29b      	uxth	r3, r3
 80008dc:	3302      	adds	r3, #2
 80008de:	80fb      	strh	r3, [r7, #6]
 80008e0:	e004      	b.n	80008ec <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 80008e2:	7fbb      	ldrb	r3, [r7, #30]
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	88fb      	ldrh	r3, [r7, #6]
 80008e8:	4413      	add	r3, r2
 80008ea:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	3301      	adds	r3, #1
 80008f0:	60fb      	str	r3, [r7, #12]
	while (*str)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1cd      	bne.n	8000896 <ILI9341_DrawText+0x26>
	}
}
 80008fa:	bf00      	nop
 80008fc:	bf00      	nop
 80008fe:	3720      	adds	r7, #32
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <ILI9341_Recta>:
}



void ILI9341_Recta( int x1, int y1 , uint16_t color)
{  int x0 = ORIGIN_X;
 8000904:	b580      	push	{r7, lr}
 8000906:	b08c      	sub	sp, #48	@ 0x30
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	4613      	mov	r3, r2
 8000910:	80fb      	strh	r3, [r7, #6]
 8000912:	23a0      	movs	r3, #160	@ 0xa0
 8000914:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int y0 = ORIGIN_Y;
 8000916:	23f0      	movs	r3, #240	@ 0xf0
 8000918:	62bb      	str	r3, [r7, #40]	@ 0x28
    int dx = abs(x1 - x0);
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	2b00      	cmp	r3, #0
 8000922:	bfb8      	it	lt
 8000924:	425b      	neglt	r3, r3
 8000926:	623b      	str	r3, [r7, #32]
    int dy = abs(y1 - y0);
 8000928:	68ba      	ldr	r2, [r7, #8]
 800092a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	2b00      	cmp	r3, #0
 8000930:	bfb8      	it	lt
 8000932:	425b      	neglt	r3, r3
 8000934:	61fb      	str	r3, [r7, #28]
    int sx = (x0 < x1) ? 1 : -1;
 8000936:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	429a      	cmp	r2, r3
 800093c:	da01      	bge.n	8000942 <ILI9341_Recta+0x3e>
 800093e:	2301      	movs	r3, #1
 8000940:	e001      	b.n	8000946 <ILI9341_Recta+0x42>
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	61bb      	str	r3, [r7, #24]
    int sy = (y0 < y1) ? 1 : -1;
 8000948:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	429a      	cmp	r2, r3
 800094e:	da01      	bge.n	8000954 <ILI9341_Recta+0x50>
 8000950:	2301      	movs	r3, #1
 8000952:	e001      	b.n	8000958 <ILI9341_Recta+0x54>
 8000954:	f04f 33ff 	mov.w	r3, #4294967295
 8000958:	617b      	str	r3, [r7, #20]
    int err = dx - dy;
 800095a:	6a3a      	ldr	r2, [r7, #32]
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24

    while (1)
    {   ILI9341_DrawPixel(x0,y0,color);
 8000962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000964:	b29b      	uxth	r3, r3
 8000966:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000968:	b291      	uxth	r1, r2
 800096a:	88fa      	ldrh	r2, [r7, #6]
 800096c:	4618      	mov	r0, r3
 800096e:	f000 fbd5 	bl	800111c <ILI9341_DrawPixel>
        if (x0 == x1 && y0 == y1) break;
 8000972:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	429a      	cmp	r2, r3
 8000978:	d103      	bne.n	8000982 <ILI9341_Recta+0x7e>
 800097a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	429a      	cmp	r2, r3
 8000980:	d01c      	beq.n	80009bc <ILI9341_Recta+0xb8>
        int e2 = 2 * err;
 8000982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000984:	005b      	lsls	r3, r3, #1
 8000986:	613b      	str	r3, [r7, #16]
        if (e2 > -dy) { err -= dy; x0 += sx; }
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	425b      	negs	r3, r3
 800098c:	693a      	ldr	r2, [r7, #16]
 800098e:	429a      	cmp	r2, r3
 8000990:	dd07      	ble.n	80009a2 <ILI9341_Recta+0x9e>
 8000992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000994:	69fb      	ldr	r3, [r7, #28]
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	627b      	str	r3, [r7, #36]	@ 0x24
 800099a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	4413      	add	r3, r2
 80009a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (e2 < dx)  { err += dx; y0 += sy; }
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	6a3b      	ldr	r3, [r7, #32]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	dadb      	bge.n	8000962 <ILI9341_Recta+0x5e>
 80009aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009ac:	6a3b      	ldr	r3, [r7, #32]
 80009ae:	4413      	add	r3, r2
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80009b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	4413      	add	r3, r2
 80009b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    {   ILI9341_DrawPixel(x0,y0,color);
 80009ba:	e7d2      	b.n	8000962 <ILI9341_Recta+0x5e>
        if (x0 == x1 && y0 == y1) break;
 80009bc:	bf00      	nop
    }
}
 80009be:	bf00      	nop
 80009c0:	3730      	adds	r7, #48	@ 0x30
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <ILI9341_DibujarBarridoAngulo>:
    int radius,              // Longitud de las rectas
    float startAngleDeg,     // Ángulo inicial (°)
    float endAngleDeg,       // Ángulo final (°)
    int steps,               // Cantidad de rectas
    uint16_t color)
{
 80009c8:	b590      	push	{r4, r7, lr}
 80009ca:	b08f      	sub	sp, #60	@ 0x3c
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
 80009d4:	603b      	str	r3, [r7, #0]

	int x0 = ORIGIN_X;
 80009d6:	23a0      	movs	r3, #160	@ 0xa0
 80009d8:	633b      	str	r3, [r7, #48]	@ 0x30
	    int y0 = ORIGIN_Y;
 80009da:	23f0      	movs	r3, #240	@ 0xf0
 80009dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    float sweepDeg = endAngleDeg - startAngleDeg;
 80009de:	68b9      	ldr	r1, [r7, #8]
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff fbb7 	bl	8000154 <__aeabi_fsub>
 80009e6:	4603      	mov	r3, r0
 80009e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    float angleStepDeg = sweepDeg / steps;
 80009ea:	6838      	ldr	r0, [r7, #0]
 80009ec:	f7ff fc68 	bl	80002c0 <__aeabi_i2f>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4619      	mov	r1, r3
 80009f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80009f6:	f7ff fd6b 	bl	80004d0 <__aeabi_fdiv>
 80009fa:	4603      	mov	r3, r0
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24

    for (int i = 0; i <= steps; i++)
 80009fe:	2300      	movs	r3, #0
 8000a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a02:	e04b      	b.n	8000a9c <ILI9341_DibujarBarridoAngulo+0xd4>
    {
        float angleDeg = startAngleDeg + i * angleStepDeg;
 8000a04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a06:	f7ff fc5b 	bl	80002c0 <__aeabi_i2f>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fcaa 	bl	8000368 <__aeabi_fmul>
 8000a14:	4603      	mov	r3, r0
 8000a16:	4619      	mov	r1, r3
 8000a18:	68b8      	ldr	r0, [r7, #8]
 8000a1a:	f7ff fb9d 	bl	8000158 <__addsf3>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	623b      	str	r3, [r7, #32]
        float angleRad = angleDeg * 3.14159265f / 180.0f;
 8000a22:	4923      	ldr	r1, [pc, #140]	@ (8000ab0 <ILI9341_DibujarBarridoAngulo+0xe8>)
 8000a24:	6a38      	ldr	r0, [r7, #32]
 8000a26:	f7ff fc9f 	bl	8000368 <__aeabi_fmul>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	4921      	ldr	r1, [pc, #132]	@ (8000ab4 <ILI9341_DibujarBarridoAngulo+0xec>)
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff fd4e 	bl	80004d0 <__aeabi_fdiv>
 8000a34:	4603      	mov	r3, r0
 8000a36:	61fb      	str	r3, [r7, #28]

        int x1 = x0 + (int)(radius * cosf(angleRad));
 8000a38:	68f8      	ldr	r0, [r7, #12]
 8000a3a:	f7ff fc41 	bl	80002c0 <__aeabi_i2f>
 8000a3e:	4604      	mov	r4, r0
 8000a40:	69f8      	ldr	r0, [r7, #28]
 8000a42:	f006 fd1d 	bl	8007480 <cosf>
 8000a46:	4603      	mov	r3, r0
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4620      	mov	r0, r4
 8000a4c:	f7ff fc8c 	bl	8000368 <__aeabi_fmul>
 8000a50:	4603      	mov	r3, r0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff fe4e 	bl	80006f4 <__aeabi_f2iz>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a5c:	4413      	add	r3, r2
 8000a5e:	61bb      	str	r3, [r7, #24]
        int y1 = y0 - (int)(radius * sinf(angleRad));
 8000a60:	68f8      	ldr	r0, [r7, #12]
 8000a62:	f7ff fc2d 	bl	80002c0 <__aeabi_i2f>
 8000a66:	4604      	mov	r4, r0
 8000a68:	69f8      	ldr	r0, [r7, #28]
 8000a6a:	f006 fd41 	bl	80074f0 <sinf>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4619      	mov	r1, r3
 8000a72:	4620      	mov	r0, r4
 8000a74:	f7ff fc78 	bl	8000368 <__aeabi_fmul>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fe3a 	bl	80006f4 <__aeabi_f2iz>
 8000a80:	4602      	mov	r2, r0
 8000a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a84:	1a9b      	subs	r3, r3, r2
 8000a86:	617b      	str	r3, [r7, #20]

        ILI9341_Recta( x1, y1, color);
 8000a88:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	6979      	ldr	r1, [r7, #20]
 8000a90:	69b8      	ldr	r0, [r7, #24]
 8000a92:	f7ff ff37 	bl	8000904 <ILI9341_Recta>
    for (int i = 0; i <= steps; i++)
 8000a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a98:	3301      	adds	r3, #1
 8000a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	ddaf      	ble.n	8000a04 <ILI9341_DibujarBarridoAngulo+0x3c>
    }
}
 8000aa4:	bf00      	nop
 8000aa6:	bf00      	nop
 8000aa8:	373c      	adds	r7, #60	@ 0x3c
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd90      	pop	{r4, r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40490fdb 	.word	0x40490fdb
 8000ab4:	43340000 	.word	0x43340000

08000ab8 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4a06      	ldr	r2, [pc, #24]	@ (8000adc <HAL_SPI_TxCpltCallback+0x24>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d104      	bne.n	8000ad2 <HAL_SPI_TxCpltCallback+0x1a>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2101      	movs	r1, #1
 8000acc:	4804      	ldr	r0, [pc, #16]	@ (8000ae0 <HAL_SPI_TxCpltCallback+0x28>)
 8000ace:	f003 fbf0 	bl	80042b2 <HAL_GPIO_WritePin>
  }
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000154 	.word	0x20000154
 8000ae0:	40010c00 	.word	0x40010c00

08000ae4 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000aee:	bf00      	nop
 8000af0:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <ILI9341_SPI_Tx+0x30>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	f003 0302 	and.w	r3, r3, #2
 8000afa:	2b02      	cmp	r3, #2
 8000afc:	d1f8      	bne.n	8000af0 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	2201      	movs	r2, #1
 8000b02:	4619      	mov	r1, r3
 8000b04:	4803      	ldr	r0, [pc, #12]	@ (8000b14 <ILI9341_SPI_Tx+0x30>)
 8000b06:	f004 fa79 	bl	8004ffc <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 8000b0a:	bf00      	nop
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000154 	.word	0x20000154

08000b18 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	460b      	mov	r3, r1
 8000b22:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000b24:	bf00      	nop
 8000b26:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <ILI9341_SPI_TxBuffer+0x30>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	f003 0302 	and.w	r3, r3, #2
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d1f8      	bne.n	8000b26 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8000b34:	887b      	ldrh	r3, [r7, #2]
 8000b36:	461a      	mov	r2, r3
 8000b38:	6879      	ldr	r1, [r7, #4]
 8000b3a:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <ILI9341_SPI_TxBuffer+0x30>)
 8000b3c:	f004 fa5e 	bl	8004ffc <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	20000154 	.word	0x20000154

08000b4c <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8000b56:	2200      	movs	r2, #0
 8000b58:	2140      	movs	r1, #64	@ 0x40
 8000b5a:	4808      	ldr	r0, [pc, #32]	@ (8000b7c <ILI9341_WriteCommand+0x30>)
 8000b5c:	f003 fba9 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000b60:	2200      	movs	r2, #0
 8000b62:	2101      	movs	r1, #1
 8000b64:	4806      	ldr	r0, [pc, #24]	@ (8000b80 <ILI9341_WriteCommand+0x34>)
 8000b66:	f003 fba4 	bl	80042b2 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff ffb9 	bl	8000ae4 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40010800 	.word	0x40010800
 8000b80:	40010c00 	.word	0x40010c00

08000b84 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2140      	movs	r1, #64	@ 0x40
 8000b92:	4808      	ldr	r0, [pc, #32]	@ (8000bb4 <ILI9341_WriteData+0x30>)
 8000b94:	f003 fb8d 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	4806      	ldr	r0, [pc, #24]	@ (8000bb8 <ILI9341_WriteData+0x34>)
 8000b9e:	f003 fb88 	bl	80042b2 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff ff9d 	bl	8000ae4 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40010800 	.word	0x40010800
 8000bb8:	40010c00 	.word	0x40010c00

08000bbc <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2140      	movs	r1, #64	@ 0x40
 8000bcc:	4808      	ldr	r0, [pc, #32]	@ (8000bf0 <ILI9341_WriteBuffer+0x34>)
 8000bce:	f003 fb70 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	4807      	ldr	r0, [pc, #28]	@ (8000bf4 <ILI9341_WriteBuffer+0x38>)
 8000bd8:	f003 fb6b 	bl	80042b2 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000bdc:	887b      	ldrh	r3, [r7, #2]
 8000bde:	4619      	mov	r1, r3
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f7ff ff99 	bl	8000b18 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40010800 	.word	0x40010800
 8000bf4:	40010c00 	.word	0x40010c00

08000bf8 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4608      	mov	r0, r1
 8000c02:	4611      	mov	r1, r2
 8000c04:	461a      	mov	r2, r3
 8000c06:	4623      	mov	r3, r4
 8000c08:	80fb      	strh	r3, [r7, #6]
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	80bb      	strh	r3, [r7, #4]
 8000c0e:	460b      	mov	r3, r1
 8000c10:	807b      	strh	r3, [r7, #2]
 8000c12:	4613      	mov	r3, r2
 8000c14:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8000c16:	88fb      	ldrh	r3, [r7, #6]
 8000c18:	0a1b      	lsrs	r3, r3, #8
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8000c20:	88fb      	ldrh	r3, [r7, #6]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8000c26:	887b      	ldrh	r3, [r7, #2]
 8000c28:	0a1b      	lsrs	r3, r3, #8
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8000c30:	887b      	ldrh	r3, [r7, #2]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 8000c36:	202a      	movs	r0, #42	@ 0x2a
 8000c38:	f7ff ff88 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000c3c:	f107 030c 	add.w	r3, r7, #12
 8000c40:	2104      	movs	r1, #4
 8000c42:	4618      	mov	r0, r3
 8000c44:	f7ff ffba 	bl	8000bbc <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8000c48:	88bb      	ldrh	r3, [r7, #4]
 8000c4a:	0a1b      	lsrs	r3, r3, #8
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8000c52:	88bb      	ldrh	r3, [r7, #4]
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8000c58:	883b      	ldrh	r3, [r7, #0]
 8000c5a:	0a1b      	lsrs	r3, r3, #8
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8000c62:	883b      	ldrh	r3, [r7, #0]
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8000c68:	202b      	movs	r0, #43	@ 0x2b
 8000c6a:	f7ff ff6f 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2104      	movs	r1, #4
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff ffa1 	bl	8000bbc <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8000c7a:	202c      	movs	r0, #44	@ 0x2c
 8000c7c:	f7ff ff66 	bl	8000b4c <ILI9341_WriteCommand>
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd90      	pop	{r4, r7, pc}

08000c88 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2110      	movs	r1, #16
 8000c90:	480c      	ldr	r0, [pc, #48]	@ (8000cc4 <ILI9341_Reset+0x3c>)
 8000c92:	f003 fb0e 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000c96:	200a      	movs	r0, #10
 8000c98:	f002 f890 	bl	8002dbc <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	4809      	ldr	r0, [pc, #36]	@ (8000cc8 <ILI9341_Reset+0x40>)
 8000ca2:	f003 fb06 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000ca6:	200a      	movs	r0, #10
 8000ca8:	f002 f888 	bl	8002dbc <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000cac:	2201      	movs	r2, #1
 8000cae:	2110      	movs	r1, #16
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <ILI9341_Reset+0x3c>)
 8000cb2:	f003 fafe 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2101      	movs	r1, #1
 8000cba:	4803      	ldr	r0, [pc, #12]	@ (8000cc8 <ILI9341_Reset+0x40>)
 8000cbc:	f003 faf9 	bl	80042b2 <HAL_GPIO_WritePin>
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40010800 	.word	0x40010800
 8000cc8:	40010c00 	.word	0x40010c00

08000ccc <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2110      	movs	r1, #16
 8000cd4:	4802      	ldr	r0, [pc, #8]	@ (8000ce0 <ILI9341_Enable+0x14>)
 8000cd6:	f003 faec 	bl	80042b2 <HAL_GPIO_WritePin>
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40010800 	.word	0x40010800

08000ce4 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000ce8:	f7ff fff0 	bl	8000ccc <ILI9341_Enable>
	ILI9341_Reset();
 8000cec:	f7ff ffcc 	bl	8000c88 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	f7ff ff2b 	bl	8000b4c <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000cf6:	200a      	movs	r0, #10
 8000cf8:	f002 f860 	bl	8002dbc <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8000cfc:	20cb      	movs	r0, #203	@ 0xcb
 8000cfe:	f7ff ff25 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8000d02:	2039      	movs	r0, #57	@ 0x39
 8000d04:	f7ff ff3e 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 8000d08:	202c      	movs	r0, #44	@ 0x2c
 8000d0a:	f7ff ff3b 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f7ff ff38 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8000d14:	2034      	movs	r0, #52	@ 0x34
 8000d16:	f7ff ff35 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8000d1a:	2002      	movs	r0, #2
 8000d1c:	f7ff ff32 	bl	8000b84 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8000d20:	20cf      	movs	r0, #207	@ 0xcf
 8000d22:	f7ff ff13 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d26:	2000      	movs	r0, #0
 8000d28:	f7ff ff2c 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000d2c:	20c1      	movs	r0, #193	@ 0xc1
 8000d2e:	f7ff ff29 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8000d32:	2030      	movs	r0, #48	@ 0x30
 8000d34:	f7ff ff26 	bl	8000b84 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 8000d38:	20e8      	movs	r0, #232	@ 0xe8
 8000d3a:	f7ff ff07 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8000d3e:	2085      	movs	r0, #133	@ 0x85
 8000d40:	f7ff ff20 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000d44:	2000      	movs	r0, #0
 8000d46:	f7ff ff1d 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8000d4a:	2078      	movs	r0, #120	@ 0x78
 8000d4c:	f7ff ff1a 	bl	8000b84 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8000d50:	20ea      	movs	r0, #234	@ 0xea
 8000d52:	f7ff fefb 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f7ff ff14 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f7ff ff11 	bl	8000b84 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000d62:	20ed      	movs	r0, #237	@ 0xed
 8000d64:	f7ff fef2 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000d68:	2064      	movs	r0, #100	@ 0x64
 8000d6a:	f7ff ff0b 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000d6e:	2003      	movs	r0, #3
 8000d70:	f7ff ff08 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000d74:	2012      	movs	r0, #18
 8000d76:	f7ff ff05 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000d7a:	2081      	movs	r0, #129	@ 0x81
 8000d7c:	f7ff ff02 	bl	8000b84 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8000d80:	20f7      	movs	r0, #247	@ 0xf7
 8000d82:	f7ff fee3 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000d86:	2020      	movs	r0, #32
 8000d88:	f7ff fefc 	bl	8000b84 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8000d8c:	20c0      	movs	r0, #192	@ 0xc0
 8000d8e:	f7ff fedd 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000d92:	2023      	movs	r0, #35	@ 0x23
 8000d94:	f7ff fef6 	bl	8000b84 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000d98:	20c1      	movs	r0, #193	@ 0xc1
 8000d9a:	f7ff fed7 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8000d9e:	2010      	movs	r0, #16
 8000da0:	f7ff fef0 	bl	8000b84 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000da4:	20c5      	movs	r0, #197	@ 0xc5
 8000da6:	f7ff fed1 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000daa:	203e      	movs	r0, #62	@ 0x3e
 8000dac:	f7ff feea 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8000db0:	2028      	movs	r0, #40	@ 0x28
 8000db2:	f7ff fee7 	bl	8000b84 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000db6:	20c7      	movs	r0, #199	@ 0xc7
 8000db8:	f7ff fec8 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8000dbc:	2086      	movs	r0, #134	@ 0x86
 8000dbe:	f7ff fee1 	bl	8000b84 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000dc2:	2036      	movs	r0, #54	@ 0x36
 8000dc4:	f7ff fec2 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000dc8:	2048      	movs	r0, #72	@ 0x48
 8000dca:	f7ff fedb 	bl	8000b84 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8000dce:	203a      	movs	r0, #58	@ 0x3a
 8000dd0:	f7ff febc 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000dd4:	2055      	movs	r0, #85	@ 0x55
 8000dd6:	f7ff fed5 	bl	8000b84 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000dda:	20b1      	movs	r0, #177	@ 0xb1
 8000ddc:	f7ff feb6 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000de0:	2000      	movs	r0, #0
 8000de2:	f7ff fecf 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000de6:	2018      	movs	r0, #24
 8000de8:	f7ff fecc 	bl	8000b84 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8000dec:	20b6      	movs	r0, #182	@ 0xb6
 8000dee:	f7ff fead 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000df2:	2008      	movs	r0, #8
 8000df4:	f7ff fec6 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000df8:	2082      	movs	r0, #130	@ 0x82
 8000dfa:	f7ff fec3 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8000dfe:	2027      	movs	r0, #39	@ 0x27
 8000e00:	f7ff fec0 	bl	8000b84 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 8000e04:	20f2      	movs	r0, #242	@ 0xf2
 8000e06:	f7ff fea1 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	f7ff feba 	bl	8000b84 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8000e10:	2026      	movs	r0, #38	@ 0x26
 8000e12:	f7ff fe9b 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f7ff feb4 	bl	8000b84 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8000e1c:	20e0      	movs	r0, #224	@ 0xe0
 8000e1e:	f7ff fe95 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8000e22:	200f      	movs	r0, #15
 8000e24:	f7ff feae 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000e28:	2031      	movs	r0, #49	@ 0x31
 8000e2a:	f7ff feab 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8000e2e:	202b      	movs	r0, #43	@ 0x2b
 8000e30:	f7ff fea8 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000e34:	200c      	movs	r0, #12
 8000e36:	f7ff fea5 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000e3a:	200e      	movs	r0, #14
 8000e3c:	f7ff fea2 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000e40:	2008      	movs	r0, #8
 8000e42:	f7ff fe9f 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 8000e46:	204e      	movs	r0, #78	@ 0x4e
 8000e48:	f7ff fe9c 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8000e4c:	20f1      	movs	r0, #241	@ 0xf1
 8000e4e:	f7ff fe99 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8000e52:	2037      	movs	r0, #55	@ 0x37
 8000e54:	f7ff fe96 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000e58:	2007      	movs	r0, #7
 8000e5a:	f7ff fe93 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8000e5e:	2010      	movs	r0, #16
 8000e60:	f7ff fe90 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000e64:	2003      	movs	r0, #3
 8000e66:	f7ff fe8d 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000e6a:	200e      	movs	r0, #14
 8000e6c:	f7ff fe8a 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8000e70:	2009      	movs	r0, #9
 8000e72:	f7ff fe87 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000e76:	2000      	movs	r0, #0
 8000e78:	f7ff fe84 	bl	8000b84 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8000e7c:	20e1      	movs	r0, #225	@ 0xe1
 8000e7e:	f7ff fe65 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000e82:	2000      	movs	r0, #0
 8000e84:	f7ff fe7e 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000e88:	200e      	movs	r0, #14
 8000e8a:	f7ff fe7b 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8000e8e:	2014      	movs	r0, #20
 8000e90:	f7ff fe78 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000e94:	2003      	movs	r0, #3
 8000e96:	f7ff fe75 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000e9a:	2011      	movs	r0, #17
 8000e9c:	f7ff fe72 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8000ea0:	2007      	movs	r0, #7
 8000ea2:	f7ff fe6f 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000ea6:	2031      	movs	r0, #49	@ 0x31
 8000ea8:	f7ff fe6c 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8000eac:	20c1      	movs	r0, #193	@ 0xc1
 8000eae:	f7ff fe69 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000eb2:	2048      	movs	r0, #72	@ 0x48
 8000eb4:	f7ff fe66 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000eb8:	2008      	movs	r0, #8
 8000eba:	f7ff fe63 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000ebe:	200f      	movs	r0, #15
 8000ec0:	f7ff fe60 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000ec4:	200c      	movs	r0, #12
 8000ec6:	f7ff fe5d 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000eca:	2031      	movs	r0, #49	@ 0x31
 8000ecc:	f7ff fe5a 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8000ed0:	2036      	movs	r0, #54	@ 0x36
 8000ed2:	f7ff fe57 	bl	8000b84 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000ed6:	200f      	movs	r0, #15
 8000ed8:	f7ff fe54 	bl	8000b84 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8000edc:	2011      	movs	r0, #17
 8000ede:	f7ff fe35 	bl	8000b4c <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000ee2:	2064      	movs	r0, #100	@ 0x64
 8000ee4:	f001 ff6a 	bl	8002dbc <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000ee8:	2029      	movs	r0, #41	@ 0x29
 8000eea:	f7ff fe2f 	bl	8000b4c <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f802 	bl	8000ef8 <ILI9341_SetRotation>
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 8000f02:	2036      	movs	r0, #54	@ 0x36
 8000f04:	f7ff fe22 	bl	8000b4c <ILI9341_WriteCommand>
	HAL_Delay(1);
 8000f08:	2001      	movs	r0, #1
 8000f0a:	f001 ff57 	bl	8002dbc <HAL_Delay>

	switch(rotation)
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b03      	cmp	r3, #3
 8000f12:	d837      	bhi.n	8000f84 <ILI9341_SetRotation+0x8c>
 8000f14:	a201      	add	r2, pc, #4	@ (adr r2, 8000f1c <ILI9341_SetRotation+0x24>)
 8000f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1a:	bf00      	nop
 8000f1c:	08000f2d 	.word	0x08000f2d
 8000f20:	08000f43 	.word	0x08000f43
 8000f24:	08000f59 	.word	0x08000f59
 8000f28:	08000f6f 	.word	0x08000f6f
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8000f2c:	2048      	movs	r0, #72	@ 0x48
 8000f2e:	f7ff fe29 	bl	8000b84 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8000f32:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <ILI9341_SetRotation+0x98>)
 8000f34:	22f0      	movs	r2, #240	@ 0xf0
 8000f36:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000f38:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <ILI9341_SetRotation+0x9c>)
 8000f3a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f3e:	801a      	strh	r2, [r3, #0]
		break;
 8000f40:	e021      	b.n	8000f86 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8000f42:	2028      	movs	r0, #40	@ 0x28
 8000f44:	f7ff fe1e 	bl	8000b84 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <ILI9341_SetRotation+0x98>)
 8000f4a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f4e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000f50:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <ILI9341_SetRotation+0x9c>)
 8000f52:	22f0      	movs	r2, #240	@ 0xf0
 8000f54:	801a      	strh	r2, [r3, #0]
		break;
 8000f56:	e016      	b.n	8000f86 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 8000f58:	2088      	movs	r0, #136	@ 0x88
 8000f5a:	f7ff fe13 	bl	8000b84 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <ILI9341_SetRotation+0x98>)
 8000f60:	22f0      	movs	r2, #240	@ 0xf0
 8000f62:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000f64:	4b0b      	ldr	r3, [pc, #44]	@ (8000f94 <ILI9341_SetRotation+0x9c>)
 8000f66:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f6a:	801a      	strh	r2, [r3, #0]
		break;
 8000f6c:	e00b      	b.n	8000f86 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8000f6e:	20e8      	movs	r0, #232	@ 0xe8
 8000f70:	f7ff fe08 	bl	8000b84 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <ILI9341_SetRotation+0x98>)
 8000f76:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f7a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <ILI9341_SetRotation+0x9c>)
 8000f7e:	22f0      	movs	r2, #240	@ 0xf0
 8000f80:	801a      	strh	r2, [r3, #0]
		break;
 8000f82:	e000      	b.n	8000f86 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000f84:	bf00      	nop
	}
}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000002 	.word	0x20000002
 8000f94:	20000000 	.word	0x20000000

08000f98 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000f98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f9c:	b08d      	sub	sp, #52	@ 0x34
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	6039      	str	r1, [r7, #0]
 8000fa4:	80fb      	strh	r3, [r7, #6]
 8000fa6:	466b      	mov	r3, sp
 8000fa8:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000fb6:	d202      	bcs.n	8000fbe <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fbc:	e002      	b.n	8000fc4 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8000fbe:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2140      	movs	r1, #64	@ 0x40
 8000fc8:	483e      	ldr	r0, [pc, #248]	@ (80010c4 <ILI9341_DrawColorBurst+0x12c>)
 8000fca:	f003 f972 	bl	80042b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	483d      	ldr	r0, [pc, #244]	@ (80010c8 <ILI9341_DrawColorBurst+0x130>)
 8000fd4:	f003 f96d 	bl	80042b2 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	0a1b      	lsrs	r3, r3, #8
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8000fe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	61fb      	str	r3, [r7, #28]
 8000fea:	2300      	movs	r3, #0
 8000fec:	4688      	mov	r8, r1
 8000fee:	4699      	mov	r9, r3
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ffc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001000:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001004:	2300      	movs	r3, #0
 8001006:	460c      	mov	r4, r1
 8001008:	461d      	mov	r5, r3
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	00eb      	lsls	r3, r5, #3
 8001014:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001018:	00e2      	lsls	r2, r4, #3
 800101a:	1dcb      	adds	r3, r1, #7
 800101c:	08db      	lsrs	r3, r3, #3
 800101e:	00db      	lsls	r3, r3, #3
 8001020:	ebad 0d03 	sub.w	sp, sp, r3
 8001024:	466b      	mov	r3, sp
 8001026:	3300      	adds	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 800102a:	2300      	movs	r3, #0
 800102c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800102e:	e00e      	b.n	800104e <ILI9341_DrawColorBurst+0xb6>
	{
		BurstBuffer[j] = chifted;
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001034:	4413      	add	r3, r2
 8001036:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800103a:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 800103c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800103e:	3301      	adds	r3, #1
 8001040:	88fa      	ldrh	r2, [r7, #6]
 8001042:	b2d1      	uxtb	r1, r2
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800104a:	3302      	adds	r3, #2
 800104c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800104e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001052:	429a      	cmp	r2, r3
 8001054:	d3ec      	bcc.n	8001030 <ILI9341_DrawColorBurst+0x98>
	}

	uint32_t SendingSize = size * 2;
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001060:	fbb2 f3f3 	udiv	r3, r2, r3
 8001064:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800106a:	fbb3 f2f2 	udiv	r2, r3, r2
 800106e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001070:	fb01 f202 	mul.w	r2, r1, r2
 8001074:	1a9b      	subs	r3, r3, r2
 8001076:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d010      	beq.n	80010a0 <ILI9341_DrawColorBurst+0x108>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 800107e:	2300      	movs	r3, #0
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
 8001082:	e009      	b.n	8001098 <ILI9341_DrawColorBurst+0x100>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8001084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001086:	b29a      	uxth	r2, r3
 8001088:	230a      	movs	r3, #10
 800108a:	69b9      	ldr	r1, [r7, #24]
 800108c:	480f      	ldr	r0, [pc, #60]	@ (80010cc <ILI9341_DrawColorBurst+0x134>)
 800108e:	f003 fe71 	bl	8004d74 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001094:	3301      	adds	r3, #1
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
 8001098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	429a      	cmp	r2, r3
 800109e:	d3f1      	bcc.n	8001084 <ILI9341_DrawColorBurst+0xec>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	230a      	movs	r3, #10
 80010a6:	69b9      	ldr	r1, [r7, #24]
 80010a8:	4808      	ldr	r0, [pc, #32]	@ (80010cc <ILI9341_DrawColorBurst+0x134>)
 80010aa:	f003 fe63 	bl	8004d74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	2101      	movs	r1, #1
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <ILI9341_DrawColorBurst+0x130>)
 80010b4:	f003 f8fd 	bl	80042b2 <HAL_GPIO_WritePin>
 80010b8:	46b5      	mov	sp, r6
}
 80010ba:	bf00      	nop
 80010bc:	3734      	adds	r7, #52	@ 0x34
 80010be:	46bd      	mov	sp, r7
 80010c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010c4:	40010800 	.word	0x40010800
 80010c8:	40010c00 	.word	0x40010c00
 80010cc:	20000154 	.word	0x20000154

080010d0 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80010da:	4b0e      	ldr	r3, [pc, #56]	@ (8001114 <ILI9341_FillScreen+0x44>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001118 <ILI9341_FillScreen+0x48>)
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	2100      	movs	r1, #0
 80010e8:	2000      	movs	r0, #0
 80010ea:	f7ff fd85 	bl	8000bf8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 80010ee:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <ILI9341_FillScreen+0x44>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <ILI9341_FillScreen+0x48>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	fb02 f303 	mul.w	r3, r2, r3
 8001100:	461a      	mov	r2, r3
 8001102:	88fb      	ldrh	r3, [r7, #6]
 8001104:	4611      	mov	r1, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff46 	bl	8000f98 <ILI9341_DrawColorBurst>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000002 	.word	0x20000002
 8001118:	20000000 	.word	0x20000000

0800111c <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	80fb      	strh	r3, [r7, #6]
 8001126:	460b      	mov	r3, r1
 8001128:	80bb      	strh	r3, [r7, #4]
 800112a:	4613      	mov	r3, r2
 800112c:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800112e:	4b2c      	ldr	r3, [pc, #176]	@ (80011e0 <ILI9341_DrawPixel+0xc4>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	b29b      	uxth	r3, r3
 8001134:	88fa      	ldrh	r2, [r7, #6]
 8001136:	429a      	cmp	r2, r3
 8001138:	d24d      	bcs.n	80011d6 <ILI9341_DrawPixel+0xba>
 800113a:	4b2a      	ldr	r3, [pc, #168]	@ (80011e4 <ILI9341_DrawPixel+0xc8>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	b29b      	uxth	r3, r3
 8001140:	88ba      	ldrh	r2, [r7, #4]
 8001142:	429a      	cmp	r2, r3
 8001144:	d247      	bcs.n	80011d6 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	0a1b      	lsrs	r3, r3, #8
 800114a:	b29b      	uxth	r3, r3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	753b      	strb	r3, [r7, #20]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	757b      	strb	r3, [r7, #21]
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	3301      	adds	r3, #1
 800115a:	121b      	asrs	r3, r3, #8
 800115c:	b2db      	uxtb	r3, r3
 800115e:	75bb      	strb	r3, [r7, #22]
 8001160:	88fb      	ldrh	r3, [r7, #6]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	3301      	adds	r3, #1
 8001166:	b2db      	uxtb	r3, r3
 8001168:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 800116a:	88bb      	ldrh	r3, [r7, #4]
 800116c:	0a1b      	lsrs	r3, r3, #8
 800116e:	b29b      	uxth	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	743b      	strb	r3, [r7, #16]
 8001174:	88bb      	ldrh	r3, [r7, #4]
 8001176:	b2db      	uxtb	r3, r3
 8001178:	747b      	strb	r3, [r7, #17]
 800117a:	88bb      	ldrh	r3, [r7, #4]
 800117c:	3301      	adds	r3, #1
 800117e:	121b      	asrs	r3, r3, #8
 8001180:	b2db      	uxtb	r3, r3
 8001182:	74bb      	strb	r3, [r7, #18]
 8001184:	88bb      	ldrh	r3, [r7, #4]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	3301      	adds	r3, #1
 800118a:	b2db      	uxtb	r3, r3
 800118c:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 800118e:	887b      	ldrh	r3, [r7, #2]
 8001190:	0a1b      	lsrs	r3, r3, #8
 8001192:	b29b      	uxth	r3, r3
 8001194:	b2db      	uxtb	r3, r3
 8001196:	733b      	strb	r3, [r7, #12]
 8001198:	887b      	ldrh	r3, [r7, #2]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 800119e:	202a      	movs	r0, #42	@ 0x2a
 80011a0:	f7ff fcd4 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	2104      	movs	r1, #4
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fd06 	bl	8000bbc <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 80011b0:	202b      	movs	r0, #43	@ 0x2b
 80011b2:	f7ff fccb 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	2104      	movs	r1, #4
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fcfd 	bl	8000bbc <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 80011c2:	202c      	movs	r0, #44	@ 0x2c
 80011c4:	f7ff fcc2 	bl	8000b4c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	2102      	movs	r1, #2
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fcf4 	bl	8000bbc <ILI9341_WriteBuffer>
 80011d4:	e000      	b.n	80011d8 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 80011d6:	bf00      	nop
}
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000002 	.word	0x20000002
 80011e4:	20000000 	.word	0x20000000

080011e8 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4604      	mov	r4, r0
 80011f0:	4608      	mov	r0, r1
 80011f2:	4611      	mov	r1, r2
 80011f4:	461a      	mov	r2, r3
 80011f6:	4623      	mov	r3, r4
 80011f8:	80fb      	strh	r3, [r7, #6]
 80011fa:	4603      	mov	r3, r0
 80011fc:	80bb      	strh	r3, [r7, #4]
 80011fe:	460b      	mov	r3, r1
 8001200:	807b      	strh	r3, [r7, #2]
 8001202:	4613      	mov	r3, r2
 8001204:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001206:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <ILI9341_DrawRectangle+0xb0>)
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	b29b      	uxth	r3, r3
 800120c:	88fa      	ldrh	r2, [r7, #6]
 800120e:	429a      	cmp	r2, r3
 8001210:	d23d      	bcs.n	800128e <ILI9341_DrawRectangle+0xa6>
 8001212:	4b22      	ldr	r3, [pc, #136]	@ (800129c <ILI9341_DrawRectangle+0xb4>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	88ba      	ldrh	r2, [r7, #4]
 800121a:	429a      	cmp	r2, r3
 800121c:	d237      	bcs.n	800128e <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 800121e:	88fa      	ldrh	r2, [r7, #6]
 8001220:	887b      	ldrh	r3, [r7, #2]
 8001222:	4413      	add	r3, r2
 8001224:	4a1c      	ldr	r2, [pc, #112]	@ (8001298 <ILI9341_DrawRectangle+0xb0>)
 8001226:	8812      	ldrh	r2, [r2, #0]
 8001228:	b292      	uxth	r2, r2
 800122a:	4293      	cmp	r3, r2
 800122c:	dd05      	ble.n	800123a <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 800122e:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <ILI9341_DrawRectangle+0xb0>)
 8001230:	881b      	ldrh	r3, [r3, #0]
 8001232:	b29a      	uxth	r2, r3
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 800123a:	88ba      	ldrh	r2, [r7, #4]
 800123c:	883b      	ldrh	r3, [r7, #0]
 800123e:	4413      	add	r3, r2
 8001240:	4a16      	ldr	r2, [pc, #88]	@ (800129c <ILI9341_DrawRectangle+0xb4>)
 8001242:	8812      	ldrh	r2, [r2, #0]
 8001244:	b292      	uxth	r2, r2
 8001246:	4293      	cmp	r3, r2
 8001248:	dd05      	ble.n	8001256 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 800124a:	4b14      	ldr	r3, [pc, #80]	@ (800129c <ILI9341_DrawRectangle+0xb4>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	b29a      	uxth	r2, r3
 8001250:	88bb      	ldrh	r3, [r7, #4]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001256:	88fa      	ldrh	r2, [r7, #6]
 8001258:	887b      	ldrh	r3, [r7, #2]
 800125a:	4413      	add	r3, r2
 800125c:	b29b      	uxth	r3, r3
 800125e:	3b01      	subs	r3, #1
 8001260:	b29c      	uxth	r4, r3
 8001262:	88ba      	ldrh	r2, [r7, #4]
 8001264:	883b      	ldrh	r3, [r7, #0]
 8001266:	4413      	add	r3, r2
 8001268:	b29b      	uxth	r3, r3
 800126a:	3b01      	subs	r3, #1
 800126c:	b29b      	uxth	r3, r3
 800126e:	88b9      	ldrh	r1, [r7, #4]
 8001270:	88f8      	ldrh	r0, [r7, #6]
 8001272:	4622      	mov	r2, r4
 8001274:	f7ff fcc0 	bl	8000bf8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001278:	883b      	ldrh	r3, [r7, #0]
 800127a:	887a      	ldrh	r2, [r7, #2]
 800127c:	fb02 f303 	mul.w	r3, r2, r3
 8001280:	461a      	mov	r2, r3
 8001282:	8b3b      	ldrh	r3, [r7, #24]
 8001284:	4611      	mov	r1, r2
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fe86 	bl	8000f98 <ILI9341_DrawColorBurst>
 800128c:	e000      	b.n	8001290 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 800128e:	bf00      	nop
}
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	bd90      	pop	{r4, r7, pc}
 8001296:	bf00      	nop
 8001298:	20000002 	.word	0x20000002
 800129c:	20000000 	.word	0x20000000

080012a0 <ultrasonic_init>:
#include "ULTRASONICO.h"
#include "main.h"
#include "gpio.h"

void ultrasonic_init(ULTRASONIC_HandleTypeDef *hus)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
    /* Iniciar timer base */
    HAL_TIM_Base_Start(hus->htim);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f004 f9ed 	bl	800568c <HAL_TIM_Base_Start>

    /* Trigger en bajo */
    HAL_GPIO_WritePin(hus->TRIG_Port,
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6818      	ldr	r0, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	889b      	ldrh	r3, [r3, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	4619      	mov	r1, r3
 80012be:	f002 fff8 	bl	80042b2 <HAL_GPIO_WritePin>
                      hus->TRIG_Pin,
                      GPIO_PIN_RESET);
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <ultrasonic_measure_distance>:

uint16_t ultrasonic_measure_distance(ULTRASONIC_HandleTypeDef *hus)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
    uint32_t Value1 = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
    uint32_t Value2 = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
    uint16_t Distance = DISTANCIA_MAX_CM;
 80012dc:	231e      	movs	r3, #30
 80012de:	82fb      	strh	r3, [r7, #22]

    /* Pulso de trigger (10 us) */
    HAL_GPIO_WritePin(hus->TRIG_Port, hus->TRIG_Pin, GPIO_PIN_SET);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	889b      	ldrh	r3, [r3, #4]
 80012e8:	2201      	movs	r2, #1
 80012ea:	4619      	mov	r1, r3
 80012ec:	f002 ffe1 	bl	80042b2 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COUNTER(hus->htim, 0);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2200      	movs	r2, #0
 80012f8:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(hus->htim) < 10);
 80012fa:	bf00      	nop
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001304:	2b09      	cmp	r3, #9
 8001306:	d9f9      	bls.n	80012fc <ultrasonic_measure_distance+0x30>
    HAL_GPIO_WritePin(hus->TRIG_Port, hus->TRIG_Pin, GPIO_PIN_RESET);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6818      	ldr	r0, [r3, #0]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	889b      	ldrh	r3, [r3, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	4619      	mov	r1, r3
 8001314:	f002 ffcd 	bl	80042b2 <HAL_GPIO_WritePin>

    /* Esperar flanco de subida del ECHO (timeout 1 ms) */
    __HAL_TIM_SET_COUNTER(hus->htim, 0);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	691b      	ldr	r3, [r3, #16]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	@ 0x24
    while (!HAL_GPIO_ReadPin(hus->ECHO_Port, hus->ECHO_Pin))
 8001322:	e008      	b.n	8001336 <ultrasonic_measure_distance+0x6a>
    {
        if (__HAL_TIM_GET_COUNTER(hus->htim) > 1000)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001330:	d901      	bls.n	8001336 <ultrasonic_measure_distance+0x6a>
            return DISTANCIA_MAX_CM;
 8001332:	231e      	movs	r3, #30
 8001334:	e048      	b.n	80013c8 <ultrasonic_measure_distance+0xfc>
    while (!HAL_GPIO_ReadPin(hus->ECHO_Port, hus->ECHO_Pin))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689a      	ldr	r2, [r3, #8]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	899b      	ldrh	r3, [r3, #12]
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f002 ff9f 	bl	8004284 <HAL_GPIO_ReadPin>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d0eb      	beq.n	8001324 <ultrasonic_measure_distance+0x58>
    }

    Value1 = __HAL_TIM_GET_COUNTER(hus->htim);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001354:	613b      	str	r3, [r7, #16]

    /* Esperar flanco de bajada del ECHO (timeout aprox 30 cm) */
    while (HAL_GPIO_ReadPin(hus->ECHO_Port, hus->ECHO_Pin))
 8001356:	e00a      	b.n	800136e <ultrasonic_measure_distance+0xa2>
    {
        if (__HAL_TIM_GET_COUNTER(hus->htim) > Value1 + 1800)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	691b      	ldr	r3, [r3, #16]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	f503 63e1 	add.w	r3, r3, #1800	@ 0x708
 8001366:	429a      	cmp	r2, r3
 8001368:	d901      	bls.n	800136e <ultrasonic_measure_distance+0xa2>
            return DISTANCIA_MAX_CM;
 800136a:	231e      	movs	r3, #30
 800136c:	e02c      	b.n	80013c8 <ultrasonic_measure_distance+0xfc>
    while (HAL_GPIO_ReadPin(hus->ECHO_Port, hus->ECHO_Pin))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	689a      	ldr	r2, [r3, #8]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	899b      	ldrh	r3, [r3, #12]
 8001376:	4619      	mov	r1, r3
 8001378:	4610      	mov	r0, r2
 800137a:	f002 ff83 	bl	8004284 <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1e9      	bne.n	8001358 <ultrasonic_measure_distance+0x8c>
    }

    Value2 = __HAL_TIM_GET_COUNTER(hus->htim);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691b      	ldr	r3, [r3, #16]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138c:	60fb      	str	r3, [r7, #12]

    /* Cálculo de distancia */
    Distance = (uint16_t)(((Value2 - Value1) * 0.034f) / 2.0f);
 800138e:	68fa      	ldr	r2, [r7, #12]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff8f 	bl	80002b8 <__aeabi_ui2f>
 800139a:	4603      	mov	r3, r0
 800139c:	490c      	ldr	r1, [pc, #48]	@ (80013d0 <ultrasonic_measure_distance+0x104>)
 800139e:	4618      	mov	r0, r3
 80013a0:	f7fe ffe2 	bl	8000368 <__aeabi_fmul>
 80013a4:	4603      	mov	r3, r0
 80013a6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff f890 	bl	80004d0 <__aeabi_fdiv>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f9c4 	bl	8000740 <__aeabi_f2uiz>
 80013b8:	4603      	mov	r3, r0
 80013ba:	82fb      	strh	r3, [r7, #22]

    /* Saturación */
    if (Distance > DISTANCIA_MAX_CM)
 80013bc:	8afb      	ldrh	r3, [r7, #22]
 80013be:	2b1e      	cmp	r3, #30
 80013c0:	d901      	bls.n	80013c6 <ultrasonic_measure_distance+0xfa>
        Distance = DISTANCIA_MAX_CM;
 80013c2:	231e      	movs	r3, #30
 80013c4:	82fb      	strh	r3, [r7, #22]

    return Distance;
 80013c6:	8afb      	ldrh	r3, [r7, #22]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	3d0b4396 	.word	0x3d0b4396

080013d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013e4:	4b20      	ldr	r3, [pc, #128]	@ (8001468 <MX_ADC1_Init+0x94>)
 80013e6:	4a21      	ldr	r2, [pc, #132]	@ (800146c <MX_ADC1_Init+0x98>)
 80013e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001468 <MX_ADC1_Init+0x94>)
 80013ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <MX_ADC1_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001468 <MX_ADC1_Init+0x94>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <MX_ADC1_Init+0x94>)
 8001400:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001404:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001406:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <MX_ADC1_Init+0x94>)
 8001408:	2200      	movs	r2, #0
 800140a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800140c:	4b16      	ldr	r3, [pc, #88]	@ (8001468 <MX_ADC1_Init+0x94>)
 800140e:	2202      	movs	r2, #2
 8001410:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001412:	4815      	ldr	r0, [pc, #84]	@ (8001468 <MX_ADC1_Init+0x94>)
 8001414:	f001 fcf6 	bl	8002e04 <HAL_ADC_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800141e:	f001 f81b 	bl	8002458 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001426:	2301      	movs	r3, #1
 8001428:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	480d      	ldr	r0, [pc, #52]	@ (8001468 <MX_ADC1_Init+0x94>)
 8001434:	f002 f82c 	bl	8003490 <HAL_ADC_ConfigChannel>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800143e:	f001 f80b 	bl	8002458 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001442:	2301      	movs	r3, #1
 8001444:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001446:	2302      	movs	r3, #2
 8001448:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	4619      	mov	r1, r3
 800144e:	4806      	ldr	r0, [pc, #24]	@ (8001468 <MX_ADC1_Init+0x94>)
 8001450:	f002 f81e 	bl	8003490 <HAL_ADC_ConfigChannel>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800145a:	f000 fffd 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000080 	.word	0x20000080
 800146c:	40012400 	.word	0x40012400

08001470 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a2c      	ldr	r2, [pc, #176]	@ (800153c <HAL_ADC_MspInit+0xcc>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d151      	bne.n	8001534 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001490:	4b2b      	ldr	r3, [pc, #172]	@ (8001540 <HAL_ADC_MspInit+0xd0>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	4a2a      	ldr	r2, [pc, #168]	@ (8001540 <HAL_ADC_MspInit+0xd0>)
 8001496:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800149a:	6193      	str	r3, [r2, #24]
 800149c:	4b28      	ldr	r3, [pc, #160]	@ (8001540 <HAL_ADC_MspInit+0xd0>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a8:	4b25      	ldr	r3, [pc, #148]	@ (8001540 <HAL_ADC_MspInit+0xd0>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	4a24      	ldr	r2, [pc, #144]	@ (8001540 <HAL_ADC_MspInit+0xd0>)
 80014ae:	f043 0304 	orr.w	r3, r3, #4
 80014b2:	6193      	str	r3, [r2, #24]
 80014b4:	4b22      	ldr	r3, [pc, #136]	@ (8001540 <HAL_ADC_MspInit+0xd0>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	f003 0304 	and.w	r3, r3, #4
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014c0:	2303      	movs	r3, #3
 80014c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014c4:	2303      	movs	r3, #3
 80014c6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	f107 0310 	add.w	r3, r7, #16
 80014cc:	4619      	mov	r1, r3
 80014ce:	481d      	ldr	r0, [pc, #116]	@ (8001544 <HAL_ADC_MspInit+0xd4>)
 80014d0:	f002 fd54 	bl	8003f7c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014d6:	4a1d      	ldr	r2, [pc, #116]	@ (800154c <HAL_ADC_MspInit+0xdc>)
 80014d8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014e0:	4b19      	ldr	r3, [pc, #100]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014e6:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014ec:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014fc:	4b12      	ldr	r3, [pc, #72]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 80014fe:	2220      	movs	r2, #32
 8001500:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 8001504:	2200      	movs	r2, #0
 8001506:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001508:	480f      	ldr	r0, [pc, #60]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 800150a:	f002 fad1 	bl	8003ab0 <HAL_DMA_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001514:	f000 ffa0 	bl	8002458 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a0b      	ldr	r2, [pc, #44]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 800151c:	621a      	str	r2, [r3, #32]
 800151e:	4a0a      	ldr	r2, [pc, #40]	@ (8001548 <HAL_ADC_MspInit+0xd8>)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001524:	2200      	movs	r2, #0
 8001526:	2100      	movs	r1, #0
 8001528:	2012      	movs	r0, #18
 800152a:	f002 fa8a 	bl	8003a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800152e:	2012      	movs	r0, #18
 8001530:	f002 faa3 	bl	8003a7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001534:	bf00      	nop
 8001536:	3720      	adds	r7, #32
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40012400 	.word	0x40012400
 8001540:	40021000 	.word	0x40021000
 8001544:	40010800 	.word	0x40010800
 8001548:	200000b0 	.word	0x200000b0
 800154c:	40020008 	.word	0x40020008

08001550 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001556:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <MX_DMA_Init+0x48>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	4a0f      	ldr	r2, [pc, #60]	@ (8001598 <MX_DMA_Init+0x48>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6153      	str	r3, [r2, #20]
 8001562:	4b0d      	ldr	r3, [pc, #52]	@ (8001598 <MX_DMA_Init+0x48>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2100      	movs	r1, #0
 8001572:	200b      	movs	r0, #11
 8001574:	f002 fa65 	bl	8003a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001578:	200b      	movs	r0, #11
 800157a:	f002 fa7e 	bl	8003a7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800157e:	2200      	movs	r2, #0
 8001580:	2100      	movs	r1, #0
 8001582:	200d      	movs	r0, #13
 8001584:	f002 fa5d 	bl	8003a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001588:	200d      	movs	r0, #13
 800158a:	f002 fa76 	bl	8003a7a <HAL_NVIC_EnableIRQ>

}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40021000 	.word	0x40021000

0800159c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b0:	4b4b      	ldr	r3, [pc, #300]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a4a      	ldr	r2, [pc, #296]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015b6:	f043 0310 	orr.w	r3, r3, #16
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b48      	ldr	r3, [pc, #288]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0310 	and.w	r3, r3, #16
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c8:	4b45      	ldr	r3, [pc, #276]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	4a44      	ldr	r2, [pc, #272]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015ce:	f043 0320 	orr.w	r3, r3, #32
 80015d2:	6193      	str	r3, [r2, #24]
 80015d4:	4b42      	ldr	r3, [pc, #264]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	f003 0320 	and.w	r3, r3, #32
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e0:	4b3f      	ldr	r3, [pc, #252]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	4a3e      	ldr	r2, [pc, #248]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015e6:	f043 0304 	orr.w	r3, r3, #4
 80015ea:	6193      	str	r3, [r2, #24]
 80015ec:	4b3c      	ldr	r3, [pc, #240]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f8:	4b39      	ldr	r3, [pc, #228]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	4a38      	ldr	r2, [pc, #224]	@ (80016e0 <MX_GPIO_Init+0x144>)
 80015fe:	f043 0308 	orr.w	r3, r3, #8
 8001602:	6193      	str	r3, [r2, #24]
 8001604:	4b36      	ldr	r3, [pc, #216]	@ (80016e0 <MX_GPIO_Init+0x144>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	f003 0308 	and.w	r3, r3, #8
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001616:	4833      	ldr	r0, [pc, #204]	@ (80016e4 <MX_GPIO_Init+0x148>)
 8001618:	f002 fe4b 	bl	80042b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_SET);
 800161c:	2201      	movs	r2, #1
 800161e:	2150      	movs	r1, #80	@ 0x50
 8001620:	4831      	ldr	r0, [pc, #196]	@ (80016e8 <MX_GPIO_Init+0x14c>)
 8001622:	f002 fe46 	bl	80042b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001626:	2201      	movs	r2, #1
 8001628:	2101      	movs	r1, #1
 800162a:	4830      	ldr	r0, [pc, #192]	@ (80016ec <MX_GPIO_Init+0x150>)
 800162c:	f002 fe41 	bl	80042b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Trigger1_Pin|Trigger2_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	21c0      	movs	r1, #192	@ 0xc0
 8001634:	482d      	ldr	r0, [pc, #180]	@ (80016ec <MX_GPIO_Init+0x150>)
 8001636:	f002 fe3c 	bl	80042b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 800163a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800163e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001640:	2301      	movs	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2302      	movs	r3, #2
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 0310 	add.w	r3, r7, #16
 8001650:	4619      	mov	r1, r3
 8001652:	4824      	ldr	r0, [pc, #144]	@ (80016e4 <MX_GPIO_Init+0x148>)
 8001654:	f002 fc92 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin;
 8001658:	2350      	movs	r3, #80	@ 0x50
 800165a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165c:	2301      	movs	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001660:	2301      	movs	r3, #1
 8001662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001664:	2303      	movs	r3, #3
 8001666:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	4619      	mov	r1, r3
 800166e:	481e      	ldr	r0, [pc, #120]	@ (80016e8 <MX_GPIO_Init+0x14c>)
 8001670:	f002 fc84 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8001674:	2301      	movs	r3, #1
 8001676:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800167c:	2301      	movs	r3, #1
 800167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001680:	2303      	movs	r3, #3
 8001682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	4619      	mov	r1, r3
 800168a:	4818      	ldr	r0, [pc, #96]	@ (80016ec <MX_GPIO_Init+0x150>)
 800168c:	f002 fc76 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PulsadorIzquierdo_Pin PulsadorCentral_Pin PulsadorDerecho_Pin */
  GPIO_InitStruct.Pin = PulsadorIzquierdo_Pin|PulsadorCentral_Pin|PulsadorDerecho_Pin;
 8001690:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001694:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001696:	4b16      	ldr	r3, [pc, #88]	@ (80016f0 <MX_GPIO_Init+0x154>)
 8001698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800169a:	2301      	movs	r3, #1
 800169c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169e:	f107 0310 	add.w	r3, r7, #16
 80016a2:	4619      	mov	r1, r3
 80016a4:	4811      	ldr	r0, [pc, #68]	@ (80016ec <MX_GPIO_Init+0x150>)
 80016a6:	f002 fc69 	bl	8003f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Trigger1_Pin Trigger2_Pin */
  GPIO_InitStruct.Pin = Trigger1_Pin|Trigger2_Pin;
 80016aa:	23c0      	movs	r3, #192	@ 0xc0
 80016ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ba:	f107 0310 	add.w	r3, r7, #16
 80016be:	4619      	mov	r1, r3
 80016c0:	480a      	ldr	r0, [pc, #40]	@ (80016ec <MX_GPIO_Init+0x150>)
 80016c2:	f002 fc5b 	bl	8003f7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2028      	movs	r0, #40	@ 0x28
 80016cc:	f002 f9b9 	bl	8003a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016d0:	2028      	movs	r0, #40	@ 0x28
 80016d2:	f002 f9d2 	bl	8003a7a <HAL_NVIC_EnableIRQ>

}
 80016d6:	bf00      	nop
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40011000 	.word	0x40011000
 80016e8:	40010800 	.word	0x40010800
 80016ec:	40010c00 	.word	0x40010c00
 80016f0:	10210000 	.word	0x10210000

080016f4 <drawArrow.3>:
  /* USER CODE BEGIN WHILE */

#define SCALE 4   // ← cambiá esto a 2, 3, 4, 5...

void drawArrow(uint16_t x, uint16_t y, uint16_t color)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	81fb      	strh	r3, [r7, #14]
 80016fe:	460b      	mov	r3, r1
 8001700:	81bb      	strh	r3, [r7, #12]
 8001702:	4613      	mov	r3, r2
 8001704:	817b      	strh	r3, [r7, #10]
 8001706:	f8c7 c004 	str.w	ip, [r7, #4]
    for (int j = 0; j < 5; j++)          // filas
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
 800170e:	e042      	b.n	8001796 <drawArrow.3+0xa2>
    {
        for (int i = 0; i < 5; i++)      // columnas
 8001710:	2300      	movs	r3, #0
 8001712:	61bb      	str	r3, [r7, #24]
 8001714:	e039      	b.n	800178a <drawArrow.3+0x96>
        {
            if (arrow[j][i])
 8001716:	4924      	ldr	r1, [pc, #144]	@ (80017a8 <drawArrow.3+0xb4>)
 8001718:	69fa      	ldr	r2, [r7, #28]
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	18ca      	adds	r2, r1, r3
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	4413      	add	r3, r2
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d02b      	beq.n	8001784 <drawArrow.3+0x90>
            {
                // dibuja un bloque SCALE x SCALE
                for (int dy = 0; dy < SCALE; dy++)
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e025      	b.n	800177e <drawArrow.3+0x8a>
                {
                    for (int dx = 0; dx < SCALE; dx++)
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	e01c      	b.n	8001772 <drawArrow.3+0x7e>
                    {
                    	ILI9341_DrawPixel(
                            x + i * SCALE + dx,
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	b29b      	uxth	r3, r3
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	b29a      	uxth	r2, r3
 8001740:	89fb      	ldrh	r3, [r7, #14]
 8001742:	4413      	add	r3, r2
 8001744:	b29a      	uxth	r2, r3
                    	ILI9341_DrawPixel(
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	b29b      	uxth	r3, r3
 800174a:	4413      	add	r3, r2
 800174c:	b298      	uxth	r0, r3
                            y + j * SCALE + dy,
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	b29b      	uxth	r3, r3
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	b29a      	uxth	r2, r3
 8001756:	89bb      	ldrh	r3, [r7, #12]
 8001758:	4413      	add	r3, r2
 800175a:	b29a      	uxth	r2, r3
                    	ILI9341_DrawPixel(
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	b29b      	uxth	r3, r3
 8001760:	4413      	add	r3, r2
 8001762:	b29b      	uxth	r3, r3
 8001764:	897a      	ldrh	r2, [r7, #10]
 8001766:	4619      	mov	r1, r3
 8001768:	f7ff fcd8 	bl	800111c <ILI9341_DrawPixel>
                    for (int dx = 0; dx < SCALE; dx++)
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	3301      	adds	r3, #1
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	2b03      	cmp	r3, #3
 8001776:	dddf      	ble.n	8001738 <drawArrow.3+0x44>
                for (int dy = 0; dy < SCALE; dy++)
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	3301      	adds	r3, #1
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	2b03      	cmp	r3, #3
 8001782:	ddd6      	ble.n	8001732 <drawArrow.3+0x3e>
        for (int i = 0; i < 5; i++)      // columnas
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	3301      	adds	r3, #1
 8001788:	61bb      	str	r3, [r7, #24]
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	2b04      	cmp	r3, #4
 800178e:	ddc2      	ble.n	8001716 <drawArrow.3+0x22>
    for (int j = 0; j < 5; j++)          // filas
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	3301      	adds	r3, #1
 8001794:	61fb      	str	r3, [r7, #28]
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	2b04      	cmp	r3, #4
 800179a:	ddb9      	ble.n	8001710 <drawArrow.3+0x1c>
                    }
                }
            }
        }
    }
}
 800179c:	bf00      	nop
 800179e:	bf00      	nop
 80017a0:	3720      	adds	r7, #32
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	0800a1d0 	.word	0x0800a1d0

080017ac <main>:
{
 80017ac:	b5b0      	push	{r4, r5, r7, lr}
 80017ae:	b090      	sub	sp, #64	@ 0x40
 80017b0:	af02      	add	r7, sp, #8
int main(void)
 80017b2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_Init();
 80017b8:	f001 fa9e 	bl	8002cf8 <HAL_Init>
  MX_GPIO_Init();
 80017bc:	f7ff feee 	bl	800159c <MX_GPIO_Init>
  MX_DMA_Init();
 80017c0:	f7ff fec6 	bl	8001550 <MX_DMA_Init>
  MX_SPI1_Init();
 80017c4:	f000 fe4e 	bl	8002464 <MX_SPI1_Init>
  MX_ADC1_Init();
 80017c8:	f7ff fe04 	bl	80013d4 <MX_ADC1_Init>
  ILI9341_Init();
 80017cc:	f7ff fa8a 	bl	8000ce4 <ILI9341_Init>
  SystemClock_Config();
 80017d0:	f000 fcc6 	bl	8002160 <SystemClock_Config>
  MX_GPIO_Init();
 80017d4:	f7ff fee2 	bl	800159c <MX_GPIO_Init>
  MX_DMA_Init();
 80017d8:	f7ff feba 	bl	8001550 <MX_DMA_Init>
  MX_SPI1_Init();
 80017dc:	f000 fe42 	bl	8002464 <MX_SPI1_Init>
  MX_ADC1_Init();
 80017e0:	f7ff fdf8 	bl	80013d4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80017e4:	f000 ffc0 	bl	8002768 <MX_TIM1_Init>
  MX_TIM3_Init();
 80017e8:	f001 f8a4 	bl	8002934 <MX_TIM3_Init>
  MX_TIM4_Init();
 80017ec:	f001 f900 	bl	80029f0 <MX_TIM4_Init>
  MX_TIM2_Init();
 80017f0:	f001 f848 	bl	8002884 <MX_TIM2_Init>
    HAL_TIM_Base_Start_IT(&htim4);
 80017f4:	48b7      	ldr	r0, [pc, #732]	@ (8001ad4 <main+0x328>)
 80017f6:	f003 ff93 	bl	8005720 <HAL_TIM_Base_Start_IT>
    ILI9341_FillScreen(BLACK);
 80017fa:	2000      	movs	r0, #0
 80017fc:	f7ff fc68 	bl	80010d0 <ILI9341_FillScreen>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);  //Led
 8001800:	2100      	movs	r1, #0
 8001802:	48b5      	ldr	r0, [pc, #724]	@ (8001ad8 <main+0x32c>)
 8001804:	f004 f82e 	bl	8005864 <HAL_TIM_PWM_Start>
    __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1,0);//Led
 8001808:	4bb3      	ldr	r3, [pc, #716]	@ (8001ad8 <main+0x32c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2200      	movs	r2, #0
 800180e:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);  //Led
 8001810:	2104      	movs	r1, #4
 8001812:	48b1      	ldr	r0, [pc, #708]	@ (8001ad8 <main+0x32c>)
 8001814:	f004 f826 	bl	8005864 <HAL_TIM_PWM_Start>
    __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,200);//Led
 8001818:	4baf      	ldr	r3, [pc, #700]	@ (8001ad8 <main+0x32c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	22c8      	movs	r2, #200	@ 0xc8
 800181e:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);  //Led
 8001820:	2100      	movs	r1, #0
 8001822:	48ae      	ldr	r0, [pc, #696]	@ (8001adc <main+0x330>)
 8001824:	f004 f81e 	bl	8005864 <HAL_TIM_PWM_Start>
    __HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,0);//Led
 8001828:	4bac      	ldr	r3, [pc, #688]	@ (8001adc <main+0x330>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2200      	movs	r2, #0
 800182e:	635a      	str	r2, [r3, #52]	@ 0x34
       HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);
 8001830:	2100      	movs	r1, #0
 8001832:	48ab      	ldr	r0, [pc, #684]	@ (8001ae0 <main+0x334>)
 8001834:	f004 f908 	bl	8005a48 <HAL_TIM_IC_Start>
         HAL_TIM_Base_Start_IT(&htim4);
 8001838:	48a6      	ldr	r0, [pc, #664]	@ (8001ad4 <main+0x328>)
 800183a:	f003 ff71 	bl	8005720 <HAL_TIM_Base_Start_IT>




         extern TIM_HandleTypeDef htim3;
         ULTRASONIC_HandleTypeDef sensor1 =
 800183e:	4ba9      	ldr	r3, [pc, #676]	@ (8001ae4 <main+0x338>)
 8001840:	f107 0418 	add.w	r4, r7, #24
 8001844:	461d      	mov	r5, r3
 8001846:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001848:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800184a:	682b      	ldr	r3, [r5, #0]
 800184c:	6023      	str	r3, [r4, #0]
             .ECHO_Port = GPIOB,
             .ECHO_Pin  = Eco1_Pin,
             .htim      = &htim3
         };

         ULTRASONIC_HandleTypeDef sensor2 =
 800184e:	4ba6      	ldr	r3, [pc, #664]	@ (8001ae8 <main+0x33c>)
 8001850:	1d3c      	adds	r4, r7, #4
 8001852:	461d      	mov	r5, r3
 8001854:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001856:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001858:	682b      	ldr	r3, [r5, #0]
 800185a:	6023      	str	r3, [r4, #0]
             .ECHO_Pin  = Eco2_Pin,
             .htim      = &htim3
         };


         ultrasonic_init(&sensor1);
 800185c:	f107 0318 	add.w	r3, r7, #24
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fd1d 	bl	80012a0 <ultrasonic_init>
         ultrasonic_init(&sensor2);
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fd19 	bl	80012a0 <ultrasonic_init>
}




ILI9341_SetRotation(SCREEN_VERTICAL_2);
 800186e:	2002      	movs	r0, #2
 8001870:	f7ff fb42 	bl	8000ef8 <ILI9341_SetRotation>
 uint8_t caso4_ejecutado = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 uint8_t caso3_ejecutado = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 uint8_t caso2_ejecutado = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 uint8_t caso1_ejecutado = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 uint8_t sentidoBarrido = 0;  // 0 = ida, 1 = vuelta
 800188c:	2300      	movs	r3, #0
 800188e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 pintarMenu();
 8001892:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001896:	469c      	mov	ip, r3
 8001898:	f000 fc20 	bl	80020dc <pintarMenu.1>
  {




    switch(IndiceMenu)
 800189c:	4b93      	ldr	r3, [pc, #588]	@ (8001aec <main+0x340>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	3b01      	subs	r3, #1
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d8fa      	bhi.n	800189c <main+0xf0>
 80018a6:	a201      	add	r2, pc, #4	@ (adr r2, 80018ac <main+0x100>)
 80018a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018ac:	080018bd 	.word	0x080018bd
 80018b0:	08001b15 	.word	0x08001b15
 80018b4:	08001d35 	.word	0x08001d35
 80018b8:	08001e67 	.word	0x08001e67
    {
    case 1:
    	   HabilitoEnter=1;
 80018bc:	4b8c      	ldr	r3, [pc, #560]	@ (8001af0 <main+0x344>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]

    	   if(EnterMenu==1)//Pregunto si ingreso el primer pulso de Enter
 80018c2:	4b8c      	ldr	r3, [pc, #560]	@ (8001af4 <main+0x348>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	f040 80cf 	bne.w	8001a6c <main+0x2c0>

    	 {

    		   HabilitoPulsadoresID=0;//Deshabilito pulsador izquierdo y derecho
 80018ce:	4b8a      	ldr	r3, [pc, #552]	@ (8001af8 <main+0x34c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	701a      	strb	r2, [r3, #0]

           if(caso1_ejecutado==0)
 80018d4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d113      	bne.n	8001904 <main+0x158>
           {     ILI9341_FillScreen(BLACK);
 80018dc:	2000      	movs	r0, #0
 80018de:	f7ff fbf7 	bl	80010d0 <ILI9341_FillScreen>
        	   caso1_ejecutado=1;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        	   ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 80018e8:	2003      	movs	r0, #3
 80018ea:	f7ff fb05 	bl	8000ef8 <ILI9341_SetRotation>
        	   ILI9341_DrawText("DISTANCIA: ", FONT4, 10, 10, WHITE, BLACK);
 80018ee:	2300      	movs	r3, #0
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	230a      	movs	r3, #10
 80018fa:	220a      	movs	r2, #10
 80018fc:	497f      	ldr	r1, [pc, #508]	@ (8001afc <main+0x350>)
 80018fe:	4880      	ldr	r0, [pc, #512]	@ (8001b00 <main+0x354>)
 8001900:	f7fe ffb6 	bl	8000870 <ILI9341_DrawText>
           }




    	 dist_izq = ultrasonic_measure_distance(&sensor2);
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fce0 	bl	80012cc <ultrasonic_measure_distance>
 800190c:	4603      	mov	r3, r0
 800190e:	b2da      	uxtb	r2, r3
 8001910:	4b7c      	ldr	r3, [pc, #496]	@ (8001b04 <main+0x358>)
 8001912:	701a      	strb	r2, [r3, #0]

    	 // -------- IDA --------
    	 if (sentidoBarrido == 0)
 8001914:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001918:	2b00      	cmp	r3, #0
 800191a:	d15b      	bne.n	80019d4 <main+0x228>
    	 {
    	     GiroAnguloServo(contadorBarrido);
 800191c:	4b7a      	ldr	r3, [pc, #488]	@ (8001b08 <main+0x35c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001926:	4694      	mov	ip, r2
 8001928:	4618      	mov	r0, r3
 800192a:	f000 fbb3 	bl	8002094 <GiroAnguloServo.0>

    	     dist_izq = ultrasonic_measure_distance(&sensor2);
 800192e:	1d3b      	adds	r3, r7, #4
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fccb 	bl	80012cc <ultrasonic_measure_distance>
 8001936:	4603      	mov	r3, r0
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4b72      	ldr	r3, [pc, #456]	@ (8001b04 <main+0x358>)
 800193c:	701a      	strb	r2, [r3, #0]
    	     sprintf(z, "%d cm", (int)dist_izq);
 800193e:	4b71      	ldr	r3, [pc, #452]	@ (8001b04 <main+0x358>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	461a      	mov	r2, r3
 8001944:	4971      	ldr	r1, [pc, #452]	@ (8001b0c <main+0x360>)
 8001946:	4872      	ldr	r0, [pc, #456]	@ (8001b10 <main+0x364>)
 8001948:	f005 f8ea 	bl	8006b20 <siprintf>
    	     ILI9341_DrawText(z, FONT4, 120, 10, CYAN, BLACK);
 800194c:	2300      	movs	r3, #0
 800194e:	9301      	str	r3, [sp, #4]
 8001950:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	230a      	movs	r3, #10
 8001958:	2278      	movs	r2, #120	@ 0x78
 800195a:	4968      	ldr	r1, [pc, #416]	@ (8001afc <main+0x350>)
 800195c:	486c      	ldr	r0, [pc, #432]	@ (8001b10 <main+0x364>)
 800195e:	f7fe ff87 	bl	8000870 <ILI9341_DrawText>

    	     ILI9341_DibujarBarridoAngulo(
 8001962:	4b68      	ldr	r3, [pc, #416]	@ (8001b04 <main+0x358>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	4613      	mov	r3, r2
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	1a9c      	subs	r4, r3, r2
 800196e:	4b66      	ldr	r3, [pc, #408]	@ (8001b08 <main+0x35c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fca4 	bl	80002c0 <__aeabi_i2f>
 8001978:	4605      	mov	r5, r0
    	         dist_izq * 7,
    	         contadorBarrido,
    	         contadorBarrido + 2,
 800197a:	4b63      	ldr	r3, [pc, #396]	@ (8001b08 <main+0x35c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	3302      	adds	r3, #2
    	     ILI9341_DibujarBarridoAngulo(
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fc9d 	bl	80002c0 <__aeabi_i2f>
 8001986:	4602      	mov	r2, r0
 8001988:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	2301      	movs	r3, #1
 8001990:	4629      	mov	r1, r5
 8001992:	4620      	mov	r0, r4
 8001994:	f7ff f818 	bl	80009c8 <ILI9341_DibujarBarridoAngulo>
    	         1,
    	         GREEN
    	     );

    	     contadorBarrido += 2;
 8001998:	4b5b      	ldr	r3, [pc, #364]	@ (8001b08 <main+0x35c>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	3302      	adds	r3, #2
 800199e:	4a5a      	ldr	r2, [pc, #360]	@ (8001b08 <main+0x35c>)
 80019a0:	6013      	str	r3, [r2, #0]

    	     if (contadorBarrido >= 180)
 80019a2:	4b59      	ldr	r3, [pc, #356]	@ (8001b08 <main+0x35c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2bb3      	cmp	r3, #179	@ 0xb3
 80019a8:	dd76      	ble.n	8001a98 <main+0x2ec>
    	     {
    	         contadorBarrido = 180;
 80019aa:	4b57      	ldr	r3, [pc, #348]	@ (8001b08 <main+0x35c>)
 80019ac:	22b4      	movs	r2, #180	@ 0xb4
 80019ae:	601a      	str	r2, [r3, #0]
    	         sentidoBarrido = 1;
 80019b0:	2301      	movs	r3, #1
 80019b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    	         ILI9341_FillScreen(BLACK);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f7ff fb8a 	bl	80010d0 <ILI9341_FillScreen>
    	         ILI9341_DrawText("DISTANCIA: ", FONT4, 10, 10, WHITE, BLACK);
 80019bc:	2300      	movs	r3, #0
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	230a      	movs	r3, #10
 80019c8:	220a      	movs	r2, #10
 80019ca:	494c      	ldr	r1, [pc, #304]	@ (8001afc <main+0x350>)
 80019cc:	484c      	ldr	r0, [pc, #304]	@ (8001b00 <main+0x354>)
 80019ce:	f7fe ff4f 	bl	8000870 <ILI9341_DrawText>
 80019d2:	e061      	b.n	8001a98 <main+0x2ec>
    	 }

    	 // -------- VUELTA --------
    	 else
    	 {
    	     GiroAnguloServo(contadorBarrido);
 80019d4:	4b4c      	ldr	r3, [pc, #304]	@ (8001b08 <main+0x35c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80019de:	4694      	mov	ip, r2
 80019e0:	4618      	mov	r0, r3
 80019e2:	f000 fb57 	bl	8002094 <GiroAnguloServo.0>

    	     dist_izq = ultrasonic_measure_distance(&sensor2);
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fc6f 	bl	80012cc <ultrasonic_measure_distance>
 80019ee:	4603      	mov	r3, r0
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	4b44      	ldr	r3, [pc, #272]	@ (8001b04 <main+0x358>)
 80019f4:	701a      	strb	r2, [r3, #0]
    	     sprintf(z, "%d cm", (int)dist_izq);
 80019f6:	4b43      	ldr	r3, [pc, #268]	@ (8001b04 <main+0x358>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	4943      	ldr	r1, [pc, #268]	@ (8001b0c <main+0x360>)
 80019fe:	4844      	ldr	r0, [pc, #272]	@ (8001b10 <main+0x364>)
 8001a00:	f005 f88e 	bl	8006b20 <siprintf>
    	     ILI9341_DrawText(z, FONT4, 120, 10, CYAN, BLACK);
 8001a04:	2300      	movs	r3, #0
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	230a      	movs	r3, #10
 8001a10:	2278      	movs	r2, #120	@ 0x78
 8001a12:	493a      	ldr	r1, [pc, #232]	@ (8001afc <main+0x350>)
 8001a14:	483e      	ldr	r0, [pc, #248]	@ (8001b10 <main+0x364>)
 8001a16:	f7fe ff2b 	bl	8000870 <ILI9341_DrawText>

    	     ILI9341_DibujarBarridoAngulo(
 8001a1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b04 <main+0x358>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4613      	mov	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	1a9c      	subs	r4, r3, r2
 8001a26:	4b38      	ldr	r3, [pc, #224]	@ (8001b08 <main+0x35c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fc48 	bl	80002c0 <__aeabi_i2f>
 8001a30:	4605      	mov	r5, r0
    	         dist_izq * 7,
    	         contadorBarrido,
    	         contadorBarrido + 2,
 8001a32:	4b35      	ldr	r3, [pc, #212]	@ (8001b08 <main+0x35c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	3302      	adds	r3, #2
    	     ILI9341_DibujarBarridoAngulo(
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fc41 	bl	80002c0 <__aeabi_i2f>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	2301      	movs	r3, #1
 8001a48:	4629      	mov	r1, r5
 8001a4a:	4620      	mov	r0, r4
 8001a4c:	f7fe ffbc 	bl	80009c8 <ILI9341_DibujarBarridoAngulo>
    	         1,
    	         RED
    	     );

    	     if (contadorBarrido > 0)
 8001a50:	4b2d      	ldr	r3, [pc, #180]	@ (8001b08 <main+0x35c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	dd05      	ble.n	8001a64 <main+0x2b8>
    	         contadorBarrido -= 2;
 8001a58:	4b2b      	ldr	r3, [pc, #172]	@ (8001b08 <main+0x35c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	3b02      	subs	r3, #2
 8001a5e:	4a2a      	ldr	r2, [pc, #168]	@ (8001b08 <main+0x35c>)
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	e019      	b.n	8001a98 <main+0x2ec>
    	     else
    	         sentidoBarrido = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8001a6a:	e015      	b.n	8001a98 <main+0x2ec>

    	 }



           else if(EnterMenu==2)//Pregunto si ingreso el segundo pulso de Enter
 8001a6c:	4b21      	ldr	r3, [pc, #132]	@ (8001af4 <main+0x348>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d110      	bne.n	8001a98 <main+0x2ec>
           {EnterMenu=0;
 8001a76:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <main+0x348>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
            HabilitoPulsadoresID=1;
 8001a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <main+0x34c>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	701a      	strb	r2, [r3, #0]
            caso1_ejecutado=0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            ILI9341_SetRotation(SCREEN_VERTICAL_2);
 8001a88:	2002      	movs	r0, #2
 8001a8a:	f7ff fa35 	bl	8000ef8 <ILI9341_SetRotation>
            pintarMenu();
 8001a8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a92:	469c      	mov	ip, r3
 8001a94:	f000 fb22 	bl	80020dc <pintarMenu.1>
           }


    	   if(EnterMenu==0)
 8001a98:	4b16      	ldr	r3, [pc, #88]	@ (8001af4 <main+0x348>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f040 827a 	bne.w	8001f98 <main+0x7ec>
    	   { drawArrow_borrar(0, 90);
 8001aa4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001aa8:	469c      	mov	ip, r3
 8001aaa:	215a      	movs	r1, #90	@ 0x5a
 8001aac:	2000      	movs	r0, #0
 8001aae:	f000 fa97 	bl	8001fe0 <drawArrow_borrar.2>
    	   drawArrow_borrar(0, 30);
 8001ab2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ab6:	469c      	mov	ip, r3
 8001ab8:	211e      	movs	r1, #30
 8001aba:	2000      	movs	r0, #0
 8001abc:	f000 fa90 	bl	8001fe0 <drawArrow_borrar.2>
    	   drawArrow(0, 0, RED);}
 8001ac0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ac4:	469c      	mov	ip, r3
 8001ac6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001aca:	2100      	movs	r1, #0
 8001acc:	2000      	movs	r0, #0
 8001ace:	f7ff fe11 	bl	80016f4 <drawArrow.3>

    	   break;
 8001ad2:	e261      	b.n	8001f98 <main+0x7ec>
 8001ad4:	200002cc 	.word	0x200002cc
 8001ad8:	200001f4 	.word	0x200001f4
 8001adc:	2000023c 	.word	0x2000023c
 8001ae0:	20000284 	.word	0x20000284
 8001ae4:	08008138 	.word	0x08008138
 8001ae8:	0800814c 	.word	0x0800814c
 8001aec:	20000004 	.word	0x20000004
 8001af0:	20000151 	.word	0x20000151
 8001af4:	20000150 	.word	0x20000150
 8001af8:	20000005 	.word	0x20000005
 8001afc:	08008188 	.word	0x08008188
 8001b00:	08008094 	.word	0x08008094
 8001b04:	20000134 	.word	0x20000134
 8001b08:	20000108 	.word	0x20000108
 8001b0c:	080080a0 	.word	0x080080a0
 8001b10:	2000010c 	.word	0x2000010c
    case 2:
    	   HabilitoEnter=1;
 8001b14:	4ba9      	ldr	r3, [pc, #676]	@ (8001dbc <main+0x610>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]



    	   if(EnterMenu==1)//Pregunto si ingreso el primer pulso de Enter
 8001b1a:	4ba9      	ldr	r3, [pc, #676]	@ (8001dc0 <main+0x614>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	f040 80d6 	bne.w	8001cd2 <main+0x526>

    	   {
    		   if(caso2_ejecutado==0)
 8001b26:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d13d      	bne.n	8001baa <main+0x3fe>
    		      	   {caso2_ejecutado=1;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    		      	     ILI9341_FillScreen(BLACK);
 8001b34:	2000      	movs	r0, #0
 8001b36:	f7ff facb 	bl	80010d0 <ILI9341_FillScreen>
    		      	      ILI9341_DrawText("Ultrasonico 1: ", FONT4, 0, 10, PINK  , BLACK);
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9301      	str	r3, [sp, #4]
 8001b3e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	230a      	movs	r3, #10
 8001b46:	2200      	movs	r2, #0
 8001b48:	499e      	ldr	r1, [pc, #632]	@ (8001dc4 <main+0x618>)
 8001b4a:	489f      	ldr	r0, [pc, #636]	@ (8001dc8 <main+0x61c>)
 8001b4c:	f7fe fe90 	bl	8000870 <ILI9341_DrawText>
    		      	      ILI9341_DrawText("Ultrasonico 2: ", FONT4, 0, 40, YELLOW , BLACK);
 8001b50:	2300      	movs	r3, #0
 8001b52:	9301      	str	r3, [sp, #4]
 8001b54:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	2328      	movs	r3, #40	@ 0x28
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	4999      	ldr	r1, [pc, #612]	@ (8001dc4 <main+0x618>)
 8001b60:	489a      	ldr	r0, [pc, #616]	@ (8001dcc <main+0x620>)
 8001b62:	f7fe fe85 	bl	8000870 <ILI9341_DrawText>
    		      	      ILI9341_DrawText("cm", FONT4, 155, 10, PINK, BLACK);
 8001b66:	2300      	movs	r3, #0
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	230a      	movs	r3, #10
 8001b72:	229b      	movs	r2, #155	@ 0x9b
 8001b74:	4993      	ldr	r1, [pc, #588]	@ (8001dc4 <main+0x618>)
 8001b76:	4896      	ldr	r0, [pc, #600]	@ (8001dd0 <main+0x624>)
 8001b78:	f7fe fe7a 	bl	8000870 <ILI9341_DrawText>
    		      	      ILI9341_DrawText("cm", FONT4, 155, 40, YELLOW, BLACK);
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	2328      	movs	r3, #40	@ 0x28
 8001b88:	229b      	movs	r2, #155	@ 0x9b
 8001b8a:	498e      	ldr	r1, [pc, #568]	@ (8001dc4 <main+0x618>)
 8001b8c:	4890      	ldr	r0, [pc, #576]	@ (8001dd0 <main+0x624>)
 8001b8e:	f7fe fe6f 	bl	8000870 <ILI9341_DrawText>
    		      	      ILI9341_DrawText("Enter para regresar...", FONT4, 0, 300, GREEN, BLACK);
 8001b92:	2300      	movs	r3, #0
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	4988      	ldr	r1, [pc, #544]	@ (8001dc4 <main+0x618>)
 8001ba4:	488b      	ldr	r0, [pc, #556]	@ (8001dd4 <main+0x628>)
 8001ba6:	f7fe fe63 	bl	8000870 <ILI9341_DrawText>
    		      	     }

    		   HabilitoPulsadoresID=0;//Deshabilito pulsador izquierdo y derecho
 8001baa:	4b8b      	ldr	r3, [pc, #556]	@ (8001dd8 <main+0x62c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]


    		   // =======================
    		   //  BARRIDO IDA
    		   //  =======================
    		    dist_izq = ultrasonic_measure_distance(&sensor2);
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fb8a 	bl	80012cc <ultrasonic_measure_distance>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	4b87      	ldr	r3, [pc, #540]	@ (8001ddc <main+0x630>)
 8001bbe:	701a      	strb	r2, [r3, #0]
    		    HAL_Delay(10);
 8001bc0:	200a      	movs	r0, #10
 8001bc2:	f001 f8fb 	bl	8002dbc <HAL_Delay>
                dist_der = ultrasonic_measure_distance(&sensor1);
 8001bc6:	f107 0318 	add.w	r3, r7, #24
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fb7e 	bl	80012cc <ultrasonic_measure_distance>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	4b82      	ldr	r3, [pc, #520]	@ (8001de0 <main+0x634>)
 8001bd6:	701a      	strb	r2, [r3, #0]
                HAL_Delay(10);
 8001bd8:	200a      	movs	r0, #10
 8001bda:	f001 f8ef 	bl	8002dbc <HAL_Delay>
                if(dist_izq>0 && dist_der>0)
 8001bde:	4b7f      	ldr	r3, [pc, #508]	@ (8001ddc <main+0x630>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 8088 	beq.w	8001cf8 <main+0x54c>
 8001be8:	4b7d      	ldr	r3, [pc, #500]	@ (8001de0 <main+0x634>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8083 	beq.w	8001cf8 <main+0x54c>
    		  {       sprintf(z, "%d ", (int)dist_izq);
 8001bf2:	4b7a      	ldr	r3, [pc, #488]	@ (8001ddc <main+0x630>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	497a      	ldr	r1, [pc, #488]	@ (8001de4 <main+0x638>)
 8001bfa:	487b      	ldr	r0, [pc, #492]	@ (8001de8 <main+0x63c>)
 8001bfc:	f004 ff90 	bl	8006b20 <siprintf>
    			       ILI9341_DrawText(z, FONT4, 120, 10, WHITE   , BLACK);
 8001c00:	2300      	movs	r3, #0
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	230a      	movs	r3, #10
 8001c0c:	2278      	movs	r2, #120	@ 0x78
 8001c0e:	496d      	ldr	r1, [pc, #436]	@ (8001dc4 <main+0x618>)
 8001c10:	4875      	ldr	r0, [pc, #468]	@ (8001de8 <main+0x63c>)
 8001c12:	f7fe fe2d 	bl	8000870 <ILI9341_DrawText>
                        sprintf(y, "%d ", (int)dist_der);
 8001c16:	4b72      	ldr	r3, [pc, #456]	@ (8001de0 <main+0x634>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4971      	ldr	r1, [pc, #452]	@ (8001de4 <main+0x638>)
 8001c1e:	4873      	ldr	r0, [pc, #460]	@ (8001dec <main+0x640>)
 8001c20:	f004 ff7e 	bl	8006b20 <siprintf>
    			         ILI9341_DrawText(y, FONT4, 120, 40, CYAN , BLACK);
 8001c24:	2300      	movs	r3, #0
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2328      	movs	r3, #40	@ 0x28
 8001c30:	2278      	movs	r2, #120	@ 0x78
 8001c32:	4964      	ldr	r1, [pc, #400]	@ (8001dc4 <main+0x618>)
 8001c34:	486d      	ldr	r0, [pc, #436]	@ (8001dec <main+0x640>)
 8001c36:	f7fe fe1b 	bl	8000870 <ILI9341_DrawText>
    			         // ¿Ambos sensores detectan objeto? (está centrado)
    			     		           if (dist_izq < 30 && dist_der < 30)
 8001c3a:	4b68      	ldr	r3, [pc, #416]	@ (8001ddc <main+0x630>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b1d      	cmp	r3, #29
 8001c40:	d803      	bhi.n	8001c4a <main+0x49e>
 8001c42:	4b67      	ldr	r3, [pc, #412]	@ (8001de0 <main+0x634>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b1d      	cmp	r3, #29
 8001c48:	d956      	bls.n	8001cf8 <main+0x54c>
    			     		           {
    			     		               // OBJETO CENTRADO → QUEDARSE QUIETO
    			     		               // No hace nada, mantiene la posición actual
    			     		           }
    			     		           // ¿Solo un sensor detecta objeto?
    			     		           else if (dist_izq < 30 || dist_der < 30 )
 8001c4a:	4b64      	ldr	r3, [pc, #400]	@ (8001ddc <main+0x630>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b1d      	cmp	r3, #29
 8001c50:	d903      	bls.n	8001c5a <main+0x4ae>
 8001c52:	4b63      	ldr	r3, [pc, #396]	@ (8001de0 <main+0x634>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b1d      	cmp	r3, #29
 8001c58:	d84e      	bhi.n	8001cf8 <main+0x54c>
    			     		           {
    			     		               // OBJETO DESCENTRADO → SEGUIRLO

    			     		               if (dist_izq < dist_der - 3)  // Objeto más cerca del IZQUIERDO
 8001c5a:	4b60      	ldr	r3, [pc, #384]	@ (8001ddc <main+0x630>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	4b5f      	ldr	r3, [pc, #380]	@ (8001de0 <main+0x634>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	3b03      	subs	r3, #3
 8001c66:	429a      	cmp	r2, r3
 8001c68:	da11      	bge.n	8001c8e <main+0x4e2>
    			     		               {
    			     		                   if (angulo > 10)  // Solo resta si no está en el límite
 8001c6a:	4b61      	ldr	r3, [pc, #388]	@ (8001df0 <main+0x644>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b0a      	cmp	r3, #10
 8001c70:	d926      	bls.n	8001cc0 <main+0x514>
    			     		                   {
    			     		                       angulo -= 10;  // Girar a la izquierda (incremento de 10°)
 8001c72:	4b5f      	ldr	r3, [pc, #380]	@ (8001df0 <main+0x644>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	3b0a      	subs	r3, #10
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4b5d      	ldr	r3, [pc, #372]	@ (8001df0 <main+0x644>)
 8001c7c:	701a      	strb	r2, [r3, #0]
    			     		                       if (angulo < 10) angulo = 10;  // Límite mínimo 10°
 8001c7e:	4b5c      	ldr	r3, [pc, #368]	@ (8001df0 <main+0x644>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b09      	cmp	r3, #9
 8001c84:	d81c      	bhi.n	8001cc0 <main+0x514>
 8001c86:	4b5a      	ldr	r3, [pc, #360]	@ (8001df0 <main+0x644>)
 8001c88:	220a      	movs	r2, #10
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	e018      	b.n	8001cc0 <main+0x514>
    			     		                   }
    			     		               }
    			     		               else if (dist_der < dist_izq - 3)  // Objeto más cerca del DERECHO
 8001c8e:	4b54      	ldr	r3, [pc, #336]	@ (8001de0 <main+0x634>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	4b51      	ldr	r3, [pc, #324]	@ (8001ddc <main+0x630>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	3b03      	subs	r3, #3
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	da10      	bge.n	8001cc0 <main+0x514>
    			     		               {
    			     		                   if (angulo < 170)  // Solo suma si no está en el límite
 8001c9e:	4b54      	ldr	r3, [pc, #336]	@ (8001df0 <main+0x644>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2ba9      	cmp	r3, #169	@ 0xa9
 8001ca4:	d80c      	bhi.n	8001cc0 <main+0x514>
    			     		                   {
    			     		                       angulo += 10;  // Girar a la derecha (incremento de 10°)
 8001ca6:	4b52      	ldr	r3, [pc, #328]	@ (8001df0 <main+0x644>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	330a      	adds	r3, #10
 8001cac:	b2da      	uxtb	r2, r3
 8001cae:	4b50      	ldr	r3, [pc, #320]	@ (8001df0 <main+0x644>)
 8001cb0:	701a      	strb	r2, [r3, #0]
    			     		                       if (angulo > 170) angulo = 170;  // Límite máximo 170°
 8001cb2:	4b4f      	ldr	r3, [pc, #316]	@ (8001df0 <main+0x644>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2baa      	cmp	r3, #170	@ 0xaa
 8001cb8:	d902      	bls.n	8001cc0 <main+0x514>
 8001cba:	4b4d      	ldr	r3, [pc, #308]	@ (8001df0 <main+0x644>)
 8001cbc:	22aa      	movs	r2, #170	@ 0xaa
 8001cbe:	701a      	strb	r2, [r3, #0]
    			     		                   }
    			     		               }

    			     		               GiroAnguloServo(angulo);  // Mover servo
 8001cc0:	4b4b      	ldr	r3, [pc, #300]	@ (8001df0 <main+0x644>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001cc8:	4694      	mov	ip, r2
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 f9e2 	bl	8002094 <GiroAnguloServo.0>
 8001cd0:	e012      	b.n	8001cf8 <main+0x54c>
                ////////////Vuelvo a repetir///////////////////////

    	   }


           else if(EnterMenu==2)//Pregunto si ingreso el segundo pulso de Enter
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc0 <main+0x614>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d10d      	bne.n	8001cf8 <main+0x54c>
           {EnterMenu=0;
 8001cdc:	4b38      	ldr	r3, [pc, #224]	@ (8001dc0 <main+0x614>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
            HabilitoPulsadoresID=1;
 8001ce2:	4b3d      	ldr	r3, [pc, #244]	@ (8001dd8 <main+0x62c>)
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	701a      	strb	r2, [r3, #0]
            caso2_ejecutado=0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            pintarMenu();
 8001cee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cf2:	469c      	mov	ip, r3
 8001cf4:	f000 f9f2 	bl	80020dc <pintarMenu.1>
           }


    	   if(EnterMenu==0)
 8001cf8:	4b31      	ldr	r3, [pc, #196]	@ (8001dc0 <main+0x614>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f040 814c 	bne.w	8001f9c <main+0x7f0>
    	   {drawArrow_borrar(0, 0);
 8001d04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d08:	469c      	mov	ip, r3
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f000 f967 	bl	8001fe0 <drawArrow_borrar.2>
    	   drawArrow_borrar(0, 60);
 8001d12:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d16:	469c      	mov	ip, r3
 8001d18:	213c      	movs	r1, #60	@ 0x3c
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f000 f960 	bl	8001fe0 <drawArrow_borrar.2>
       	   drawArrow(0, 30, RED);
 8001d20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d24:	469c      	mov	ip, r3
 8001d26:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d2a:	211e      	movs	r1, #30
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f7ff fce1 	bl	80016f4 <drawArrow.3>
    	   }
       	   break;
 8001d32:	e133      	b.n	8001f9c <main+0x7f0>
    case 3:
                 HabilitoEnter=1; //Habilito el pulsador central
 8001d34:	4b21      	ldr	r3, [pc, #132]	@ (8001dbc <main+0x610>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	701a      	strb	r2, [r3, #0]

                   if(EnterMenu==1)//Pregunto si ingreso el primer pulso de Enter
 8001d3a:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <main+0x614>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d15f      	bne.n	8001e04 <main+0x658>
                   {

                	   HabilitoPulsadoresID=0;//Deshabilito pulsador izquierdo y derecho
 8001d44:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <main+0x62c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]

                	   if(caso3_ejecutado==0)//Condicion para ejecutar una sola vez
 8001d4a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d16b      	bne.n	8001e2a <main+0x67e>
                	  {caso3_ejecutado=1;
 8001d52:	2301      	movs	r3, #1
 8001d54:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
                	   ILI9341_FillScreen(BLACK);
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f7ff f9b9 	bl	80010d0 <ILI9341_FillScreen>
                	   ILI9341_DrawText("Integrantes:", FONT6, 22, 0, WHITE, BLACK);
 8001d5e:	2300      	movs	r3, #0
 8001d60:	9301      	str	r3, [sp, #4]
 8001d62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	2216      	movs	r2, #22
 8001d6c:	4921      	ldr	r1, [pc, #132]	@ (8001df4 <main+0x648>)
 8001d6e:	4822      	ldr	r0, [pc, #136]	@ (8001df8 <main+0x64c>)
 8001d70:	f7fe fd7e 	bl	8000870 <ILI9341_DrawText>
                	   ILI9341_DrawText("*Sebastian Aguero", FONT6, 0, 50, CYAN, BLACK);
 8001d74:	2300      	movs	r3, #0
 8001d76:	9301      	str	r3, [sp, #4]
 8001d78:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2332      	movs	r3, #50	@ 0x32
 8001d80:	2200      	movs	r2, #0
 8001d82:	491c      	ldr	r1, [pc, #112]	@ (8001df4 <main+0x648>)
 8001d84:	481d      	ldr	r0, [pc, #116]	@ (8001dfc <main+0x650>)
 8001d86:	f7fe fd73 	bl	8000870 <ILI9341_DrawText>
                	   ILI9341_DrawText("*Juan Rodriguez", FONT6, 0, 100, MAGENTA , BLACK);
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	9301      	str	r3, [sp, #4]
 8001d8e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	2364      	movs	r3, #100	@ 0x64
 8001d96:	2200      	movs	r2, #0
 8001d98:	4916      	ldr	r1, [pc, #88]	@ (8001df4 <main+0x648>)
 8001d9a:	4819      	ldr	r0, [pc, #100]	@ (8001e00 <main+0x654>)
 8001d9c:	f7fe fd68 	bl	8000870 <ILI9341_DrawText>
                	   ILI9341_DrawText("Enter para regresar...", FONT4, 0, 300, GREEN, BLACK);
 8001da0:	2300      	movs	r3, #0
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001dae:	2200      	movs	r2, #0
 8001db0:	4904      	ldr	r1, [pc, #16]	@ (8001dc4 <main+0x618>)
 8001db2:	4808      	ldr	r0, [pc, #32]	@ (8001dd4 <main+0x628>)
 8001db4:	f7fe fd5c 	bl	8000870 <ILI9341_DrawText>
 8001db8:	e037      	b.n	8001e2a <main+0x67e>
 8001dba:	bf00      	nop
 8001dbc:	20000151 	.word	0x20000151
 8001dc0:	20000150 	.word	0x20000150
 8001dc4:	08008188 	.word	0x08008188
 8001dc8:	080080a8 	.word	0x080080a8
 8001dcc:	080080b8 	.word	0x080080b8
 8001dd0:	080080c8 	.word	0x080080c8
 8001dd4:	080080cc 	.word	0x080080cc
 8001dd8:	20000005 	.word	0x20000005
 8001ddc:	20000134 	.word	0x20000134
 8001de0:	20000135 	.word	0x20000135
 8001de4:	080080e4 	.word	0x080080e4
 8001de8:	2000010c 	.word	0x2000010c
 8001dec:	20000120 	.word	0x20000120
 8001df0:	20000136 	.word	0x20000136
 8001df4:	080092cc 	.word	0x080092cc
 8001df8:	080080e8 	.word	0x080080e8
 8001dfc:	080080f8 	.word	0x080080f8
 8001e00:	0800810c 	.word	0x0800810c

                	  }
                    }
                   else if(EnterMenu==2)//Pregunto si ingreso el segundo pulso de Enter
 8001e04:	4b68      	ldr	r3, [pc, #416]	@ (8001fa8 <main+0x7fc>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d10d      	bne.n	8001e2a <main+0x67e>
                   {EnterMenu=0;
 8001e0e:	4b66      	ldr	r3, [pc, #408]	@ (8001fa8 <main+0x7fc>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
                    HabilitoPulsadoresID=1;
 8001e14:	4b65      	ldr	r3, [pc, #404]	@ (8001fac <main+0x800>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
                    caso3_ejecutado=0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
                    pintarMenu();}
 8001e20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e24:	469c      	mov	ip, r3
 8001e26:	f000 f959 	bl	80020dc <pintarMenu.1>

                    if(EnterMenu==0)//Condicion para imprimir solo una vez la flecha de seleccion
 8001e2a:	4b5f      	ldr	r3, [pc, #380]	@ (8001fa8 <main+0x7fc>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f040 80b5 	bne.w	8001fa0 <main+0x7f4>
                    { drawArrow_borrar(0, 30);
 8001e36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e3a:	469c      	mov	ip, r3
 8001e3c:	211e      	movs	r1, #30
 8001e3e:	2000      	movs	r0, #0
 8001e40:	f000 f8ce 	bl	8001fe0 <drawArrow_borrar.2>
    	            drawArrow_borrar(0, 90);
 8001e44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e48:	469c      	mov	ip, r3
 8001e4a:	215a      	movs	r1, #90	@ 0x5a
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	f000 f8c7 	bl	8001fe0 <drawArrow_borrar.2>
    	            drawArrow(0, 60, RED);
 8001e52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e56:	469c      	mov	ip, r3
 8001e58:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001e5c:	213c      	movs	r1, #60	@ 0x3c
 8001e5e:	2000      	movs	r0, #0
 8001e60:	f7ff fc48 	bl	80016f4 <drawArrow.3>
                    }


       	   break;
 8001e64:	e09c      	b.n	8001fa0 <main+0x7f4>
    case 4:

    	   // porcentaje_duty_rojo
		  //  porcentaje_duty_azul
   	   HabilitoEnter=1;
 8001e66:	4b52      	ldr	r3, [pc, #328]	@ (8001fb0 <main+0x804>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	701a      	strb	r2, [r3, #0]

     	   if(EnterMenu==1)//Pregunto si ingreso el primer pulso de Enter
 8001e6c:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa8 <main+0x7fc>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d167      	bne.n	8001f46 <main+0x79a>

     	 {
     		   HabilitoPulsadoresID=0;//Deshabilito pulsador izquierdo y derecho
 8001e76:	4b4d      	ldr	r3, [pc, #308]	@ (8001fac <main+0x800>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]

               if(caso4_ejecutado==0)
 8001e7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d13c      	bne.n	8001efe <main+0x752>
               {     ILI9341_FillScreen(BLACK);
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff f923 	bl	80010d0 <ILI9341_FillScreen>
            	   caso4_ejecutado=1;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            	  ILI9341_DrawText("Led azul:", FONT6, 10, 10, BLUE, BLACK);
 8001e90:	2300      	movs	r3, #0
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	231f      	movs	r3, #31
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	230a      	movs	r3, #10
 8001e9a:	220a      	movs	r2, #10
 8001e9c:	4945      	ldr	r1, [pc, #276]	@ (8001fb4 <main+0x808>)
 8001e9e:	4846      	ldr	r0, [pc, #280]	@ (8001fb8 <main+0x80c>)
 8001ea0:	f7fe fce6 	bl	8000870 <ILI9341_DrawText>
            	  ILI9341_DrawText("Led rojo:", FONT6, 10, 50, RED, BLACK);
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	9301      	str	r3, [sp, #4]
 8001ea8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2332      	movs	r3, #50	@ 0x32
 8001eb0:	220a      	movs	r2, #10
 8001eb2:	4940      	ldr	r1, [pc, #256]	@ (8001fb4 <main+0x808>)
 8001eb4:	4841      	ldr	r0, [pc, #260]	@ (8001fbc <main+0x810>)
 8001eb6:	f7fe fcdb 	bl	8000870 <ILI9341_DrawText>

            	  ILI9341_DrawText(" %", FONT6, 160, 10, WHITE, BLACK);
 8001eba:	2300      	movs	r3, #0
 8001ebc:	9301      	str	r3, [sp, #4]
 8001ebe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	230a      	movs	r3, #10
 8001ec6:	22a0      	movs	r2, #160	@ 0xa0
 8001ec8:	493a      	ldr	r1, [pc, #232]	@ (8001fb4 <main+0x808>)
 8001eca:	483d      	ldr	r0, [pc, #244]	@ (8001fc0 <main+0x814>)
 8001ecc:	f7fe fcd0 	bl	8000870 <ILI9341_DrawText>
            	  ILI9341_DrawText(" %", FONT6, 160, 50, WHITE, BLACK);
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	2332      	movs	r3, #50	@ 0x32
 8001edc:	22a0      	movs	r2, #160	@ 0xa0
 8001ede:	4935      	ldr	r1, [pc, #212]	@ (8001fb4 <main+0x808>)
 8001ee0:	4837      	ldr	r0, [pc, #220]	@ (8001fc0 <main+0x814>)
 8001ee2:	f7fe fcc5 	bl	8000870 <ILI9341_DrawText>
            	  ILI9341_DrawText("Enter para regresar...", FONT4, 0, 300, GREEN, BLACK);
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	9301      	str	r3, [sp, #4]
 8001eea:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	4933      	ldr	r1, [pc, #204]	@ (8001fc4 <main+0x818>)
 8001ef8:	4833      	ldr	r0, [pc, #204]	@ (8001fc8 <main+0x81c>)
 8001efa:	f7fe fcb9 	bl	8000870 <ILI9341_DrawText>
               }




    	   sprintf(z, "%d ", (int)porcentaje_duty_rojo);
 8001efe:	4b33      	ldr	r3, [pc, #204]	@ (8001fcc <main+0x820>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	461a      	mov	r2, r3
 8001f04:	4932      	ldr	r1, [pc, #200]	@ (8001fd0 <main+0x824>)
 8001f06:	4833      	ldr	r0, [pc, #204]	@ (8001fd4 <main+0x828>)
 8001f08:	f004 fe0a 	bl	8006b20 <siprintf>
    	   sprintf(y, "%d ", (int)porcentaje_duty_azul);
 8001f0c:	4b32      	ldr	r3, [pc, #200]	@ (8001fd8 <main+0x82c>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	461a      	mov	r2, r3
 8001f12:	492f      	ldr	r1, [pc, #188]	@ (8001fd0 <main+0x824>)
 8001f14:	4831      	ldr	r0, [pc, #196]	@ (8001fdc <main+0x830>)
 8001f16:	f004 fe03 	bl	8006b20 <siprintf>
    	   ILI9341_DrawText(z, FONT6, 125, 10, BLUE   , BLACK);
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	231f      	movs	r3, #31
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	230a      	movs	r3, #10
 8001f24:	227d      	movs	r2, #125	@ 0x7d
 8001f26:	4923      	ldr	r1, [pc, #140]	@ (8001fb4 <main+0x808>)
 8001f28:	482a      	ldr	r0, [pc, #168]	@ (8001fd4 <main+0x828>)
 8001f2a:	f7fe fca1 	bl	8000870 <ILI9341_DrawText>
    	   ILI9341_DrawText(y, FONT6, 125, 50, RED   , BLACK);
 8001f2e:	2300      	movs	r3, #0
 8001f30:	9301      	str	r3, [sp, #4]
 8001f32:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	2332      	movs	r3, #50	@ 0x32
 8001f3a:	227d      	movs	r2, #125	@ 0x7d
 8001f3c:	491d      	ldr	r1, [pc, #116]	@ (8001fb4 <main+0x808>)
 8001f3e:	4827      	ldr	r0, [pc, #156]	@ (8001fdc <main+0x830>)
 8001f40:	f7fe fc96 	bl	8000870 <ILI9341_DrawText>
 8001f44:	e012      	b.n	8001f6c <main+0x7c0>
     	 }


           else if(EnterMenu==2)//Pregunto si ingreso el segundo pulso de Enter
 8001f46:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <main+0x7fc>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d10d      	bne.n	8001f6c <main+0x7c0>
             {EnterMenu=0;
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <main+0x7fc>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]
              HabilitoPulsadoresID=1;
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <main+0x800>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
              caso4_ejecutado=0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

              pintarMenu();
 8001f62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f66:	469c      	mov	ip, r3
 8001f68:	f000 f8b8 	bl	80020dc <pintarMenu.1>
             }


      	   if(EnterMenu==0)
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <main+0x7fc>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d116      	bne.n	8001fa4 <main+0x7f8>
      	   { drawArrow_borrar(0, 60);
 8001f76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f7a:	469c      	mov	ip, r3
 8001f7c:	213c      	movs	r1, #60	@ 0x3c
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f000 f82e 	bl	8001fe0 <drawArrow_borrar.2>
    	     drawArrow(0, 90, RED);
 8001f84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f88:	469c      	mov	ip, r3
 8001f8a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001f8e:	215a      	movs	r1, #90	@ 0x5a
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff fbaf 	bl	80016f4 <drawArrow.3>
      	   //  drawArrow(0, 0, RED);
      	   }


       	   break;
 8001f96:	e005      	b.n	8001fa4 <main+0x7f8>
    	   break;
 8001f98:	bf00      	nop
 8001f9a:	e47f      	b.n	800189c <main+0xf0>
       	   break;
 8001f9c:	bf00      	nop
 8001f9e:	e47d      	b.n	800189c <main+0xf0>
       	   break;
 8001fa0:	bf00      	nop
 8001fa2:	e47b      	b.n	800189c <main+0xf0>
       	   break;
 8001fa4:	bf00      	nop
 8001fa6:	e479      	b.n	800189c <main+0xf0>
 8001fa8:	20000150 	.word	0x20000150
 8001fac:	20000005 	.word	0x20000005
 8001fb0:	20000151 	.word	0x20000151
 8001fb4:	080092cc 	.word	0x080092cc
 8001fb8:	0800811c 	.word	0x0800811c
 8001fbc:	08008128 	.word	0x08008128
 8001fc0:	08008134 	.word	0x08008134
 8001fc4:	08008188 	.word	0x08008188
 8001fc8:	080080cc 	.word	0x080080cc
 8001fcc:	20000101 	.word	0x20000101
 8001fd0:	080080e4 	.word	0x080080e4
 8001fd4:	2000010c 	.word	0x2000010c
 8001fd8:	20000103 	.word	0x20000103
 8001fdc:	20000120 	.word	0x20000120

08001fe0 <drawArrow_borrar.2>:
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	460a      	mov	r2, r1
 8001fea:	80fb      	strh	r3, [r7, #6]
 8001fec:	4613      	mov	r3, r2
 8001fee:	80bb      	strh	r3, [r7, #4]
 8001ff0:	f8c7 c000 	str.w	ip, [r7]
    for (int j = 0; j < 5; j++)          // filas
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e042      	b.n	8002080 <drawArrow_borrar.2+0xa0>
        for (int i = 0; i < 5; i++)      // columnas
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	e039      	b.n	8002074 <drawArrow_borrar.2+0x94>
            if (arrow_borrar[j][i])
 8002000:	4923      	ldr	r1, [pc, #140]	@ (8002090 <drawArrow_borrar.2+0xb0>)
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	4613      	mov	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	18ca      	adds	r2, r1, r3
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4413      	add	r3, r2
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d02b      	beq.n	800206e <drawArrow_borrar.2+0x8e>
                for (int dy = 0; dy < SCALE; dy++)
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	e025      	b.n	8002068 <drawArrow_borrar.2+0x88>
                    for (int dx = 0; dx < SCALE; dx++)
 800201c:	2300      	movs	r3, #0
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	e01c      	b.n	800205c <drawArrow_borrar.2+0x7c>
                            x + i * SCALE + dx,
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	b29b      	uxth	r3, r3
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	b29a      	uxth	r2, r3
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	4413      	add	r3, r2
 800202e:	b29a      	uxth	r2, r3
                    	ILI9341_DrawPixel(
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	b29b      	uxth	r3, r3
 8002034:	4413      	add	r3, r2
 8002036:	b298      	uxth	r0, r3
                            y + j * SCALE + dy,
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	b29b      	uxth	r3, r3
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	b29a      	uxth	r2, r3
 8002040:	88bb      	ldrh	r3, [r7, #4]
 8002042:	4413      	add	r3, r2
 8002044:	b29a      	uxth	r2, r3
                    	ILI9341_DrawPixel(
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	b29b      	uxth	r3, r3
 800204a:	4413      	add	r3, r2
 800204c:	b29b      	uxth	r3, r3
 800204e:	2200      	movs	r2, #0
 8002050:	4619      	mov	r1, r3
 8002052:	f7ff f863 	bl	800111c <ILI9341_DrawPixel>
                    for (int dx = 0; dx < SCALE; dx++)
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	3301      	adds	r3, #1
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	2b03      	cmp	r3, #3
 8002060:	dddf      	ble.n	8002022 <drawArrow_borrar.2+0x42>
                for (int dy = 0; dy < SCALE; dy++)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	3301      	adds	r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2b03      	cmp	r3, #3
 800206c:	ddd6      	ble.n	800201c <drawArrow_borrar.2+0x3c>
        for (int i = 0; i < 5; i++)      // columnas
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3301      	adds	r3, #1
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b04      	cmp	r3, #4
 8002078:	ddc2      	ble.n	8002000 <drawArrow_borrar.2+0x20>
    for (int j = 0; j < 5; j++)          // filas
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	3301      	adds	r3, #1
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2b04      	cmp	r3, #4
 8002084:	ddb9      	ble.n	8001ffa <drawArrow_borrar.2+0x1a>
}
 8002086:	bf00      	nop
 8002088:	bf00      	nop
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	0800a1ec 	.word	0x0800a1ec

08002094 <GiroAnguloServo.0>:
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
 800209e:	f8c7 c000 	str.w	ip, [r7]
	pwmServo=(uint16_t)((angulo-0)*(PULSE_MAX-PULSE_MIN) / (180-0)+PULSE_MIN );
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	f240 726c 	movw	r2, #1900	@ 0x76c
 80020a8:	fb02 f303 	mul.w	r3, r2, r3
 80020ac:	4a09      	ldr	r2, [pc, #36]	@ (80020d4 <GiroAnguloServo.0+0x40>)
 80020ae:	fb82 1203 	smull	r1, r2, r2, r3
 80020b2:	441a      	add	r2, r3
 80020b4:	11d2      	asrs	r2, r2, #7
 80020b6:	17db      	asrs	r3, r3, #31
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	f203 2326 	addw	r3, r3, #550	@ 0x226
 80020c0:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,pwmServo);
 80020c2:	4b05      	ldr	r3, [pc, #20]	@ (80020d8 <GiroAnguloServo.0+0x44>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	89fa      	ldrh	r2, [r7, #14]
 80020c8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80020ca:	bf00      	nop
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr
 80020d4:	b60b60b7 	.word	0xb60b60b7
 80020d8:	2000023c 	.word	0x2000023c

080020dc <pintarMenu.1>:
{    ILI9341_FillScreen(BLACK);
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af02      	add	r7, sp, #8
 80020e2:	f8c7 c004 	str.w	ip, [r7, #4]
 80020e6:	2000      	movs	r0, #0
 80020e8:	f7fe fff2 	bl	80010d0 <ILI9341_FillScreen>
	 ILI9341_DrawText("Sonar", FONT6, 22, 0, WHITE, BLACK);
 80020ec:	2300      	movs	r3, #0
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020f4:	9300      	str	r3, [sp, #0]
 80020f6:	2300      	movs	r3, #0
 80020f8:	2216      	movs	r2, #22
 80020fa:	4914      	ldr	r1, [pc, #80]	@ (800214c <pintarMenu.1+0x70>)
 80020fc:	4814      	ldr	r0, [pc, #80]	@ (8002150 <pintarMenu.1+0x74>)
 80020fe:	f7fe fbb7 	bl	8000870 <ILI9341_DrawText>
	 ILI9341_DrawText("Seguimiento", FONT6, 22, 30, WHITE, BLACK);
 8002102:	2300      	movs	r3, #0
 8002104:	9301      	str	r3, [sp, #4]
 8002106:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	231e      	movs	r3, #30
 800210e:	2216      	movs	r2, #22
 8002110:	490e      	ldr	r1, [pc, #56]	@ (800214c <pintarMenu.1+0x70>)
 8002112:	4810      	ldr	r0, [pc, #64]	@ (8002154 <pintarMenu.1+0x78>)
 8002114:	f7fe fbac 	bl	8000870 <ILI9341_DrawText>
	 ILI9341_DrawText("Autores", FONT6, 22, 60, WHITE, BLACK);
 8002118:	2300      	movs	r3, #0
 800211a:	9301      	str	r3, [sp, #4]
 800211c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	233c      	movs	r3, #60	@ 0x3c
 8002124:	2216      	movs	r2, #22
 8002126:	4909      	ldr	r1, [pc, #36]	@ (800214c <pintarMenu.1+0x70>)
 8002128:	480b      	ldr	r0, [pc, #44]	@ (8002158 <pintarMenu.1+0x7c>)
 800212a:	f7fe fba1 	bl	8000870 <ILI9341_DrawText>
	 ILI9341_DrawText("Valores ADC", FONT6, 22, 90, WHITE, BLACK);
 800212e:	2300      	movs	r3, #0
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	235a      	movs	r3, #90	@ 0x5a
 800213a:	2216      	movs	r2, #22
 800213c:	4903      	ldr	r1, [pc, #12]	@ (800214c <pintarMenu.1+0x70>)
 800213e:	4807      	ldr	r0, [pc, #28]	@ (800215c <pintarMenu.1+0x80>)
 8002140:	f7fe fb96 	bl	8000870 <ILI9341_DrawText>
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	080092cc 	.word	0x080092cc
 8002150:	08008160 	.word	0x08008160
 8002154:	08008168 	.word	0x08008168
 8002158:	08008174 	.word	0x08008174
 800215c:	0800817c 	.word	0x0800817c

08002160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b094      	sub	sp, #80	@ 0x50
 8002164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800216a:	2228      	movs	r2, #40	@ 0x28
 800216c:	2100      	movs	r1, #0
 800216e:	4618      	mov	r0, r3
 8002170:	f004 fcf8 	bl	8006b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002184:	1d3b      	adds	r3, r7, #4
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002190:	2301      	movs	r3, #1
 8002192:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002194:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002198:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800219a:	2300      	movs	r3, #0
 800219c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800219e:	2301      	movs	r3, #1
 80021a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021a2:	2302      	movs	r3, #2
 80021a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021ac:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80021b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021b6:	4618      	mov	r0, r3
 80021b8:	f002 f8c4 	bl	8004344 <HAL_RCC_OscConfig>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80021c2:	f000 f949 	bl	8002458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021c6:	230f      	movs	r3, #15
 80021c8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021ca:	2302      	movs	r3, #2
 80021cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021d6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021d8:	2300      	movs	r3, #0
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2102      	movs	r1, #2
 80021e2:	4618      	mov	r0, r3
 80021e4:	f002 fb30 	bl	8004848 <HAL_RCC_ClockConfig>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80021ee:	f000 f933 	bl	8002458 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80021f2:	2302      	movs	r3, #2
 80021f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80021f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021fa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	4618      	mov	r0, r3
 8002200:	f002 fc7e 	bl	8004b00 <HAL_RCCEx_PeriphCLKConfig>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800220a:	f000 f925 	bl	8002458 <Error_Handler>
  }
}
 800220e:	bf00      	nop
 8002210:	3750      	adds	r7, #80	@ 0x50
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

//	HAL_GPIO_TogglePin(GPIOC, Led_Pin);
	   HAL_ADC_Start_DMA(&hadc1, canal_adc, 2);
 8002220:	2202      	movs	r2, #2
 8002222:	490e      	ldr	r1, [pc, #56]	@ (800225c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002224:	480e      	ldr	r0, [pc, #56]	@ (8002260 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002226:	f000 ff7b 	bl	8003120 <HAL_ADC_Start_DMA>
	   HAL_ADC_Start_IT(&hadc1);
 800222a:	480d      	ldr	r0, [pc, #52]	@ (8002260 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800222c:	f000 fec2 	bl	8002fb4 <HAL_ADC_Start_IT>

		if(contador>=1)
 8002230:	4b0c      	ldr	r3, [pc, #48]	@ (8002264 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	dd07      	ble.n	8002248 <HAL_TIM_PeriodElapsedCallback+0x30>
		{HAL_GPIO_TogglePin(GPIOC, Led_Pin);
 8002238:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800223c:	480a      	ldr	r0, [pc, #40]	@ (8002268 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800223e:	f002 f850 	bl	80042e2 <HAL_GPIO_TogglePin>
       	 contador=0;}
 8002242:	4b08      	ldr	r3, [pc, #32]	@ (8002264 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
		contador++;
 8002248:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a05      	ldr	r2, [pc, #20]	@ (8002264 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002250:	6013      	str	r3, [r2, #0]





}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200000f4 	.word	0x200000f4
 8002260:	20000080 	.word	0x20000080
 8002264:	20000104 	.word	0x20000104
 8002268:	40011000 	.word	0x40011000

0800226c <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{adc1=(uint16_t)canal_adc[0];
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	4b2e      	ldr	r3, [pc, #184]	@ (8002330 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	b29a      	uxth	r2, r3
 800227a:	4b2e      	ldr	r3, [pc, #184]	@ (8002334 <HAL_ADC_ConvCpltCallback+0xc8>)
 800227c:	801a      	strh	r2, [r3, #0]
 adc2=(uint16_t)canal_adc[1];
 800227e:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	b29a      	uxth	r2, r3
 8002284:	4b2c      	ldr	r3, [pc, #176]	@ (8002338 <HAL_ADC_ConvCpltCallback+0xcc>)
 8002286:	801a      	strh	r2, [r3, #0]



 duty_pwm_rojo=(uint8_t)((adc1*99)/4095);
 8002288:	4b2a      	ldr	r3, [pc, #168]	@ (8002334 <HAL_ADC_ConvCpltCallback+0xc8>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	461a      	mov	r2, r3
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	4413      	add	r3, r2
 8002298:	4a28      	ldr	r2, [pc, #160]	@ (800233c <HAL_ADC_ConvCpltCallback+0xd0>)
 800229a:	fb82 1203 	smull	r1, r2, r2, r3
 800229e:	441a      	add	r2, r3
 80022a0:	12d2      	asrs	r2, r2, #11
 80022a2:	17db      	asrs	r3, r3, #31
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	4b25      	ldr	r3, [pc, #148]	@ (8002340 <HAL_ADC_ConvCpltCallback+0xd4>)
 80022aa:	701a      	strb	r2, [r3, #0]
 porcentaje_duty_rojo=(uint8_t)((duty_pwm_rojo*100)/99);
 80022ac:	4b24      	ldr	r3, [pc, #144]	@ (8002340 <HAL_ADC_ConvCpltCallback+0xd4>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	2364      	movs	r3, #100	@ 0x64
 80022b4:	fb02 f303 	mul.w	r3, r2, r3
 80022b8:	4a22      	ldr	r2, [pc, #136]	@ (8002344 <HAL_ADC_ConvCpltCallback+0xd8>)
 80022ba:	fb82 1203 	smull	r1, r2, r2, r3
 80022be:	441a      	add	r2, r3
 80022c0:	1192      	asrs	r2, r2, #6
 80022c2:	17db      	asrs	r3, r3, #31
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002348 <HAL_ADC_ConvCpltCallback+0xdc>)
 80022ca:	701a      	strb	r2, [r3, #0]
 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1,porcentaje_duty_rojo);
 80022cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <HAL_ADC_ConvCpltCallback+0xdc>)
 80022ce:	781a      	ldrb	r2, [r3, #0]
 80022d0:	4b1e      	ldr	r3, [pc, #120]	@ (800234c <HAL_ADC_ConvCpltCallback+0xe0>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	635a      	str	r2, [r3, #52]	@ 0x34

 duty_pwm_azul=(uint8_t)((adc2*99)/4095);
 80022d6:	4b18      	ldr	r3, [pc, #96]	@ (8002338 <HAL_ADC_ConvCpltCallback+0xcc>)
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	461a      	mov	r2, r3
 80022dc:	4613      	mov	r3, r2
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	4413      	add	r3, r2
 80022e2:	015a      	lsls	r2, r3, #5
 80022e4:	4413      	add	r3, r2
 80022e6:	4a15      	ldr	r2, [pc, #84]	@ (800233c <HAL_ADC_ConvCpltCallback+0xd0>)
 80022e8:	fb82 1203 	smull	r1, r2, r2, r3
 80022ec:	441a      	add	r2, r3
 80022ee:	12d2      	asrs	r2, r2, #11
 80022f0:	17db      	asrs	r3, r3, #31
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	4b16      	ldr	r3, [pc, #88]	@ (8002350 <HAL_ADC_ConvCpltCallback+0xe4>)
 80022f8:	701a      	strb	r2, [r3, #0]
 porcentaje_duty_azul=(uint8_t)((duty_pwm_azul*100)/99);
 80022fa:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <HAL_ADC_ConvCpltCallback+0xe4>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	2364      	movs	r3, #100	@ 0x64
 8002302:	fb02 f303 	mul.w	r3, r2, r3
 8002306:	4a0f      	ldr	r2, [pc, #60]	@ (8002344 <HAL_ADC_ConvCpltCallback+0xd8>)
 8002308:	fb82 1203 	smull	r1, r2, r2, r3
 800230c:	441a      	add	r2, r3
 800230e:	1192      	asrs	r2, r2, #6
 8002310:	17db      	asrs	r3, r3, #31
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4b0f      	ldr	r3, [pc, #60]	@ (8002354 <HAL_ADC_ConvCpltCallback+0xe8>)
 8002318:	701a      	strb	r2, [r3, #0]
 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,porcentaje_duty_azul);
 800231a:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <HAL_ADC_ConvCpltCallback+0xe8>)
 800231c:	781a      	ldrb	r2, [r3, #0]
 800231e:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <HAL_ADC_ConvCpltCallback+0xe0>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	639a      	str	r2, [r3, #56]	@ 0x38


}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	200000f4 	.word	0x200000f4
 8002334:	200000fc 	.word	0x200000fc
 8002338:	200000fe 	.word	0x200000fe
 800233c:	80080081 	.word	0x80080081
 8002340:	20000100 	.word	0x20000100
 8002344:	a57eb503 	.word	0xa57eb503
 8002348:	20000101 	.word	0x20000101
 800234c:	200001f4 	.word	0x200001f4
 8002350:	20000102 	.word	0x20000102
 8002354:	20000103 	.word	0x20000103

08002358 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	80fb      	strh	r3, [r7, #6]


if(HabilitoEnter==1)
 8002362:	4b33      	ldr	r3, [pc, #204]	@ (8002430 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	b2db      	uxtb	r3, r3
 8002368:	2b01      	cmp	r3, #1
 800236a:	d11b      	bne.n	80023a4 <HAL_GPIO_EXTI_Callback+0x4c>
{
	if(GPIO_Pin==PulsadorCentral_Pin)
 800236c:	88fb      	ldrh	r3, [r7, #6]
 800236e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002372:	d117      	bne.n	80023a4 <HAL_GPIO_EXTI_Callback+0x4c>
	{
		muestraDeTiempoActual_central= HAL_GetTick();
 8002374:	f000 fd18 	bl	8002da8 <HAL_GetTick>
 8002378:	4603      	mov	r3, r0
 800237a:	4a2e      	ldr	r2, [pc, #184]	@ (8002434 <HAL_GPIO_EXTI_Callback+0xdc>)
 800237c:	6013      	str	r3, [r2, #0]
		if((muestraDeTiempoActual_central - ultimoPulso_central) >400)
 800237e:	4b2d      	ldr	r3, [pc, #180]	@ (8002434 <HAL_GPIO_EXTI_Callback+0xdc>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	4b2d      	ldr	r3, [pc, #180]	@ (8002438 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800238c:	d90a      	bls.n	80023a4 <HAL_GPIO_EXTI_Callback+0x4c>
		{
			ultimoPulso_central=muestraDeTiempoActual_central;
 800238e:	4b29      	ldr	r3, [pc, #164]	@ (8002434 <HAL_GPIO_EXTI_Callback+0xdc>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a29      	ldr	r2, [pc, #164]	@ (8002438 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002394:	6013      	str	r3, [r2, #0]
   			EnterMenu++;
 8002396:	4b29      	ldr	r3, [pc, #164]	@ (800243c <HAL_GPIO_EXTI_Callback+0xe4>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	3301      	adds	r3, #1
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	4b26      	ldr	r3, [pc, #152]	@ (800243c <HAL_GPIO_EXTI_Callback+0xe4>)
 80023a2:	701a      	strb	r2, [r3, #0]
		}
	}

}

if(HabilitoPulsadoresID==1)
 80023a4:	4b26      	ldr	r3, [pc, #152]	@ (8002440 <HAL_GPIO_EXTI_Callback+0xe8>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d13b      	bne.n	8002426 <HAL_GPIO_EXTI_Callback+0xce>
{

	if(GPIO_Pin==PulsadorIzquierdo_Pin)
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023b4:	d119      	bne.n	80023ea <HAL_GPIO_EXTI_Callback+0x92>
	{
		muestraDeTiempoActual_izquierdo= HAL_GetTick();
 80023b6:	f000 fcf7 	bl	8002da8 <HAL_GetTick>
 80023ba:	4603      	mov	r3, r0
 80023bc:	4a21      	ldr	r2, [pc, #132]	@ (8002444 <HAL_GPIO_EXTI_Callback+0xec>)
 80023be:	6013      	str	r3, [r2, #0]
		if(IndiceMenu<4)
 80023c0:	4b21      	ldr	r3, [pc, #132]	@ (8002448 <HAL_GPIO_EXTI_Callback+0xf0>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	d810      	bhi.n	80023ea <HAL_GPIO_EXTI_Callback+0x92>
		{
		if((muestraDeTiempoActual_izquierdo - ultimoPulso_izquierdo) >250)
 80023c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002444 <HAL_GPIO_EXTI_Callback+0xec>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b1f      	ldr	r3, [pc, #124]	@ (800244c <HAL_GPIO_EXTI_Callback+0xf4>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2bfa      	cmp	r3, #250	@ 0xfa
 80023d4:	d909      	bls.n	80023ea <HAL_GPIO_EXTI_Callback+0x92>
		{
			ultimoPulso_izquierdo=muestraDeTiempoActual_izquierdo;
 80023d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002444 <HAL_GPIO_EXTI_Callback+0xec>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a1c      	ldr	r2, [pc, #112]	@ (800244c <HAL_GPIO_EXTI_Callback+0xf4>)
 80023dc:	6013      	str	r3, [r2, #0]
			IndiceMenu++;
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <HAL_GPIO_EXTI_Callback+0xf0>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	3301      	adds	r3, #1
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b18      	ldr	r3, [pc, #96]	@ (8002448 <HAL_GPIO_EXTI_Callback+0xf0>)
 80023e8:	701a      	strb	r2, [r3, #0]





	if(GPIO_Pin==PulsadorDerecho_Pin)
 80023ea:	88fb      	ldrh	r3, [r7, #6]
 80023ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023f0:	d119      	bne.n	8002426 <HAL_GPIO_EXTI_Callback+0xce>
	{
		if(IndiceMenu>1)
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_GPIO_EXTI_Callback+0xf0>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d915      	bls.n	8002426 <HAL_GPIO_EXTI_Callback+0xce>
		{
		muestraDeTiempoActual_derecho= HAL_GetTick();
 80023fa:	f000 fcd5 	bl	8002da8 <HAL_GetTick>
 80023fe:	4603      	mov	r3, r0
 8002400:	4a13      	ldr	r2, [pc, #76]	@ (8002450 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002402:	6013      	str	r3, [r2, #0]
		if((muestraDeTiempoActual_derecho - ultimoPulso_derecho) >250)
 8002404:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_GPIO_EXTI_Callback+0xfc>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2bfa      	cmp	r3, #250	@ 0xfa
 8002410:	d909      	bls.n	8002426 <HAL_GPIO_EXTI_Callback+0xce>
		{ultimoPulso_derecho=muestraDeTiempoActual_derecho;
 8002412:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a0f      	ldr	r2, [pc, #60]	@ (8002454 <HAL_GPIO_EXTI_Callback+0xfc>)
 8002418:	6013      	str	r3, [r2, #0]
		 IndiceMenu--;}
 800241a:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_GPIO_EXTI_Callback+0xf0>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	3b01      	subs	r3, #1
 8002420:	b2da      	uxtb	r2, r3
 8002422:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002424:	701a      	strb	r2, [r3, #0]
		}
	}

}

}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000151 	.word	0x20000151
 8002434:	20000144 	.word	0x20000144
 8002438:	20000140 	.word	0x20000140
 800243c:	20000150 	.word	0x20000150
 8002440:	20000005 	.word	0x20000005
 8002444:	2000013c 	.word	0x2000013c
 8002448:	20000004 	.word	0x20000004
 800244c:	20000138 	.word	0x20000138
 8002450:	2000014c 	.word	0x2000014c
 8002454:	20000148 	.word	0x20000148

08002458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800245c:	b672      	cpsid	i
}
 800245e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <Error_Handler+0x8>

08002464 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002468:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <MX_SPI1_Init+0x64>)
 800246a:	4a18      	ldr	r2, [pc, #96]	@ (80024cc <MX_SPI1_Init+0x68>)
 800246c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800246e:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <MX_SPI1_Init+0x64>)
 8002470:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002474:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002476:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <MX_SPI1_Init+0x64>)
 8002478:	2200      	movs	r2, #0
 800247a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800247c:	4b12      	ldr	r3, [pc, #72]	@ (80024c8 <MX_SPI1_Init+0x64>)
 800247e:	2200      	movs	r2, #0
 8002480:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002482:	4b11      	ldr	r3, [pc, #68]	@ (80024c8 <MX_SPI1_Init+0x64>)
 8002484:	2200      	movs	r2, #0
 8002486:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <MX_SPI1_Init+0x64>)
 800248a:	2200      	movs	r2, #0
 800248c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800248e:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <MX_SPI1_Init+0x64>)
 8002490:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002494:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002496:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <MX_SPI1_Init+0x64>)
 8002498:	2208      	movs	r2, #8
 800249a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <MX_SPI1_Init+0x64>)
 800249e:	2200      	movs	r2, #0
 80024a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024a2:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <MX_SPI1_Init+0x64>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024a8:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <MX_SPI1_Init+0x64>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <MX_SPI1_Init+0x64>)
 80024b0:	220a      	movs	r2, #10
 80024b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024b4:	4804      	ldr	r0, [pc, #16]	@ (80024c8 <MX_SPI1_Init+0x64>)
 80024b6:	f002 fbd9 	bl	8004c6c <HAL_SPI_Init>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80024c0:	f7ff ffca 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20000154 	.word	0x20000154
 80024cc:	40013000 	.word	0x40013000

080024d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d8:	f107 0310 	add.w	r3, r7, #16
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2c      	ldr	r2, [pc, #176]	@ (800259c <HAL_SPI_MspInit+0xcc>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d151      	bne.n	8002594 <HAL_SPI_MspInit+0xc4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024f0:	4b2b      	ldr	r3, [pc, #172]	@ (80025a0 <HAL_SPI_MspInit+0xd0>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	@ (80025a0 <HAL_SPI_MspInit+0xd0>)
 80024f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024fa:	6193      	str	r3, [r2, #24]
 80024fc:	4b28      	ldr	r3, [pc, #160]	@ (80025a0 <HAL_SPI_MspInit+0xd0>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002508:	4b25      	ldr	r3, [pc, #148]	@ (80025a0 <HAL_SPI_MspInit+0xd0>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	4a24      	ldr	r2, [pc, #144]	@ (80025a0 <HAL_SPI_MspInit+0xd0>)
 800250e:	f043 0304 	orr.w	r3, r3, #4
 8002512:	6193      	str	r3, [r2, #24]
 8002514:	4b22      	ldr	r3, [pc, #136]	@ (80025a0 <HAL_SPI_MspInit+0xd0>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002520:	23a0      	movs	r3, #160	@ 0xa0
 8002522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002524:	2302      	movs	r3, #2
 8002526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002528:	2303      	movs	r3, #3
 800252a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800252c:	f107 0310 	add.w	r3, r7, #16
 8002530:	4619      	mov	r1, r3
 8002532:	481c      	ldr	r0, [pc, #112]	@ (80025a4 <HAL_SPI_MspInit+0xd4>)
 8002534:	f001 fd22 	bl	8003f7c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002538:	4b1b      	ldr	r3, [pc, #108]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 800253a:	4a1c      	ldr	r2, [pc, #112]	@ (80025ac <HAL_SPI_MspInit+0xdc>)
 800253c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800253e:	4b1a      	ldr	r3, [pc, #104]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 8002540:	2210      	movs	r2, #16
 8002542:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002544:	4b18      	ldr	r3, [pc, #96]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800254a:	4b17      	ldr	r3, [pc, #92]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 800254c:	2280      	movs	r2, #128	@ 0x80
 800254e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002550:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 8002552:	2200      	movs	r2, #0
 8002554:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002556:	4b14      	ldr	r3, [pc, #80]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 8002558:	2200      	movs	r2, #0
 800255a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800255c:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 800255e:	2200      	movs	r2, #0
 8002560:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002562:	4b11      	ldr	r3, [pc, #68]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 8002564:	2200      	movs	r2, #0
 8002566:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002568:	480f      	ldr	r0, [pc, #60]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 800256a:	f001 faa1 	bl	8003ab0 <HAL_DMA_Init>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8002574:	f7ff ff70 	bl	8002458 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4a0b      	ldr	r2, [pc, #44]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 800257c:	649a      	str	r2, [r3, #72]	@ 0x48
 800257e:	4a0a      	ldr	r2, [pc, #40]	@ (80025a8 <HAL_SPI_MspInit+0xd8>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002584:	2200      	movs	r2, #0
 8002586:	2100      	movs	r1, #0
 8002588:	2023      	movs	r0, #35	@ 0x23
 800258a:	f001 fa5a 	bl	8003a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800258e:	2023      	movs	r0, #35	@ 0x23
 8002590:	f001 fa73 	bl	8003a7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002594:	bf00      	nop
 8002596:	3720      	adds	r7, #32
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40013000 	.word	0x40013000
 80025a0:	40021000 	.word	0x40021000
 80025a4:	40010800 	.word	0x40010800
 80025a8:	200001ac 	.word	0x200001ac
 80025ac:	40020030 	.word	0x40020030

080025b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80025b6:	4b15      	ldr	r3, [pc, #84]	@ (800260c <HAL_MspInit+0x5c>)
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	4a14      	ldr	r2, [pc, #80]	@ (800260c <HAL_MspInit+0x5c>)
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	6193      	str	r3, [r2, #24]
 80025c2:	4b12      	ldr	r3, [pc, #72]	@ (800260c <HAL_MspInit+0x5c>)
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	60bb      	str	r3, [r7, #8]
 80025cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ce:	4b0f      	ldr	r3, [pc, #60]	@ (800260c <HAL_MspInit+0x5c>)
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	4a0e      	ldr	r2, [pc, #56]	@ (800260c <HAL_MspInit+0x5c>)
 80025d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025d8:	61d3      	str	r3, [r2, #28]
 80025da:	4b0c      	ldr	r3, [pc, #48]	@ (800260c <HAL_MspInit+0x5c>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e2:	607b      	str	r3, [r7, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <HAL_MspInit+0x60>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <HAL_MspInit+0x60>)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002602:	bf00      	nop
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr
 800260c:	40021000 	.word	0x40021000
 8002610:	40010000 	.word	0x40010000

08002614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <NMI_Handler+0x4>

0800261c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <HardFault_Handler+0x4>

08002624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002628:	bf00      	nop
 800262a:	e7fd      	b.n	8002628 <MemManage_Handler+0x4>

0800262c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <BusFault_Handler+0x4>

08002634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <UsageFault_Handler+0x4>

0800263c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002664:	f000 fb8e 	bl	8002d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	bd80      	pop	{r7, pc}

0800266c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002670:	4802      	ldr	r0, [pc, #8]	@ (800267c <DMA1_Channel1_IRQHandler+0x10>)
 8002672:	f001 fb4f 	bl	8003d14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	200000b0 	.word	0x200000b0

08002680 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002684:	4802      	ldr	r0, [pc, #8]	@ (8002690 <DMA1_Channel3_IRQHandler+0x10>)
 8002686:	f001 fb45 	bl	8003d14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	200001ac 	.word	0x200001ac

08002694 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002698:	4802      	ldr	r0, [pc, #8]	@ (80026a4 <ADC1_2_IRQHandler+0x10>)
 800269a:	f000 fe1f 	bl	80032dc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000080 	.word	0x20000080

080026a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80026ac:	4802      	ldr	r0, [pc, #8]	@ (80026b8 <TIM4_IRQHandler+0x10>)
 80026ae:	f003 fa8b 	bl	8005bc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	200002cc 	.word	0x200002cc

080026bc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80026c0:	4802      	ldr	r0, [pc, #8]	@ (80026cc <SPI1_IRQHandler+0x10>)
 80026c2:	f002 fd4d 	bl	8005160 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000154 	.word	0x20000154

080026d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PulsadorIzquierdo_Pin);
 80026d4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80026d8:	f001 fe1c 	bl	8004314 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PulsadorCentral_Pin);
 80026dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80026e0:	f001 fe18 	bl	8004314 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PulsadorDerecho_Pin);
 80026e4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80026e8:	f001 fe14 	bl	8004314 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80026ec:	bf00      	nop
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026f8:	4a14      	ldr	r2, [pc, #80]	@ (800274c <_sbrk+0x5c>)
 80026fa:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <_sbrk+0x60>)
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002704:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <_sbrk+0x64>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d102      	bne.n	8002712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800270c:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <_sbrk+0x64>)
 800270e:	4a12      	ldr	r2, [pc, #72]	@ (8002758 <_sbrk+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <_sbrk+0x64>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	429a      	cmp	r2, r3
 800271e:	d207      	bcs.n	8002730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002720:	f004 fa28 	bl	8006b74 <__errno>
 8002724:	4603      	mov	r3, r0
 8002726:	220c      	movs	r2, #12
 8002728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800272a:	f04f 33ff 	mov.w	r3, #4294967295
 800272e:	e009      	b.n	8002744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002730:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002736:	4b07      	ldr	r3, [pc, #28]	@ (8002754 <_sbrk+0x64>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	4a05      	ldr	r2, [pc, #20]	@ (8002754 <_sbrk+0x64>)
 8002740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002742:	68fb      	ldr	r3, [r7, #12]
}
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20005000 	.word	0x20005000
 8002750:	00000400 	.word	0x00000400
 8002754:	200001f0 	.word	0x200001f0
 8002758:	20000460 	.word	0x20000460

0800275c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b092      	sub	sp, #72	@ 0x48
 800276c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800276e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	609a      	str	r2, [r3, #8]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	611a      	str	r2, [r3, #16]
 8002788:	615a      	str	r2, [r3, #20]
 800278a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800278c:	1d3b      	adds	r3, r7, #4
 800278e:	2220      	movs	r2, #32
 8002790:	2100      	movs	r1, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f004 f9e6 	bl	8006b64 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002798:	4b38      	ldr	r3, [pc, #224]	@ (800287c <MX_TIM1_Init+0x114>)
 800279a:	4a39      	ldr	r2, [pc, #228]	@ (8002880 <MX_TIM1_Init+0x118>)
 800279c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800279e:	4b37      	ldr	r3, [pc, #220]	@ (800287c <MX_TIM1_Init+0x114>)
 80027a0:	2247      	movs	r2, #71	@ 0x47
 80027a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027a4:	4b35      	ldr	r3, [pc, #212]	@ (800287c <MX_TIM1_Init+0x114>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80027aa:	4b34      	ldr	r3, [pc, #208]	@ (800287c <MX_TIM1_Init+0x114>)
 80027ac:	2263      	movs	r2, #99	@ 0x63
 80027ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b0:	4b32      	ldr	r3, [pc, #200]	@ (800287c <MX_TIM1_Init+0x114>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027b6:	4b31      	ldr	r3, [pc, #196]	@ (800287c <MX_TIM1_Init+0x114>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027bc:	4b2f      	ldr	r3, [pc, #188]	@ (800287c <MX_TIM1_Init+0x114>)
 80027be:	2200      	movs	r2, #0
 80027c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80027c2:	482e      	ldr	r0, [pc, #184]	@ (800287c <MX_TIM1_Init+0x114>)
 80027c4:	f002 fffe 	bl	80057c4 <HAL_TIM_PWM_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80027ce:	f7ff fe43 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80027de:	4619      	mov	r1, r3
 80027e0:	4826      	ldr	r0, [pc, #152]	@ (800287c <MX_TIM1_Init+0x114>)
 80027e2:	f004 f8db 	bl	800699c <HAL_TIMEx_MasterConfigSynchronization>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80027ec:	f7ff fe34 	bl	8002458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027f0:	2360      	movs	r3, #96	@ 0x60
 80027f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027f8:	2300      	movs	r3, #0
 80027fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80027fc:	2300      	movs	r3, #0
 80027fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002800:	2300      	movs	r3, #0
 8002802:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002804:	2300      	movs	r3, #0
 8002806:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002808:	2300      	movs	r3, #0
 800280a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800280c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002810:	2200      	movs	r2, #0
 8002812:	4619      	mov	r1, r3
 8002814:	4819      	ldr	r0, [pc, #100]	@ (800287c <MX_TIM1_Init+0x114>)
 8002816:	f003 fb63 	bl	8005ee0 <HAL_TIM_PWM_ConfigChannel>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8002820:	f7ff fe1a 	bl	8002458 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002824:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002828:	2204      	movs	r2, #4
 800282a:	4619      	mov	r1, r3
 800282c:	4813      	ldr	r0, [pc, #76]	@ (800287c <MX_TIM1_Init+0x114>)
 800282e:	f003 fb57 	bl	8005ee0 <HAL_TIM_PWM_ConfigChannel>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8002838:	f7ff fe0e 	bl	8002458 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800283c:	2300      	movs	r3, #0
 800283e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002848:	2300      	movs	r3, #0
 800284a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002850:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002854:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002856:	2300      	movs	r3, #0
 8002858:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800285a:	1d3b      	adds	r3, r7, #4
 800285c:	4619      	mov	r1, r3
 800285e:	4807      	ldr	r0, [pc, #28]	@ (800287c <MX_TIM1_Init+0x114>)
 8002860:	f004 f8fa 	bl	8006a58 <HAL_TIMEx_ConfigBreakDeadTime>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800286a:	f7ff fdf5 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800286e:	4803      	ldr	r0, [pc, #12]	@ (800287c <MX_TIM1_Init+0x114>)
 8002870:	f000 f9b6 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 8002874:	bf00      	nop
 8002876:	3748      	adds	r7, #72	@ 0x48
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	200001f4 	.word	0x200001f4
 8002880:	40012c00 	.word	0x40012c00

08002884 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b08a      	sub	sp, #40	@ 0x28
 8002888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800288a:	f107 0320 	add.w	r3, r7, #32
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002894:	1d3b      	adds	r3, r7, #4
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	60da      	str	r2, [r3, #12]
 80028a0:	611a      	str	r2, [r3, #16]
 80028a2:	615a      	str	r2, [r3, #20]
 80028a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028a6:	4b22      	ldr	r3, [pc, #136]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028ac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80028ae:	4b20      	ldr	r3, [pc, #128]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028b0:	2247      	movs	r2, #71	@ 0x47
 80028b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80028ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028bc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80028c0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028c8:	4b19      	ldr	r3, [pc, #100]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80028ce:	4818      	ldr	r0, [pc, #96]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028d0:	f002 ff78 	bl	80057c4 <HAL_TIM_PWM_Init>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80028da:	f7ff fdbd 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028de:	2300      	movs	r3, #0
 80028e0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e2:	2300      	movs	r3, #0
 80028e4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028e6:	f107 0320 	add.w	r3, r7, #32
 80028ea:	4619      	mov	r1, r3
 80028ec:	4810      	ldr	r0, [pc, #64]	@ (8002930 <MX_TIM2_Init+0xac>)
 80028ee:	f004 f855 	bl	800699c <HAL_TIMEx_MasterConfigSynchronization>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80028f8:	f7ff fdae 	bl	8002458 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028fc:	2360      	movs	r3, #96	@ 0x60
 80028fe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002904:	2300      	movs	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	2200      	movs	r2, #0
 8002910:	4619      	mov	r1, r3
 8002912:	4807      	ldr	r0, [pc, #28]	@ (8002930 <MX_TIM2_Init+0xac>)
 8002914:	f003 fae4 	bl	8005ee0 <HAL_TIM_PWM_ConfigChannel>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800291e:	f7ff fd9b 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002922:	4803      	ldr	r0, [pc, #12]	@ (8002930 <MX_TIM2_Init+0xac>)
 8002924:	f000 f95c 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 8002928:	bf00      	nop
 800292a:	3728      	adds	r7, #40	@ 0x28
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	2000023c 	.word	0x2000023c

08002934 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800293a:	f107 0310 	add.w	r3, r7, #16
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002944:	463b      	mov	r3, r7
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	605a      	str	r2, [r3, #4]
 800294c:	609a      	str	r2, [r3, #8]
 800294e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002950:	4b25      	ldr	r3, [pc, #148]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 8002952:	4a26      	ldr	r2, [pc, #152]	@ (80029ec <MX_TIM3_Init+0xb8>)
 8002954:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002956:	4b24      	ldr	r3, [pc, #144]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 8002958:	2247      	movs	r2, #71	@ 0x47
 800295a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800295c:	4b22      	ldr	r3, [pc, #136]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 800295e:	2200      	movs	r2, #0
 8002960:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002962:	4b21      	ldr	r3, [pc, #132]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 8002964:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002968:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800296a:	4b1f      	ldr	r3, [pc, #124]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 800296c:	2200      	movs	r2, #0
 800296e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002970:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 8002972:	2200      	movs	r2, #0
 8002974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002976:	481c      	ldr	r0, [pc, #112]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 8002978:	f003 f816 	bl	80059a8 <HAL_TIM_IC_Init>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002982:	f7ff fd69 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002986:	2300      	movs	r3, #0
 8002988:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800298e:	f107 0310 	add.w	r3, r7, #16
 8002992:	4619      	mov	r1, r3
 8002994:	4814      	ldr	r0, [pc, #80]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 8002996:	f004 f801 	bl	800699c <HAL_TIMEx_MasterConfigSynchronization>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80029a0:	f7ff fd5a 	bl	8002458 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029a4:	2300      	movs	r3, #0
 80029a6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80029a8:	2301      	movs	r3, #1
 80029aa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80029b4:	463b      	mov	r3, r7
 80029b6:	2200      	movs	r2, #0
 80029b8:	4619      	mov	r1, r3
 80029ba:	480b      	ldr	r0, [pc, #44]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 80029bc:	f003 f9f4 	bl	8005da8 <HAL_TIM_IC_ConfigChannel>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80029c6:	f7ff fd47 	bl	8002458 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80029ca:	463b      	mov	r3, r7
 80029cc:	2204      	movs	r2, #4
 80029ce:	4619      	mov	r1, r3
 80029d0:	4805      	ldr	r0, [pc, #20]	@ (80029e8 <MX_TIM3_Init+0xb4>)
 80029d2:	f003 f9e9 	bl	8005da8 <HAL_TIM_IC_ConfigChannel>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80029dc:	f7ff fd3c 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029e0:	bf00      	nop
 80029e2:	3718      	adds	r7, #24
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	20000284 	.word	0x20000284
 80029ec:	40000400 	.word	0x40000400

080029f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b088      	sub	sp, #32
 80029f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80029f6:	f107 030c 	add.w	r3, r7, #12
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	609a      	str	r2, [r3, #8]
 8002a02:	60da      	str	r2, [r3, #12]
 8002a04:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a10:	4a1e      	ldr	r2, [pc, #120]	@ (8002a8c <MX_TIM4_Init+0x9c>)
 8002a12:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8002a14:	4b1c      	ldr	r3, [pc, #112]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a16:	2247      	movs	r2, #71	@ 0x47
 8002a18:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002a20:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a26:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a28:	4b17      	ldr	r3, [pc, #92]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a2e:	4b16      	ldr	r3, [pc, #88]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002a34:	4814      	ldr	r0, [pc, #80]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a36:	f002 fdda 	bl	80055ee <HAL_TIM_Base_Init>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002a40:	f7ff fd0a 	bl	8002458 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002a44:	2300      	movs	r3, #0
 8002a46:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002a4c:	f107 030c 	add.w	r3, r7, #12
 8002a50:	4619      	mov	r1, r3
 8002a52:	480d      	ldr	r0, [pc, #52]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a54:	f003 fb06 	bl	8006064 <HAL_TIM_SlaveConfigSynchro>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002a5e:	f7ff fcfb 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a62:	2300      	movs	r3, #0
 8002a64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a66:	2300      	movs	r3, #0
 8002a68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a6a:	1d3b      	adds	r3, r7, #4
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4806      	ldr	r0, [pc, #24]	@ (8002a88 <MX_TIM4_Init+0x98>)
 8002a70:	f003 ff94 	bl	800699c <HAL_TIMEx_MasterConfigSynchronization>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002a7a:	f7ff fced 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a7e:	bf00      	nop
 8002a80:	3720      	adds	r7, #32
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200002cc 	.word	0x200002cc
 8002a8c:	40000800 	.word	0x40000800

08002a90 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a12      	ldr	r2, [pc, #72]	@ (8002ae8 <HAL_TIM_PWM_MspInit+0x58>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d10c      	bne.n	8002abc <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002aa2:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <HAL_TIM_PWM_MspInit+0x5c>)
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	4a11      	ldr	r2, [pc, #68]	@ (8002aec <HAL_TIM_PWM_MspInit+0x5c>)
 8002aa8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002aac:	6193      	str	r3, [r2, #24]
 8002aae:	4b0f      	ldr	r3, [pc, #60]	@ (8002aec <HAL_TIM_PWM_MspInit+0x5c>)
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002aba:	e010      	b.n	8002ade <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM2)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ac4:	d10b      	bne.n	8002ade <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ac6:	4b09      	ldr	r3, [pc, #36]	@ (8002aec <HAL_TIM_PWM_MspInit+0x5c>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	4a08      	ldr	r2, [pc, #32]	@ (8002aec <HAL_TIM_PWM_MspInit+0x5c>)
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	61d3      	str	r3, [r2, #28]
 8002ad2:	4b06      	ldr	r3, [pc, #24]	@ (8002aec <HAL_TIM_PWM_MspInit+0x5c>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	68bb      	ldr	r3, [r7, #8]
}
 8002ade:	bf00      	nop
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	40012c00 	.word	0x40012c00
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b08a      	sub	sp, #40	@ 0x28
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af8:	f107 0314 	add.w	r3, r7, #20
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	605a      	str	r2, [r3, #4]
 8002b02:	609a      	str	r2, [r3, #8]
 8002b04:	60da      	str	r2, [r3, #12]
  if(tim_icHandle->Instance==TIM3)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002b84 <HAL_TIM_IC_MspInit+0x94>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d135      	bne.n	8002b7c <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b10:	4b1d      	ldr	r3, [pc, #116]	@ (8002b88 <HAL_TIM_IC_MspInit+0x98>)
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	4a1c      	ldr	r2, [pc, #112]	@ (8002b88 <HAL_TIM_IC_MspInit+0x98>)
 8002b16:	f043 0302 	orr.w	r3, r3, #2
 8002b1a:	61d3      	str	r3, [r2, #28]
 8002b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b88 <HAL_TIM_IC_MspInit+0x98>)
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b28:	4b17      	ldr	r3, [pc, #92]	@ (8002b88 <HAL_TIM_IC_MspInit+0x98>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	4a16      	ldr	r2, [pc, #88]	@ (8002b88 <HAL_TIM_IC_MspInit+0x98>)
 8002b2e:	f043 0308 	orr.w	r3, r3, #8
 8002b32:	6193      	str	r3, [r2, #24]
 8002b34:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <HAL_TIM_IC_MspInit+0x98>)
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Eco1_Pin|Eco2_Pin;
 8002b40:	2330      	movs	r3, #48	@ 0x30
 8002b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4c:	f107 0314 	add.w	r3, r7, #20
 8002b50:	4619      	mov	r1, r3
 8002b52:	480e      	ldr	r0, [pc, #56]	@ (8002b8c <HAL_TIM_IC_MspInit+0x9c>)
 8002b54:	f001 fa12 	bl	8003f7c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002b58:	4b0d      	ldr	r3, [pc, #52]	@ (8002b90 <HAL_TIM_IC_MspInit+0xa0>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b68:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b76:	4a06      	ldr	r2, [pc, #24]	@ (8002b90 <HAL_TIM_IC_MspInit+0xa0>)
 8002b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	3728      	adds	r7, #40	@ 0x28
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40000400 	.word	0x40000400
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40010c00 	.word	0x40010c00
 8002b90:	40010000 	.word	0x40010000

08002b94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd8 <HAL_TIM_Base_MspInit+0x44>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d113      	bne.n	8002bce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bdc <HAL_TIM_Base_MspInit+0x48>)
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	4a0c      	ldr	r2, [pc, #48]	@ (8002bdc <HAL_TIM_Base_MspInit+0x48>)
 8002bac:	f043 0304 	orr.w	r3, r3, #4
 8002bb0:	61d3      	str	r3, [r2, #28]
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bdc <HAL_TIM_Base_MspInit+0x48>)
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	f003 0304 	and.w	r3, r3, #4
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	201e      	movs	r0, #30
 8002bc4:	f000 ff3d 	bl	8003a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bc8:	201e      	movs	r0, #30
 8002bca:	f000 ff56 	bl	8003a7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002bce:	bf00      	nop
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40000800 	.word	0x40000800
 8002bdc:	40021000 	.word	0x40021000

08002be0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08a      	sub	sp, #40	@ 0x28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 0314 	add.w	r3, r7, #20
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a28      	ldr	r2, [pc, #160]	@ (8002c9c <HAL_TIM_MspPostInit+0xbc>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d119      	bne.n	8002c34 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c00:	4b27      	ldr	r3, [pc, #156]	@ (8002ca0 <HAL_TIM_MspPostInit+0xc0>)
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	4a26      	ldr	r2, [pc, #152]	@ (8002ca0 <HAL_TIM_MspPostInit+0xc0>)
 8002c06:	f043 0304 	orr.w	r3, r3, #4
 8002c0a:	6193      	str	r3, [r2, #24]
 8002c0c:	4b24      	ldr	r3, [pc, #144]	@ (8002ca0 <HAL_TIM_MspPostInit+0xc0>)
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	613b      	str	r3, [r7, #16]
 8002c16:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c18:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c22:	2302      	movs	r3, #2
 8002c24:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c26:	f107 0314 	add.w	r3, r7, #20
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	481d      	ldr	r0, [pc, #116]	@ (8002ca4 <HAL_TIM_MspPostInit+0xc4>)
 8002c2e:	f001 f9a5 	bl	8003f7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c32:	e02f      	b.n	8002c94 <HAL_TIM_MspPostInit+0xb4>
  else if(timHandle->Instance==TIM2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c3c:	d12a      	bne.n	8002c94 <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ca0 <HAL_TIM_MspPostInit+0xc0>)
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	4a17      	ldr	r2, [pc, #92]	@ (8002ca0 <HAL_TIM_MspPostInit+0xc0>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6193      	str	r3, [r2, #24]
 8002c4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <HAL_TIM_MspPostInit+0xc0>)
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2302      	movs	r3, #2
 8002c62:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c64:	f107 0314 	add.w	r3, r7, #20
 8002c68:	4619      	mov	r1, r3
 8002c6a:	480e      	ldr	r0, [pc, #56]	@ (8002ca4 <HAL_TIM_MspPostInit+0xc4>)
 8002c6c:	f001 f986 	bl	8003f7c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002c70:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <HAL_TIM_MspPostInit+0xc8>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c80:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002c84:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8e:	4a06      	ldr	r2, [pc, #24]	@ (8002ca8 <HAL_TIM_MspPostInit+0xc8>)
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	6053      	str	r3, [r2, #4]
}
 8002c94:	bf00      	nop
 8002c96:	3728      	adds	r7, #40	@ 0x28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40012c00 	.word	0x40012c00
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40010800 	.word	0x40010800
 8002ca8:	40010000 	.word	0x40010000

08002cac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002cac:	f7ff fd56 	bl	800275c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cb0:	480b      	ldr	r0, [pc, #44]	@ (8002ce0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002cb2:	490c      	ldr	r1, [pc, #48]	@ (8002ce4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002cb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cb8:	e002      	b.n	8002cc0 <LoopCopyDataInit>

08002cba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cbe:	3304      	adds	r3, #4

08002cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cc4:	d3f9      	bcc.n	8002cba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cc6:	4a09      	ldr	r2, [pc, #36]	@ (8002cec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002cc8:	4c09      	ldr	r4, [pc, #36]	@ (8002cf0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ccc:	e001      	b.n	8002cd2 <LoopFillZerobss>

08002cce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cd0:	3204      	adds	r2, #4

08002cd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cd4:	d3fb      	bcc.n	8002cce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cd6:	f003 ff53 	bl	8006b80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cda:	f7fe fd67 	bl	80017ac <main>
  bx lr
 8002cde:	4770      	bx	lr
  ldr r0, =_sdata
 8002ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ce4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002ce8:	0800a638 	.word	0x0800a638
  ldr r2, =_sbss
 8002cec:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002cf0:	20000460 	.word	0x20000460

08002cf4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002cf4:	e7fe      	b.n	8002cf4 <CAN1_RX1_IRQHandler>
	...

08002cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cfc:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <HAL_Init+0x28>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a07      	ldr	r2, [pc, #28]	@ (8002d20 <HAL_Init+0x28>)
 8002d02:	f043 0310 	orr.w	r3, r3, #16
 8002d06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d08:	2003      	movs	r0, #3
 8002d0a:	f000 fe8f 	bl	8003a2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d0e:	200f      	movs	r0, #15
 8002d10:	f000 f808 	bl	8002d24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d14:	f7ff fc4c 	bl	80025b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40022000 	.word	0x40022000

08002d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d2c:	4b12      	ldr	r3, [pc, #72]	@ (8002d78 <HAL_InitTick+0x54>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4b12      	ldr	r3, [pc, #72]	@ (8002d7c <HAL_InitTick+0x58>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	4619      	mov	r1, r3
 8002d36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 fea7 	bl	8003a96 <HAL_SYSTICK_Config>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e00e      	b.n	8002d70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b0f      	cmp	r3, #15
 8002d56:	d80a      	bhi.n	8002d6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d58:	2200      	movs	r2, #0
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d60:	f000 fe6f 	bl	8003a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d64:	4a06      	ldr	r2, [pc, #24]	@ (8002d80 <HAL_InitTick+0x5c>)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	e000      	b.n	8002d70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	20000008 	.word	0x20000008
 8002d7c:	20000010 	.word	0x20000010
 8002d80:	2000000c 	.word	0x2000000c

08002d84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d88:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <HAL_IncTick+0x1c>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	4b05      	ldr	r3, [pc, #20]	@ (8002da4 <HAL_IncTick+0x20>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4413      	add	r3, r2
 8002d94:	4a03      	ldr	r2, [pc, #12]	@ (8002da4 <HAL_IncTick+0x20>)
 8002d96:	6013      	str	r3, [r2, #0]
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	20000010 	.word	0x20000010
 8002da4:	20000314 	.word	0x20000314

08002da8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  return uwTick;
 8002dac:	4b02      	ldr	r3, [pc, #8]	@ (8002db8 <HAL_GetTick+0x10>)
 8002dae:	681b      	ldr	r3, [r3, #0]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr
 8002db8:	20000314 	.word	0x20000314

08002dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dc4:	f7ff fff0 	bl	8002da8 <HAL_GetTick>
 8002dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd4:	d005      	beq.n	8002de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e00 <HAL_Delay+0x44>)
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	461a      	mov	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4413      	add	r3, r2
 8002de0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002de2:	bf00      	nop
 8002de4:	f7ff ffe0 	bl	8002da8 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d8f7      	bhi.n	8002de4 <HAL_Delay+0x28>
  {
  }
}
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20000010 	.word	0x20000010

08002e04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e0be      	b.n	8002fa4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fe fb14 	bl	8001470 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 fc73 	bl	8003734 <ADC_ConversionStop_Disable>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f040 8099 	bne.w	8002f92 <HAL_ADC_Init+0x18e>
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	f040 8095 	bne.w	8002f92 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e70:	f023 0302 	bic.w	r3, r3, #2
 8002e74:	f043 0202 	orr.w	r2, r3, #2
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e84:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	7b1b      	ldrb	r3, [r3, #12]
 8002e8a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002e8c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e9c:	d003      	beq.n	8002ea6 <HAL_ADC_Init+0xa2>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d102      	bne.n	8002eac <HAL_ADC_Init+0xa8>
 8002ea6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eaa:	e000      	b.n	8002eae <HAL_ADC_Init+0xaa>
 8002eac:	2300      	movs	r3, #0
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	7d1b      	ldrb	r3, [r3, #20]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d119      	bne.n	8002ef0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	7b1b      	ldrb	r3, [r3, #12]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d109      	bne.n	8002ed8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	035a      	lsls	r2, r3, #13
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	e00b      	b.n	8002ef0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002edc:	f043 0220 	orr.w	r2, r3, #32
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee8:	f043 0201 	orr.w	r2, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	4b28      	ldr	r3, [pc, #160]	@ (8002fac <HAL_ADC_Init+0x1a8>)
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6812      	ldr	r2, [r2, #0]
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	430b      	orrs	r3, r1
 8002f16:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f20:	d003      	beq.n	8002f2a <HAL_ADC_Init+0x126>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d104      	bne.n	8002f34 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	051b      	lsls	r3, r3, #20
 8002f32:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	4b18      	ldr	r3, [pc, #96]	@ (8002fb0 <HAL_ADC_Init+0x1ac>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d10b      	bne.n	8002f70 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	f023 0303 	bic.w	r3, r3, #3
 8002f66:	f043 0201 	orr.w	r2, r3, #1
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f6e:	e018      	b.n	8002fa2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f74:	f023 0312 	bic.w	r3, r3, #18
 8002f78:	f043 0210 	orr.w	r2, r3, #16
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f84:	f043 0201 	orr.w	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f90:	e007      	b.n	8002fa2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f96:	f043 0210 	orr.w	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3718      	adds	r7, #24
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	ffe1f7fd 	.word	0xffe1f7fd
 8002fb0:	ff1f0efe 	.word	0xff1f0efe

08002fb4 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_ADC_Start_IT+0x1a>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e0a0      	b.n	8003110 <HAL_ADC_Start_IT+0x15c>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fb52 	bl	8003680 <ADC_Enable>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002fe0:	7bfb      	ldrb	r3, [r7, #15]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f040 808f 	bne.w	8003106 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ff0:	f023 0301 	bic.w	r3, r3, #1
 8002ff4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a45      	ldr	r2, [pc, #276]	@ (8003118 <HAL_ADC_Start_IT+0x164>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d105      	bne.n	8003012 <HAL_ADC_Start_IT+0x5e>
 8003006:	4b45      	ldr	r3, [pc, #276]	@ (800311c <HAL_ADC_Start_IT+0x168>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d115      	bne.n	800303e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003016:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d026      	beq.n	800307a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003030:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003034:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800303c:	e01d      	b.n	800307a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003042:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a33      	ldr	r2, [pc, #204]	@ (800311c <HAL_ADC_Start_IT+0x168>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d004      	beq.n	800305e <HAL_ADC_Start_IT+0xaa>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a2f      	ldr	r2, [pc, #188]	@ (8003118 <HAL_ADC_Start_IT+0x164>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d10d      	bne.n	800307a <HAL_ADC_Start_IT+0xc6>
 800305e:	4b2f      	ldr	r3, [pc, #188]	@ (800311c <HAL_ADC_Start_IT+0x168>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003072:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d006      	beq.n	8003094 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308a:	f023 0206 	bic.w	r2, r3, #6
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003092:	e002      	b.n	800309a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f06f 0202 	mvn.w	r2, #2
 80030aa:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0220 	orr.w	r2, r2, #32
 80030ba:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80030c6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80030ca:	d113      	bne.n	80030f4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80030d0:	4a11      	ldr	r2, [pc, #68]	@ (8003118 <HAL_ADC_Start_IT+0x164>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d105      	bne.n	80030e2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80030d6:	4b11      	ldr	r3, [pc, #68]	@ (800311c <HAL_ADC_Start_IT+0x168>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d108      	bne.n	80030f4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80030f0:	609a      	str	r2, [r3, #8]
 80030f2:	e00c      	b.n	800310e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003102:	609a      	str	r2, [r3, #8]
 8003104:	e003      	b.n	800310e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800310e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40012800 	.word	0x40012800
 800311c:	40012400 	.word	0x40012400

08003120 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a64      	ldr	r2, [pc, #400]	@ (80032c8 <HAL_ADC_Start_DMA+0x1a8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d004      	beq.n	8003144 <HAL_ADC_Start_DMA+0x24>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a63      	ldr	r2, [pc, #396]	@ (80032cc <HAL_ADC_Start_DMA+0x1ac>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d106      	bne.n	8003152 <HAL_ADC_Start_DMA+0x32>
 8003144:	4b60      	ldr	r3, [pc, #384]	@ (80032c8 <HAL_ADC_Start_DMA+0x1a8>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800314c:	2b00      	cmp	r3, #0
 800314e:	f040 80b3 	bne.w	80032b8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_ADC_Start_DMA+0x40>
 800315c:	2302      	movs	r3, #2
 800315e:	e0ae      	b.n	80032be <HAL_ADC_Start_DMA+0x19e>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 fa89 	bl	8003680 <ADC_Enable>
 800316e:	4603      	mov	r3, r0
 8003170:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003172:	7dfb      	ldrb	r3, [r7, #23]
 8003174:	2b00      	cmp	r3, #0
 8003176:	f040 809a 	bne.w	80032ae <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003182:	f023 0301 	bic.w	r3, r3, #1
 8003186:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a4e      	ldr	r2, [pc, #312]	@ (80032cc <HAL_ADC_Start_DMA+0x1ac>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d105      	bne.n	80031a4 <HAL_ADC_Start_DMA+0x84>
 8003198:	4b4b      	ldr	r3, [pc, #300]	@ (80032c8 <HAL_ADC_Start_DMA+0x1a8>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d115      	bne.n	80031d0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d026      	beq.n	800320c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80031c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031ce:	e01d      	b.n	800320c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a39      	ldr	r2, [pc, #228]	@ (80032c8 <HAL_ADC_Start_DMA+0x1a8>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d004      	beq.n	80031f0 <HAL_ADC_Start_DMA+0xd0>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a38      	ldr	r2, [pc, #224]	@ (80032cc <HAL_ADC_Start_DMA+0x1ac>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d10d      	bne.n	800320c <HAL_ADC_Start_DMA+0xec>
 80031f0:	4b35      	ldr	r3, [pc, #212]	@ (80032c8 <HAL_ADC_Start_DMA+0x1a8>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d007      	beq.n	800320c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003200:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003204:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003210:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d006      	beq.n	8003226 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321c:	f023 0206 	bic.w	r2, r3, #6
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003224:	e002      	b.n	800322c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	4a25      	ldr	r2, [pc, #148]	@ (80032d0 <HAL_ADC_Start_DMA+0x1b0>)
 800323a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6a1b      	ldr	r3, [r3, #32]
 8003240:	4a24      	ldr	r2, [pc, #144]	@ (80032d4 <HAL_ADC_Start_DMA+0x1b4>)
 8003242:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	4a23      	ldr	r2, [pc, #140]	@ (80032d8 <HAL_ADC_Start_DMA+0x1b8>)
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f06f 0202 	mvn.w	r2, #2
 8003254:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003264:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6a18      	ldr	r0, [r3, #32]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	334c      	adds	r3, #76	@ 0x4c
 8003270:	4619      	mov	r1, r3
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f000 fc75 	bl	8003b64 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003284:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003288:	d108      	bne.n	800329c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003298:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800329a:	e00f      	b.n	80032bc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689a      	ldr	r2, [r3, #8]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80032aa:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80032ac:	e006      	b.n	80032bc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80032b6:	e001      	b.n	80032bc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3718      	adds	r7, #24
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40012400 	.word	0x40012400
 80032cc:	40012800 	.word	0x40012800
 80032d0:	080037b7 	.word	0x080037b7
 80032d4:	08003833 	.word	0x08003833
 80032d8:	0800384f 	.word	0x0800384f

080032dc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d03e      	beq.n	800337c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d039      	beq.n	800337c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330c:	f003 0310 	and.w	r3, r3, #16
 8003310:	2b00      	cmp	r3, #0
 8003312:	d105      	bne.n	8003320 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003318:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800332a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800332e:	d11d      	bne.n	800336c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003334:	2b00      	cmp	r3, #0
 8003336:	d119      	bne.n	800336c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0220 	bic.w	r2, r2, #32
 8003346:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003358:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003364:	f043 0201 	orr.w	r2, r3, #1
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f7fe ff7d 	bl	800226c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f06f 0212 	mvn.w	r2, #18
 800337a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003382:	2b00      	cmp	r3, #0
 8003384:	d04d      	beq.n	8003422 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	2b00      	cmp	r3, #0
 800338e:	d048      	beq.n	8003422 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003394:	f003 0310 	and.w	r3, r3, #16
 8003398:	2b00      	cmp	r3, #0
 800339a:	d105      	bne.n	80033a8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80033b2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80033b6:	d012      	beq.n	80033de <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d125      	bne.n	8003412 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80033d0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80033d4:	d11d      	bne.n	8003412 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d119      	bne.n	8003412 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033ec:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003402:	2b00      	cmp	r3, #0
 8003404:	d105      	bne.n	8003412 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	f043 0201 	orr.w	r2, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 fa35 	bl	8003882 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f06f 020c 	mvn.w	r2, #12
 8003420:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003428:	2b00      	cmp	r3, #0
 800342a:	d012      	beq.n	8003452 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f812 	bl	800346c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f06f 0201 	mvn.w	r2, #1
 8003450:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003452:	bf00      	nop
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr

0800346c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr

0800347e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003490:	b480      	push	{r7}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800349a:	2300      	movs	r3, #0
 800349c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d101      	bne.n	80034b0 <HAL_ADC_ConfigChannel+0x20>
 80034ac:	2302      	movs	r3, #2
 80034ae:	e0dc      	b.n	800366a <HAL_ADC_ConfigChannel+0x1da>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b06      	cmp	r3, #6
 80034be:	d81c      	bhi.n	80034fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	3b05      	subs	r3, #5
 80034d2:	221f      	movs	r2, #31
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	4019      	ands	r1, r3
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	6818      	ldr	r0, [r3, #0]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	3b05      	subs	r3, #5
 80034ec:	fa00 f203 	lsl.w	r2, r0, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80034f8:	e03c      	b.n	8003574 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2b0c      	cmp	r3, #12
 8003500:	d81c      	bhi.n	800353c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	3b23      	subs	r3, #35	@ 0x23
 8003514:	221f      	movs	r2, #31
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43db      	mvns	r3, r3
 800351c:	4019      	ands	r1, r3
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4413      	add	r3, r2
 800352c:	3b23      	subs	r3, #35	@ 0x23
 800352e:	fa00 f203 	lsl.w	r2, r0, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	631a      	str	r2, [r3, #48]	@ 0x30
 800353a:	e01b      	b.n	8003574 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	4613      	mov	r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	4413      	add	r3, r2
 800354c:	3b41      	subs	r3, #65	@ 0x41
 800354e:	221f      	movs	r2, #31
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	4019      	ands	r1, r3
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	6818      	ldr	r0, [r3, #0]
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	3b41      	subs	r3, #65	@ 0x41
 8003568:	fa00 f203 	lsl.w	r2, r0, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	430a      	orrs	r2, r1
 8003572:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2b09      	cmp	r3, #9
 800357a:	d91c      	bls.n	80035b6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68d9      	ldr	r1, [r3, #12]
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	4613      	mov	r3, r2
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	4413      	add	r3, r2
 800358c:	3b1e      	subs	r3, #30
 800358e:	2207      	movs	r2, #7
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	4019      	ands	r1, r3
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	6898      	ldr	r0, [r3, #8]
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	4613      	mov	r3, r2
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	4413      	add	r3, r2
 80035a6:	3b1e      	subs	r3, #30
 80035a8:	fa00 f203 	lsl.w	r2, r0, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	60da      	str	r2, [r3, #12]
 80035b4:	e019      	b.n	80035ea <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6919      	ldr	r1, [r3, #16]
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	4413      	add	r3, r2
 80035c6:	2207      	movs	r2, #7
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	4019      	ands	r1, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	6898      	ldr	r0, [r3, #8]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	fa00 f203 	lsl.w	r2, r0, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b10      	cmp	r3, #16
 80035f0:	d003      	beq.n	80035fa <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035f6:	2b11      	cmp	r3, #17
 80035f8:	d132      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003674 <HAL_ADC_ConfigChannel+0x1e4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d125      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d126      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003620:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2b10      	cmp	r3, #16
 8003628:	d11a      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800362a:	4b13      	ldr	r3, [pc, #76]	@ (8003678 <HAL_ADC_ConfigChannel+0x1e8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a13      	ldr	r2, [pc, #76]	@ (800367c <HAL_ADC_ConfigChannel+0x1ec>)
 8003630:	fba2 2303 	umull	r2, r3, r2, r3
 8003634:	0c9a      	lsrs	r2, r3, #18
 8003636:	4613      	mov	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003640:	e002      	b.n	8003648 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	3b01      	subs	r3, #1
 8003646:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f9      	bne.n	8003642 <HAL_ADC_ConfigChannel+0x1b2>
 800364e:	e007      	b.n	8003660 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003654:	f043 0220 	orr.w	r2, r3, #32
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003668:	7bfb      	ldrb	r3, [r7, #15]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3714      	adds	r7, #20
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr
 8003674:	40012400 	.word	0x40012400
 8003678:	20000008 	.word	0x20000008
 800367c:	431bde83 	.word	0x431bde83

08003680 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b01      	cmp	r3, #1
 800369c:	d040      	beq.n	8003720 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f042 0201 	orr.w	r2, r2, #1
 80036ac:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036ae:	4b1f      	ldr	r3, [pc, #124]	@ (800372c <ADC_Enable+0xac>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003730 <ADC_Enable+0xb0>)
 80036b4:	fba2 2303 	umull	r2, r3, r2, r3
 80036b8:	0c9b      	lsrs	r3, r3, #18
 80036ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80036bc:	e002      	b.n	80036c4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	3b01      	subs	r3, #1
 80036c2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f9      	bne.n	80036be <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036ca:	f7ff fb6d 	bl	8002da8 <HAL_GetTick>
 80036ce:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036d0:	e01f      	b.n	8003712 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036d2:	f7ff fb69 	bl	8002da8 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d918      	bls.n	8003712 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d011      	beq.n	8003712 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f2:	f043 0210 	orr.w	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fe:	f043 0201 	orr.w	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e007      	b.n	8003722 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b01      	cmp	r3, #1
 800371e:	d1d8      	bne.n	80036d2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	20000008 	.word	0x20000008
 8003730:	431bde83 	.word	0x431bde83

08003734 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b01      	cmp	r3, #1
 800374c:	d12e      	bne.n	80037ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 0201 	bic.w	r2, r2, #1
 800375c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800375e:	f7ff fb23 	bl	8002da8 <HAL_GetTick>
 8003762:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003764:	e01b      	b.n	800379e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003766:	f7ff fb1f 	bl	8002da8 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d914      	bls.n	800379e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b01      	cmp	r3, #1
 8003780:	d10d      	bne.n	800379e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003786:	f043 0210 	orr.w	r2, r3, #16
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003792:	f043 0201 	orr.w	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e007      	b.n	80037ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d0dc      	beq.n	8003766 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b084      	sub	sp, #16
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d127      	bne.n	8003820 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80037e6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80037ea:	d115      	bne.n	8003818 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d111      	bne.n	8003818 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003804:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d105      	bne.n	8003818 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003810:	f043 0201 	orr.w	r2, r3, #1
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f7fe fd27 	bl	800226c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800381e:	e004      	b.n	800382a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	4798      	blx	r3
}
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b084      	sub	sp, #16
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f7ff fe0a 	bl	800345a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003846:	bf00      	nop
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800384e:	b580      	push	{r7, lr}
 8003850:	b084      	sub	sp, #16
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003860:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	f043 0204 	orr.w	r2, r3, #4
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f7ff fe02 	bl	800347e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800387a:	bf00      	nop
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003882:	b480      	push	{r7}
 8003884:	b083      	sub	sp, #12
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr

08003894 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f003 0307 	and.w	r3, r3, #7
 80038a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038a4:	4b0c      	ldr	r3, [pc, #48]	@ (80038d8 <__NVIC_SetPriorityGrouping+0x44>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038b0:	4013      	ands	r3, r2
 80038b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038c6:	4a04      	ldr	r2, [pc, #16]	@ (80038d8 <__NVIC_SetPriorityGrouping+0x44>)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	60d3      	str	r3, [r2, #12]
}
 80038cc:	bf00      	nop
 80038ce:	3714      	adds	r7, #20
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038e0:	4b04      	ldr	r3, [pc, #16]	@ (80038f4 <__NVIC_GetPriorityGrouping+0x18>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	0a1b      	lsrs	r3, r3, #8
 80038e6:	f003 0307 	and.w	r3, r3, #7
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000ed00 	.word	0xe000ed00

080038f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003906:	2b00      	cmp	r3, #0
 8003908:	db0b      	blt.n	8003922 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800390a:	79fb      	ldrb	r3, [r7, #7]
 800390c:	f003 021f 	and.w	r2, r3, #31
 8003910:	4906      	ldr	r1, [pc, #24]	@ (800392c <__NVIC_EnableIRQ+0x34>)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	095b      	lsrs	r3, r3, #5
 8003918:	2001      	movs	r0, #1
 800391a:	fa00 f202 	lsl.w	r2, r0, r2
 800391e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003922:	bf00      	nop
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr
 800392c:	e000e100 	.word	0xe000e100

08003930 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	6039      	str	r1, [r7, #0]
 800393a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800393c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003940:	2b00      	cmp	r3, #0
 8003942:	db0a      	blt.n	800395a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	b2da      	uxtb	r2, r3
 8003948:	490c      	ldr	r1, [pc, #48]	@ (800397c <__NVIC_SetPriority+0x4c>)
 800394a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394e:	0112      	lsls	r2, r2, #4
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	440b      	add	r3, r1
 8003954:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003958:	e00a      	b.n	8003970 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	b2da      	uxtb	r2, r3
 800395e:	4908      	ldr	r1, [pc, #32]	@ (8003980 <__NVIC_SetPriority+0x50>)
 8003960:	79fb      	ldrb	r3, [r7, #7]
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	3b04      	subs	r3, #4
 8003968:	0112      	lsls	r2, r2, #4
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	440b      	add	r3, r1
 800396e:	761a      	strb	r2, [r3, #24]
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	e000e100 	.word	0xe000e100
 8003980:	e000ed00 	.word	0xe000ed00

08003984 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003984:	b480      	push	{r7}
 8003986:	b089      	sub	sp, #36	@ 0x24
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f1c3 0307 	rsb	r3, r3, #7
 800399e:	2b04      	cmp	r3, #4
 80039a0:	bf28      	it	cs
 80039a2:	2304      	movcs	r3, #4
 80039a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	3304      	adds	r3, #4
 80039aa:	2b06      	cmp	r3, #6
 80039ac:	d902      	bls.n	80039b4 <NVIC_EncodePriority+0x30>
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	3b03      	subs	r3, #3
 80039b2:	e000      	b.n	80039b6 <NVIC_EncodePriority+0x32>
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039b8:	f04f 32ff 	mov.w	r2, #4294967295
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	43da      	mvns	r2, r3
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	401a      	ands	r2, r3
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039cc:	f04f 31ff 	mov.w	r1, #4294967295
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	fa01 f303 	lsl.w	r3, r1, r3
 80039d6:	43d9      	mvns	r1, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039dc:	4313      	orrs	r3, r2
         );
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3724      	adds	r7, #36	@ 0x24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr

080039e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3b01      	subs	r3, #1
 80039f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039f8:	d301      	bcc.n	80039fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039fa:	2301      	movs	r3, #1
 80039fc:	e00f      	b.n	8003a1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003a28 <SysTick_Config+0x40>)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a06:	210f      	movs	r1, #15
 8003a08:	f04f 30ff 	mov.w	r0, #4294967295
 8003a0c:	f7ff ff90 	bl	8003930 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a10:	4b05      	ldr	r3, [pc, #20]	@ (8003a28 <SysTick_Config+0x40>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a16:	4b04      	ldr	r3, [pc, #16]	@ (8003a28 <SysTick_Config+0x40>)
 8003a18:	2207      	movs	r2, #7
 8003a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3708      	adds	r7, #8
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	e000e010 	.word	0xe000e010

08003a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f7ff ff2d 	bl	8003894 <__NVIC_SetPriorityGrouping>
}
 8003a3a:	bf00      	nop
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b086      	sub	sp, #24
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	4603      	mov	r3, r0
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
 8003a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a54:	f7ff ff42 	bl	80038dc <__NVIC_GetPriorityGrouping>
 8003a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	6978      	ldr	r0, [r7, #20]
 8003a60:	f7ff ff90 	bl	8003984 <NVIC_EncodePriority>
 8003a64:	4602      	mov	r2, r0
 8003a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a6a:	4611      	mov	r1, r2
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7ff ff5f 	bl	8003930 <__NVIC_SetPriority>
}
 8003a72:	bf00      	nop
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b082      	sub	sp, #8
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	4603      	mov	r3, r0
 8003a82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff ff35 	bl	80038f8 <__NVIC_EnableIRQ>
}
 8003a8e:	bf00      	nop
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b082      	sub	sp, #8
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7ff ffa2 	bl	80039e8 <SysTick_Config>
 8003aa4:	4603      	mov	r3, r0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e043      	b.n	8003b4e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	4b22      	ldr	r3, [pc, #136]	@ (8003b58 <HAL_DMA_Init+0xa8>)
 8003ace:	4413      	add	r3, r2
 8003ad0:	4a22      	ldr	r2, [pc, #136]	@ (8003b5c <HAL_DMA_Init+0xac>)
 8003ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad6:	091b      	lsrs	r3, r3, #4
 8003ad8:	009a      	lsls	r2, r3, #2
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8003b60 <HAL_DMA_Init+0xb0>)
 8003ae2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003afa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003afe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003b08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3714      	adds	r7, #20
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr
 8003b58:	bffdfff8 	.word	0xbffdfff8
 8003b5c:	cccccccd 	.word	0xcccccccd
 8003b60:	40020000 	.word	0x40020000

08003b64 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
 8003b70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b72:	2300      	movs	r3, #0
 8003b74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_DMA_Start_IT+0x20>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e04b      	b.n	8003c1c <HAL_DMA_Start_IT+0xb8>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d13a      	bne.n	8003c0e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0201 	bic.w	r2, r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f9af 	bl	8003f20 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d008      	beq.n	8003bdc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f042 020e 	orr.w	r2, r2, #14
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	e00f      	b.n	8003bfc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0204 	bic.w	r2, r2, #4
 8003bea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 020a 	orr.w	r2, r2, #10
 8003bfa:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	e005      	b.n	8003c1a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c16:	2302      	movs	r3, #2
 8003c18:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d005      	beq.n	8003c48 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2204      	movs	r2, #4
 8003c40:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	73fb      	strb	r3, [r7, #15]
 8003c46:	e051      	b.n	8003cec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 020e 	bic.w	r2, r2, #14
 8003c56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 0201 	bic.w	r2, r2, #1
 8003c66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a22      	ldr	r2, [pc, #136]	@ (8003cf8 <HAL_DMA_Abort_IT+0xd4>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d029      	beq.n	8003cc6 <HAL_DMA_Abort_IT+0xa2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a21      	ldr	r2, [pc, #132]	@ (8003cfc <HAL_DMA_Abort_IT+0xd8>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d022      	beq.n	8003cc2 <HAL_DMA_Abort_IT+0x9e>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a1f      	ldr	r2, [pc, #124]	@ (8003d00 <HAL_DMA_Abort_IT+0xdc>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d01a      	beq.n	8003cbc <HAL_DMA_Abort_IT+0x98>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003d04 <HAL_DMA_Abort_IT+0xe0>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d012      	beq.n	8003cb6 <HAL_DMA_Abort_IT+0x92>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a1c      	ldr	r2, [pc, #112]	@ (8003d08 <HAL_DMA_Abort_IT+0xe4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d00a      	beq.n	8003cb0 <HAL_DMA_Abort_IT+0x8c>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8003d0c <HAL_DMA_Abort_IT+0xe8>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d102      	bne.n	8003caa <HAL_DMA_Abort_IT+0x86>
 8003ca4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003ca8:	e00e      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003caa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cae:	e00b      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cb4:	e008      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cba:	e005      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cc0:	e002      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	e000      	b.n	8003cc8 <HAL_DMA_Abort_IT+0xa4>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	4a11      	ldr	r2, [pc, #68]	@ (8003d10 <HAL_DMA_Abort_IT+0xec>)
 8003cca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	4798      	blx	r3
    } 
  }
  return status;
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40020008 	.word	0x40020008
 8003cfc:	4002001c 	.word	0x4002001c
 8003d00:	40020030 	.word	0x40020030
 8003d04:	40020044 	.word	0x40020044
 8003d08:	40020058 	.word	0x40020058
 8003d0c:	4002006c 	.word	0x4002006c
 8003d10:	40020000 	.word	0x40020000

08003d14 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d30:	2204      	movs	r2, #4
 8003d32:	409a      	lsls	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4013      	ands	r3, r2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d04f      	beq.n	8003ddc <HAL_DMA_IRQHandler+0xc8>
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	f003 0304 	and.w	r3, r3, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d04a      	beq.n	8003ddc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d107      	bne.n	8003d64 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0204 	bic.w	r2, r2, #4
 8003d62:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a66      	ldr	r2, [pc, #408]	@ (8003f04 <HAL_DMA_IRQHandler+0x1f0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d029      	beq.n	8003dc2 <HAL_DMA_IRQHandler+0xae>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a65      	ldr	r2, [pc, #404]	@ (8003f08 <HAL_DMA_IRQHandler+0x1f4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d022      	beq.n	8003dbe <HAL_DMA_IRQHandler+0xaa>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a63      	ldr	r2, [pc, #396]	@ (8003f0c <HAL_DMA_IRQHandler+0x1f8>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d01a      	beq.n	8003db8 <HAL_DMA_IRQHandler+0xa4>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a62      	ldr	r2, [pc, #392]	@ (8003f10 <HAL_DMA_IRQHandler+0x1fc>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d012      	beq.n	8003db2 <HAL_DMA_IRQHandler+0x9e>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a60      	ldr	r2, [pc, #384]	@ (8003f14 <HAL_DMA_IRQHandler+0x200>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d00a      	beq.n	8003dac <HAL_DMA_IRQHandler+0x98>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a5f      	ldr	r2, [pc, #380]	@ (8003f18 <HAL_DMA_IRQHandler+0x204>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d102      	bne.n	8003da6 <HAL_DMA_IRQHandler+0x92>
 8003da0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003da4:	e00e      	b.n	8003dc4 <HAL_DMA_IRQHandler+0xb0>
 8003da6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003daa:	e00b      	b.n	8003dc4 <HAL_DMA_IRQHandler+0xb0>
 8003dac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003db0:	e008      	b.n	8003dc4 <HAL_DMA_IRQHandler+0xb0>
 8003db2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003db6:	e005      	b.n	8003dc4 <HAL_DMA_IRQHandler+0xb0>
 8003db8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dbc:	e002      	b.n	8003dc4 <HAL_DMA_IRQHandler+0xb0>
 8003dbe:	2340      	movs	r3, #64	@ 0x40
 8003dc0:	e000      	b.n	8003dc4 <HAL_DMA_IRQHandler+0xb0>
 8003dc2:	2304      	movs	r3, #4
 8003dc4:	4a55      	ldr	r2, [pc, #340]	@ (8003f1c <HAL_DMA_IRQHandler+0x208>)
 8003dc6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8094 	beq.w	8003efa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003dda:	e08e      	b.n	8003efa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de0:	2202      	movs	r2, #2
 8003de2:	409a      	lsls	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4013      	ands	r3, r2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d056      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x186>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d051      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0320 	and.w	r3, r3, #32
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10b      	bne.n	8003e1c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 020a 	bic.w	r2, r2, #10
 8003e12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a38      	ldr	r2, [pc, #224]	@ (8003f04 <HAL_DMA_IRQHandler+0x1f0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d029      	beq.n	8003e7a <HAL_DMA_IRQHandler+0x166>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a37      	ldr	r2, [pc, #220]	@ (8003f08 <HAL_DMA_IRQHandler+0x1f4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d022      	beq.n	8003e76 <HAL_DMA_IRQHandler+0x162>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a35      	ldr	r2, [pc, #212]	@ (8003f0c <HAL_DMA_IRQHandler+0x1f8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d01a      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x15c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a34      	ldr	r2, [pc, #208]	@ (8003f10 <HAL_DMA_IRQHandler+0x1fc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d012      	beq.n	8003e6a <HAL_DMA_IRQHandler+0x156>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a32      	ldr	r2, [pc, #200]	@ (8003f14 <HAL_DMA_IRQHandler+0x200>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00a      	beq.n	8003e64 <HAL_DMA_IRQHandler+0x150>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a31      	ldr	r2, [pc, #196]	@ (8003f18 <HAL_DMA_IRQHandler+0x204>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d102      	bne.n	8003e5e <HAL_DMA_IRQHandler+0x14a>
 8003e58:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e5c:	e00e      	b.n	8003e7c <HAL_DMA_IRQHandler+0x168>
 8003e5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e62:	e00b      	b.n	8003e7c <HAL_DMA_IRQHandler+0x168>
 8003e64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e68:	e008      	b.n	8003e7c <HAL_DMA_IRQHandler+0x168>
 8003e6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e6e:	e005      	b.n	8003e7c <HAL_DMA_IRQHandler+0x168>
 8003e70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e74:	e002      	b.n	8003e7c <HAL_DMA_IRQHandler+0x168>
 8003e76:	2320      	movs	r3, #32
 8003e78:	e000      	b.n	8003e7c <HAL_DMA_IRQHandler+0x168>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	4a27      	ldr	r2, [pc, #156]	@ (8003f1c <HAL_DMA_IRQHandler+0x208>)
 8003e7e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d034      	beq.n	8003efa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003e98:	e02f      	b.n	8003efa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9e:	2208      	movs	r2, #8
 8003ea0:	409a      	lsls	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d028      	beq.n	8003efc <HAL_DMA_IRQHandler+0x1e8>
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	f003 0308 	and.w	r3, r3, #8
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d023      	beq.n	8003efc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 020e 	bic.w	r2, r2, #14
 8003ec2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ecc:	2101      	movs	r1, #1
 8003ece:	fa01 f202 	lsl.w	r2, r1, r2
 8003ed2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d004      	beq.n	8003efc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	4798      	blx	r3
    }
  }
  return;
 8003efa:	bf00      	nop
 8003efc:	bf00      	nop
}
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40020008 	.word	0x40020008
 8003f08:	4002001c 	.word	0x4002001c
 8003f0c:	40020030 	.word	0x40020030
 8003f10:	40020044 	.word	0x40020044
 8003f14:	40020058 	.word	0x40020058
 8003f18:	4002006c 	.word	0x4002006c
 8003f1c:	40020000 	.word	0x40020000

08003f20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
 8003f2c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f36:	2101      	movs	r1, #1
 8003f38:	fa01 f202 	lsl.w	r2, r1, r2
 8003f3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2b10      	cmp	r3, #16
 8003f4c:	d108      	bne.n	8003f60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68ba      	ldr	r2, [r7, #8]
 8003f5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f5e:	e007      	b.n	8003f70 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68ba      	ldr	r2, [r7, #8]
 8003f66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	60da      	str	r2, [r3, #12]
}
 8003f70:	bf00      	nop
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr
	...

08003f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b08b      	sub	sp, #44	@ 0x2c
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f86:	2300      	movs	r3, #0
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f8e:	e169      	b.n	8004264 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003f90:	2201      	movs	r2, #1
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	69fa      	ldr	r2, [r7, #28]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	f040 8158 	bne.w	800425e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	4a9a      	ldr	r2, [pc, #616]	@ (800421c <HAL_GPIO_Init+0x2a0>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d05e      	beq.n	8004076 <HAL_GPIO_Init+0xfa>
 8003fb8:	4a98      	ldr	r2, [pc, #608]	@ (800421c <HAL_GPIO_Init+0x2a0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d875      	bhi.n	80040aa <HAL_GPIO_Init+0x12e>
 8003fbe:	4a98      	ldr	r2, [pc, #608]	@ (8004220 <HAL_GPIO_Init+0x2a4>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d058      	beq.n	8004076 <HAL_GPIO_Init+0xfa>
 8003fc4:	4a96      	ldr	r2, [pc, #600]	@ (8004220 <HAL_GPIO_Init+0x2a4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d86f      	bhi.n	80040aa <HAL_GPIO_Init+0x12e>
 8003fca:	4a96      	ldr	r2, [pc, #600]	@ (8004224 <HAL_GPIO_Init+0x2a8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d052      	beq.n	8004076 <HAL_GPIO_Init+0xfa>
 8003fd0:	4a94      	ldr	r2, [pc, #592]	@ (8004224 <HAL_GPIO_Init+0x2a8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d869      	bhi.n	80040aa <HAL_GPIO_Init+0x12e>
 8003fd6:	4a94      	ldr	r2, [pc, #592]	@ (8004228 <HAL_GPIO_Init+0x2ac>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d04c      	beq.n	8004076 <HAL_GPIO_Init+0xfa>
 8003fdc:	4a92      	ldr	r2, [pc, #584]	@ (8004228 <HAL_GPIO_Init+0x2ac>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d863      	bhi.n	80040aa <HAL_GPIO_Init+0x12e>
 8003fe2:	4a92      	ldr	r2, [pc, #584]	@ (800422c <HAL_GPIO_Init+0x2b0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d046      	beq.n	8004076 <HAL_GPIO_Init+0xfa>
 8003fe8:	4a90      	ldr	r2, [pc, #576]	@ (800422c <HAL_GPIO_Init+0x2b0>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d85d      	bhi.n	80040aa <HAL_GPIO_Init+0x12e>
 8003fee:	2b12      	cmp	r3, #18
 8003ff0:	d82a      	bhi.n	8004048 <HAL_GPIO_Init+0xcc>
 8003ff2:	2b12      	cmp	r3, #18
 8003ff4:	d859      	bhi.n	80040aa <HAL_GPIO_Init+0x12e>
 8003ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ffc <HAL_GPIO_Init+0x80>)
 8003ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffc:	08004077 	.word	0x08004077
 8004000:	08004051 	.word	0x08004051
 8004004:	08004063 	.word	0x08004063
 8004008:	080040a5 	.word	0x080040a5
 800400c:	080040ab 	.word	0x080040ab
 8004010:	080040ab 	.word	0x080040ab
 8004014:	080040ab 	.word	0x080040ab
 8004018:	080040ab 	.word	0x080040ab
 800401c:	080040ab 	.word	0x080040ab
 8004020:	080040ab 	.word	0x080040ab
 8004024:	080040ab 	.word	0x080040ab
 8004028:	080040ab 	.word	0x080040ab
 800402c:	080040ab 	.word	0x080040ab
 8004030:	080040ab 	.word	0x080040ab
 8004034:	080040ab 	.word	0x080040ab
 8004038:	080040ab 	.word	0x080040ab
 800403c:	080040ab 	.word	0x080040ab
 8004040:	08004059 	.word	0x08004059
 8004044:	0800406d 	.word	0x0800406d
 8004048:	4a79      	ldr	r2, [pc, #484]	@ (8004230 <HAL_GPIO_Init+0x2b4>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d013      	beq.n	8004076 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800404e:	e02c      	b.n	80040aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	623b      	str	r3, [r7, #32]
          break;
 8004056:	e029      	b.n	80040ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	3304      	adds	r3, #4
 800405e:	623b      	str	r3, [r7, #32]
          break;
 8004060:	e024      	b.n	80040ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	3308      	adds	r3, #8
 8004068:	623b      	str	r3, [r7, #32]
          break;
 800406a:	e01f      	b.n	80040ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	330c      	adds	r3, #12
 8004072:	623b      	str	r3, [r7, #32]
          break;
 8004074:	e01a      	b.n	80040ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d102      	bne.n	8004084 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800407e:	2304      	movs	r3, #4
 8004080:	623b      	str	r3, [r7, #32]
          break;
 8004082:	e013      	b.n	80040ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d105      	bne.n	8004098 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800408c:	2308      	movs	r3, #8
 800408e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	69fa      	ldr	r2, [r7, #28]
 8004094:	611a      	str	r2, [r3, #16]
          break;
 8004096:	e009      	b.n	80040ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004098:	2308      	movs	r3, #8
 800409a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	69fa      	ldr	r2, [r7, #28]
 80040a0:	615a      	str	r2, [r3, #20]
          break;
 80040a2:	e003      	b.n	80040ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80040a4:	2300      	movs	r3, #0
 80040a6:	623b      	str	r3, [r7, #32]
          break;
 80040a8:	e000      	b.n	80040ac <HAL_GPIO_Init+0x130>
          break;
 80040aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2bff      	cmp	r3, #255	@ 0xff
 80040b0:	d801      	bhi.n	80040b6 <HAL_GPIO_Init+0x13a>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	e001      	b.n	80040ba <HAL_GPIO_Init+0x13e>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	3304      	adds	r3, #4
 80040ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	2bff      	cmp	r3, #255	@ 0xff
 80040c0:	d802      	bhi.n	80040c8 <HAL_GPIO_Init+0x14c>
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	e002      	b.n	80040ce <HAL_GPIO_Init+0x152>
 80040c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ca:	3b08      	subs	r3, #8
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	210f      	movs	r1, #15
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	fa01 f303 	lsl.w	r3, r1, r3
 80040dc:	43db      	mvns	r3, r3
 80040de:	401a      	ands	r2, r3
 80040e0:	6a39      	ldr	r1, [r7, #32]
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	fa01 f303 	lsl.w	r3, r1, r3
 80040e8:	431a      	orrs	r2, r3
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 80b1 	beq.w	800425e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80040fc:	4b4d      	ldr	r3, [pc, #308]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	4a4c      	ldr	r2, [pc, #304]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 8004102:	f043 0301 	orr.w	r3, r3, #1
 8004106:	6193      	str	r3, [r2, #24]
 8004108:	4b4a      	ldr	r3, [pc, #296]	@ (8004234 <HAL_GPIO_Init+0x2b8>)
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	60bb      	str	r3, [r7, #8]
 8004112:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004114:	4a48      	ldr	r2, [pc, #288]	@ (8004238 <HAL_GPIO_Init+0x2bc>)
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	089b      	lsrs	r3, r3, #2
 800411a:	3302      	adds	r3, #2
 800411c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004120:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	220f      	movs	r2, #15
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4013      	ands	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a40      	ldr	r2, [pc, #256]	@ (800423c <HAL_GPIO_Init+0x2c0>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d013      	beq.n	8004168 <HAL_GPIO_Init+0x1ec>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a3f      	ldr	r2, [pc, #252]	@ (8004240 <HAL_GPIO_Init+0x2c4>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00d      	beq.n	8004164 <HAL_GPIO_Init+0x1e8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a3e      	ldr	r2, [pc, #248]	@ (8004244 <HAL_GPIO_Init+0x2c8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d007      	beq.n	8004160 <HAL_GPIO_Init+0x1e4>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a3d      	ldr	r2, [pc, #244]	@ (8004248 <HAL_GPIO_Init+0x2cc>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d101      	bne.n	800415c <HAL_GPIO_Init+0x1e0>
 8004158:	2303      	movs	r3, #3
 800415a:	e006      	b.n	800416a <HAL_GPIO_Init+0x1ee>
 800415c:	2304      	movs	r3, #4
 800415e:	e004      	b.n	800416a <HAL_GPIO_Init+0x1ee>
 8004160:	2302      	movs	r3, #2
 8004162:	e002      	b.n	800416a <HAL_GPIO_Init+0x1ee>
 8004164:	2301      	movs	r3, #1
 8004166:	e000      	b.n	800416a <HAL_GPIO_Init+0x1ee>
 8004168:	2300      	movs	r3, #0
 800416a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800416c:	f002 0203 	and.w	r2, r2, #3
 8004170:	0092      	lsls	r2, r2, #2
 8004172:	4093      	lsls	r3, r2
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800417a:	492f      	ldr	r1, [pc, #188]	@ (8004238 <HAL_GPIO_Init+0x2bc>)
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	089b      	lsrs	r3, r3, #2
 8004180:	3302      	adds	r3, #2
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d006      	beq.n	80041a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004194:	4b2d      	ldr	r3, [pc, #180]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	492c      	ldr	r1, [pc, #176]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	4313      	orrs	r3, r2
 800419e:	608b      	str	r3, [r1, #8]
 80041a0:	e006      	b.n	80041b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80041a2:	4b2a      	ldr	r3, [pc, #168]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041a4:	689a      	ldr	r2, [r3, #8]
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	43db      	mvns	r3, r3
 80041aa:	4928      	ldr	r1, [pc, #160]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d006      	beq.n	80041ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80041bc:	4b23      	ldr	r3, [pc, #140]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041be:	68da      	ldr	r2, [r3, #12]
 80041c0:	4922      	ldr	r1, [pc, #136]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	60cb      	str	r3, [r1, #12]
 80041c8:	e006      	b.n	80041d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80041ca:	4b20      	ldr	r3, [pc, #128]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041cc:	68da      	ldr	r2, [r3, #12]
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	491e      	ldr	r1, [pc, #120]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041d4:	4013      	ands	r3, r2
 80041d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d006      	beq.n	80041f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80041e4:	4b19      	ldr	r3, [pc, #100]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	4918      	ldr	r1, [pc, #96]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	604b      	str	r3, [r1, #4]
 80041f0:	e006      	b.n	8004200 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80041f2:	4b16      	ldr	r3, [pc, #88]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	43db      	mvns	r3, r3
 80041fa:	4914      	ldr	r1, [pc, #80]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d021      	beq.n	8004250 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800420c:	4b0f      	ldr	r3, [pc, #60]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	490e      	ldr	r1, [pc, #56]	@ (800424c <HAL_GPIO_Init+0x2d0>)
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	4313      	orrs	r3, r2
 8004216:	600b      	str	r3, [r1, #0]
 8004218:	e021      	b.n	800425e <HAL_GPIO_Init+0x2e2>
 800421a:	bf00      	nop
 800421c:	10320000 	.word	0x10320000
 8004220:	10310000 	.word	0x10310000
 8004224:	10220000 	.word	0x10220000
 8004228:	10210000 	.word	0x10210000
 800422c:	10120000 	.word	0x10120000
 8004230:	10110000 	.word	0x10110000
 8004234:	40021000 	.word	0x40021000
 8004238:	40010000 	.word	0x40010000
 800423c:	40010800 	.word	0x40010800
 8004240:	40010c00 	.word	0x40010c00
 8004244:	40011000 	.word	0x40011000
 8004248:	40011400 	.word	0x40011400
 800424c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004250:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <HAL_GPIO_Init+0x304>)
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	43db      	mvns	r3, r3
 8004258:	4909      	ldr	r1, [pc, #36]	@ (8004280 <HAL_GPIO_Init+0x304>)
 800425a:	4013      	ands	r3, r2
 800425c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	3301      	adds	r3, #1
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426a:	fa22 f303 	lsr.w	r3, r2, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	f47f ae8e 	bne.w	8003f90 <HAL_GPIO_Init+0x14>
  }
}
 8004274:	bf00      	nop
 8004276:	bf00      	nop
 8004278:	372c      	adds	r7, #44	@ 0x2c
 800427a:	46bd      	mov	sp, r7
 800427c:	bc80      	pop	{r7}
 800427e:	4770      	bx	lr
 8004280:	40010400 	.word	0x40010400

08004284 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004284:	b480      	push	{r7}
 8004286:	b085      	sub	sp, #20
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	887b      	ldrh	r3, [r7, #2]
 8004296:	4013      	ands	r3, r2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d002      	beq.n	80042a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800429c:	2301      	movs	r3, #1
 800429e:	73fb      	strb	r3, [r7, #15]
 80042a0:	e001      	b.n	80042a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042a2:	2300      	movs	r3, #0
 80042a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr

080042b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b083      	sub	sp, #12
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	460b      	mov	r3, r1
 80042bc:	807b      	strh	r3, [r7, #2]
 80042be:	4613      	mov	r3, r2
 80042c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042c2:	787b      	ldrb	r3, [r7, #1]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042c8:	887a      	ldrh	r2, [r7, #2]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042ce:	e003      	b.n	80042d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80042d0:	887b      	ldrh	r3, [r7, #2]
 80042d2:	041a      	lsls	r2, r3, #16
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	611a      	str	r2, [r3, #16]
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	bc80      	pop	{r7}
 80042e0:	4770      	bx	lr

080042e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b085      	sub	sp, #20
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
 80042ea:	460b      	mov	r3, r1
 80042ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042f4:	887a      	ldrh	r2, [r7, #2]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	4013      	ands	r3, r2
 80042fa:	041a      	lsls	r2, r3, #16
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	43d9      	mvns	r1, r3
 8004300:	887b      	ldrh	r3, [r7, #2]
 8004302:	400b      	ands	r3, r1
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	611a      	str	r2, [r3, #16]
}
 800430a:	bf00      	nop
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr

08004314 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800431e:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004320:	695a      	ldr	r2, [r3, #20]
 8004322:	88fb      	ldrh	r3, [r7, #6]
 8004324:	4013      	ands	r3, r2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d006      	beq.n	8004338 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800432a:	4a05      	ldr	r2, [pc, #20]	@ (8004340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800432c:	88fb      	ldrh	r3, [r7, #6]
 800432e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004330:	88fb      	ldrh	r3, [r7, #6]
 8004332:	4618      	mov	r0, r3
 8004334:	f7fe f810 	bl	8002358 <HAL_GPIO_EXTI_Callback>
  }
}
 8004338:	bf00      	nop
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40010400 	.word	0x40010400

08004344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e272      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 8087 	beq.w	8004472 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004364:	4b92      	ldr	r3, [pc, #584]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f003 030c 	and.w	r3, r3, #12
 800436c:	2b04      	cmp	r3, #4
 800436e:	d00c      	beq.n	800438a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004370:	4b8f      	ldr	r3, [pc, #572]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 030c 	and.w	r3, r3, #12
 8004378:	2b08      	cmp	r3, #8
 800437a:	d112      	bne.n	80043a2 <HAL_RCC_OscConfig+0x5e>
 800437c:	4b8c      	ldr	r3, [pc, #560]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004388:	d10b      	bne.n	80043a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438a:	4b89      	ldr	r3, [pc, #548]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d06c      	beq.n	8004470 <HAL_RCC_OscConfig+0x12c>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d168      	bne.n	8004470 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e24c      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043aa:	d106      	bne.n	80043ba <HAL_RCC_OscConfig+0x76>
 80043ac:	4b80      	ldr	r3, [pc, #512]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a7f      	ldr	r2, [pc, #508]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b6:	6013      	str	r3, [r2, #0]
 80043b8:	e02e      	b.n	8004418 <HAL_RCC_OscConfig+0xd4>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10c      	bne.n	80043dc <HAL_RCC_OscConfig+0x98>
 80043c2:	4b7b      	ldr	r3, [pc, #492]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a7a      	ldr	r2, [pc, #488]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	4b78      	ldr	r3, [pc, #480]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a77      	ldr	r2, [pc, #476]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	e01d      	b.n	8004418 <HAL_RCC_OscConfig+0xd4>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043e4:	d10c      	bne.n	8004400 <HAL_RCC_OscConfig+0xbc>
 80043e6:	4b72      	ldr	r3, [pc, #456]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a71      	ldr	r2, [pc, #452]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	4b6f      	ldr	r3, [pc, #444]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a6e      	ldr	r2, [pc, #440]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80043f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	e00b      	b.n	8004418 <HAL_RCC_OscConfig+0xd4>
 8004400:	4b6b      	ldr	r3, [pc, #428]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a6a      	ldr	r2, [pc, #424]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	4b68      	ldr	r3, [pc, #416]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a67      	ldr	r2, [pc, #412]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004416:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d013      	beq.n	8004448 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004420:	f7fe fcc2 	bl	8002da8 <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004428:	f7fe fcbe 	bl	8002da8 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b64      	cmp	r3, #100	@ 0x64
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e200      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800443a:	4b5d      	ldr	r3, [pc, #372]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d0f0      	beq.n	8004428 <HAL_RCC_OscConfig+0xe4>
 8004446:	e014      	b.n	8004472 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004448:	f7fe fcae 	bl	8002da8 <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800444e:	e008      	b.n	8004462 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004450:	f7fe fcaa 	bl	8002da8 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b64      	cmp	r3, #100	@ 0x64
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e1ec      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004462:	4b53      	ldr	r3, [pc, #332]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1f0      	bne.n	8004450 <HAL_RCC_OscConfig+0x10c>
 800446e:	e000      	b.n	8004472 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d063      	beq.n	8004546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800447e:	4b4c      	ldr	r3, [pc, #304]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f003 030c 	and.w	r3, r3, #12
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800448a:	4b49      	ldr	r3, [pc, #292]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f003 030c 	and.w	r3, r3, #12
 8004492:	2b08      	cmp	r3, #8
 8004494:	d11c      	bne.n	80044d0 <HAL_RCC_OscConfig+0x18c>
 8004496:	4b46      	ldr	r3, [pc, #280]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d116      	bne.n	80044d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044a2:	4b43      	ldr	r3, [pc, #268]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d005      	beq.n	80044ba <HAL_RCC_OscConfig+0x176>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d001      	beq.n	80044ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e1c0      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ba:	4b3d      	ldr	r3, [pc, #244]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4939      	ldr	r1, [pc, #228]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ce:	e03a      	b.n	8004546 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d020      	beq.n	800451a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044d8:	4b36      	ldr	r3, [pc, #216]	@ (80045b4 <HAL_RCC_OscConfig+0x270>)
 80044da:	2201      	movs	r2, #1
 80044dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044de:	f7fe fc63 	bl	8002da8 <HAL_GetTick>
 80044e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e4:	e008      	b.n	80044f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044e6:	f7fe fc5f 	bl	8002da8 <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d901      	bls.n	80044f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e1a1      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f8:	4b2d      	ldr	r3, [pc, #180]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0f0      	beq.n	80044e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004504:	4b2a      	ldr	r3, [pc, #168]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	4927      	ldr	r1, [pc, #156]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 8004514:	4313      	orrs	r3, r2
 8004516:	600b      	str	r3, [r1, #0]
 8004518:	e015      	b.n	8004546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800451a:	4b26      	ldr	r3, [pc, #152]	@ (80045b4 <HAL_RCC_OscConfig+0x270>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004520:	f7fe fc42 	bl	8002da8 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004528:	f7fe fc3e 	bl	8002da8 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e180      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800453a:	4b1d      	ldr	r3, [pc, #116]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d03a      	beq.n	80045c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d019      	beq.n	800458e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800455a:	4b17      	ldr	r3, [pc, #92]	@ (80045b8 <HAL_RCC_OscConfig+0x274>)
 800455c:	2201      	movs	r2, #1
 800455e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004560:	f7fe fc22 	bl	8002da8 <HAL_GetTick>
 8004564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004568:	f7fe fc1e 	bl	8002da8 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e160      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800457a:	4b0d      	ldr	r3, [pc, #52]	@ (80045b0 <HAL_RCC_OscConfig+0x26c>)
 800457c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0f0      	beq.n	8004568 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004586:	2001      	movs	r0, #1
 8004588:	f000 fa9c 	bl	8004ac4 <RCC_Delay>
 800458c:	e01c      	b.n	80045c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800458e:	4b0a      	ldr	r3, [pc, #40]	@ (80045b8 <HAL_RCC_OscConfig+0x274>)
 8004590:	2200      	movs	r2, #0
 8004592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004594:	f7fe fc08 	bl	8002da8 <HAL_GetTick>
 8004598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800459a:	e00f      	b.n	80045bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800459c:	f7fe fc04 	bl	8002da8 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d908      	bls.n	80045bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e146      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
 80045ae:	bf00      	nop
 80045b0:	40021000 	.word	0x40021000
 80045b4:	42420000 	.word	0x42420000
 80045b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045bc:	4b92      	ldr	r3, [pc, #584]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80045be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e9      	bne.n	800459c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f000 80a6 	beq.w	8004722 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045d6:	2300      	movs	r3, #0
 80045d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045da:	4b8b      	ldr	r3, [pc, #556]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10d      	bne.n	8004602 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045e6:	4b88      	ldr	r3, [pc, #544]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	4a87      	ldr	r2, [pc, #540]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80045ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045f0:	61d3      	str	r3, [r2, #28]
 80045f2:	4b85      	ldr	r3, [pc, #532]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045fe:	2301      	movs	r3, #1
 8004600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004602:	4b82      	ldr	r3, [pc, #520]	@ (800480c <HAL_RCC_OscConfig+0x4c8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800460a:	2b00      	cmp	r3, #0
 800460c:	d118      	bne.n	8004640 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800460e:	4b7f      	ldr	r3, [pc, #508]	@ (800480c <HAL_RCC_OscConfig+0x4c8>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a7e      	ldr	r2, [pc, #504]	@ (800480c <HAL_RCC_OscConfig+0x4c8>)
 8004614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800461a:	f7fe fbc5 	bl	8002da8 <HAL_GetTick>
 800461e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004620:	e008      	b.n	8004634 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004622:	f7fe fbc1 	bl	8002da8 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b64      	cmp	r3, #100	@ 0x64
 800462e:	d901      	bls.n	8004634 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e103      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004634:	4b75      	ldr	r3, [pc, #468]	@ (800480c <HAL_RCC_OscConfig+0x4c8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800463c:	2b00      	cmp	r3, #0
 800463e:	d0f0      	beq.n	8004622 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d106      	bne.n	8004656 <HAL_RCC_OscConfig+0x312>
 8004648:	4b6f      	ldr	r3, [pc, #444]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	4a6e      	ldr	r2, [pc, #440]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800464e:	f043 0301 	orr.w	r3, r3, #1
 8004652:	6213      	str	r3, [r2, #32]
 8004654:	e02d      	b.n	80046b2 <HAL_RCC_OscConfig+0x36e>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10c      	bne.n	8004678 <HAL_RCC_OscConfig+0x334>
 800465e:	4b6a      	ldr	r3, [pc, #424]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	4a69      	ldr	r2, [pc, #420]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	6213      	str	r3, [r2, #32]
 800466a:	4b67      	ldr	r3, [pc, #412]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	4a66      	ldr	r2, [pc, #408]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004670:	f023 0304 	bic.w	r3, r3, #4
 8004674:	6213      	str	r3, [r2, #32]
 8004676:	e01c      	b.n	80046b2 <HAL_RCC_OscConfig+0x36e>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	2b05      	cmp	r3, #5
 800467e:	d10c      	bne.n	800469a <HAL_RCC_OscConfig+0x356>
 8004680:	4b61      	ldr	r3, [pc, #388]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	4a60      	ldr	r2, [pc, #384]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004686:	f043 0304 	orr.w	r3, r3, #4
 800468a:	6213      	str	r3, [r2, #32]
 800468c:	4b5e      	ldr	r3, [pc, #376]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	4a5d      	ldr	r2, [pc, #372]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	6213      	str	r3, [r2, #32]
 8004698:	e00b      	b.n	80046b2 <HAL_RCC_OscConfig+0x36e>
 800469a:	4b5b      	ldr	r3, [pc, #364]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	4a5a      	ldr	r2, [pc, #360]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80046a0:	f023 0301 	bic.w	r3, r3, #1
 80046a4:	6213      	str	r3, [r2, #32]
 80046a6:	4b58      	ldr	r3, [pc, #352]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	4a57      	ldr	r2, [pc, #348]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80046ac:	f023 0304 	bic.w	r3, r3, #4
 80046b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d015      	beq.n	80046e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ba:	f7fe fb75 	bl	8002da8 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046c0:	e00a      	b.n	80046d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c2:	f7fe fb71 	bl	8002da8 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d901      	bls.n	80046d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e0b1      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d8:	4b4b      	ldr	r3, [pc, #300]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0ee      	beq.n	80046c2 <HAL_RCC_OscConfig+0x37e>
 80046e4:	e014      	b.n	8004710 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046e6:	f7fe fb5f 	bl	8002da8 <HAL_GetTick>
 80046ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ec:	e00a      	b.n	8004704 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ee:	f7fe fb5b 	bl	8002da8 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e09b      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004704:	4b40      	ldr	r3, [pc, #256]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004706:	6a1b      	ldr	r3, [r3, #32]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1ee      	bne.n	80046ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004710:	7dfb      	ldrb	r3, [r7, #23]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d105      	bne.n	8004722 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004716:	4b3c      	ldr	r3, [pc, #240]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	4a3b      	ldr	r2, [pc, #236]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800471c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004720:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 8087 	beq.w	800483a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800472c:	4b36      	ldr	r3, [pc, #216]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 030c 	and.w	r3, r3, #12
 8004734:	2b08      	cmp	r3, #8
 8004736:	d061      	beq.n	80047fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	69db      	ldr	r3, [r3, #28]
 800473c:	2b02      	cmp	r3, #2
 800473e:	d146      	bne.n	80047ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004740:	4b33      	ldr	r3, [pc, #204]	@ (8004810 <HAL_RCC_OscConfig+0x4cc>)
 8004742:	2200      	movs	r2, #0
 8004744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004746:	f7fe fb2f 	bl	8002da8 <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800474e:	f7fe fb2b 	bl	8002da8 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e06d      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004760:	4b29      	ldr	r3, [pc, #164]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1f0      	bne.n	800474e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004774:	d108      	bne.n	8004788 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004776:	4b24      	ldr	r3, [pc, #144]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	4921      	ldr	r1, [pc, #132]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 8004784:	4313      	orrs	r3, r2
 8004786:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004788:	4b1f      	ldr	r3, [pc, #124]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a19      	ldr	r1, [r3, #32]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004798:	430b      	orrs	r3, r1
 800479a:	491b      	ldr	r1, [pc, #108]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 800479c:	4313      	orrs	r3, r2
 800479e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004810 <HAL_RCC_OscConfig+0x4cc>)
 80047a2:	2201      	movs	r2, #1
 80047a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a6:	f7fe faff 	bl	8002da8 <HAL_GetTick>
 80047aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047ac:	e008      	b.n	80047c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ae:	f7fe fafb 	bl	8002da8 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e03d      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80047c0:	4b11      	ldr	r3, [pc, #68]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0f0      	beq.n	80047ae <HAL_RCC_OscConfig+0x46a>
 80047cc:	e035      	b.n	800483a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ce:	4b10      	ldr	r3, [pc, #64]	@ (8004810 <HAL_RCC_OscConfig+0x4cc>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d4:	f7fe fae8 	bl	8002da8 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047da:	e008      	b.n	80047ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047dc:	f7fe fae4 	bl	8002da8 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d901      	bls.n	80047ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e026      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047ee:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <HAL_RCC_OscConfig+0x4c4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d1f0      	bne.n	80047dc <HAL_RCC_OscConfig+0x498>
 80047fa:	e01e      	b.n	800483a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d107      	bne.n	8004814 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e019      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
 8004808:	40021000 	.word	0x40021000
 800480c:	40007000 	.word	0x40007000
 8004810:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004814:	4b0b      	ldr	r3, [pc, #44]	@ (8004844 <HAL_RCC_OscConfig+0x500>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a1b      	ldr	r3, [r3, #32]
 8004824:	429a      	cmp	r2, r3
 8004826:	d106      	bne.n	8004836 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004832:	429a      	cmp	r2, r3
 8004834:	d001      	beq.n	800483a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e000      	b.n	800483c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40021000 	.word	0x40021000

08004848 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d101      	bne.n	800485c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e0d0      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800485c:	4b6a      	ldr	r3, [pc, #424]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d910      	bls.n	800488c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800486a:	4b67      	ldr	r3, [pc, #412]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f023 0207 	bic.w	r2, r3, #7
 8004872:	4965      	ldr	r1, [pc, #404]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	4313      	orrs	r3, r2
 8004878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800487a:	4b63      	ldr	r3, [pc, #396]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d001      	beq.n	800488c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0b8      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d020      	beq.n	80048da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d005      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048a4:	4b59      	ldr	r3, [pc, #356]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80048ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048bc:	4b53      	ldr	r3, [pc, #332]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	4a52      	ldr	r2, [pc, #328]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80048c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c8:	4b50      	ldr	r3, [pc, #320]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	494d      	ldr	r1, [pc, #308]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d040      	beq.n	8004968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d107      	bne.n	80048fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	4b47      	ldr	r3, [pc, #284]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d115      	bne.n	8004926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e07f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b02      	cmp	r3, #2
 8004904:	d107      	bne.n	8004916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004906:	4b41      	ldr	r3, [pc, #260]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d109      	bne.n	8004926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e073      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004916:	4b3d      	ldr	r3, [pc, #244]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e06b      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004926:	4b39      	ldr	r3, [pc, #228]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f023 0203 	bic.w	r2, r3, #3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	4936      	ldr	r1, [pc, #216]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 8004934:	4313      	orrs	r3, r2
 8004936:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004938:	f7fe fa36 	bl	8002da8 <HAL_GetTick>
 800493c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800493e:	e00a      	b.n	8004956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004940:	f7fe fa32 	bl	8002da8 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800494e:	4293      	cmp	r3, r2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e053      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004956:	4b2d      	ldr	r3, [pc, #180]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 020c 	and.w	r2, r3, #12
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	429a      	cmp	r2, r3
 8004966:	d1eb      	bne.n	8004940 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004968:	4b27      	ldr	r3, [pc, #156]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0307 	and.w	r3, r3, #7
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	429a      	cmp	r2, r3
 8004974:	d210      	bcs.n	8004998 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004976:	4b24      	ldr	r3, [pc, #144]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f023 0207 	bic.w	r2, r3, #7
 800497e:	4922      	ldr	r1, [pc, #136]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	4313      	orrs	r3, r2
 8004984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004986:	4b20      	ldr	r3, [pc, #128]	@ (8004a08 <HAL_RCC_ClockConfig+0x1c0>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d001      	beq.n	8004998 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e032      	b.n	80049fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	4916      	ldr	r1, [pc, #88]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0308 	and.w	r3, r3, #8
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d009      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80049c2:	4b12      	ldr	r3, [pc, #72]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	00db      	lsls	r3, r3, #3
 80049d0:	490e      	ldr	r1, [pc, #56]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049d6:	f000 f821 	bl	8004a1c <HAL_RCC_GetSysClockFreq>
 80049da:	4602      	mov	r2, r0
 80049dc:	4b0b      	ldr	r3, [pc, #44]	@ (8004a0c <HAL_RCC_ClockConfig+0x1c4>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	091b      	lsrs	r3, r3, #4
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	490a      	ldr	r1, [pc, #40]	@ (8004a10 <HAL_RCC_ClockConfig+0x1c8>)
 80049e8:	5ccb      	ldrb	r3, [r1, r3]
 80049ea:	fa22 f303 	lsr.w	r3, r2, r3
 80049ee:	4a09      	ldr	r2, [pc, #36]	@ (8004a14 <HAL_RCC_ClockConfig+0x1cc>)
 80049f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80049f2:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <HAL_RCC_ClockConfig+0x1d0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7fe f994 	bl	8002d24 <HAL_InitTick>

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40022000 	.word	0x40022000
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	0800a208 	.word	0x0800a208
 8004a14:	20000008 	.word	0x20000008
 8004a18:	2000000c 	.word	0x2000000c

08004a1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b087      	sub	sp, #28
 8004a20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	2300      	movs	r3, #0
 8004a28:	60bb      	str	r3, [r7, #8]
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
 8004a2e:	2300      	movs	r3, #0
 8004a30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a36:	4b1e      	ldr	r3, [pc, #120]	@ (8004ab0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f003 030c 	and.w	r3, r3, #12
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	d002      	beq.n	8004a4c <HAL_RCC_GetSysClockFreq+0x30>
 8004a46:	2b08      	cmp	r3, #8
 8004a48:	d003      	beq.n	8004a52 <HAL_RCC_GetSysClockFreq+0x36>
 8004a4a:	e027      	b.n	8004a9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a4c:	4b19      	ldr	r3, [pc, #100]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a4e:	613b      	str	r3, [r7, #16]
      break;
 8004a50:	e027      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	0c9b      	lsrs	r3, r3, #18
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	4a17      	ldr	r2, [pc, #92]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a5c:	5cd3      	ldrb	r3, [r2, r3]
 8004a5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d010      	beq.n	8004a8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a6a:	4b11      	ldr	r3, [pc, #68]	@ (8004ab0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	0c5b      	lsrs	r3, r3, #17
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	4a11      	ldr	r2, [pc, #68]	@ (8004abc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a76:	5cd3      	ldrb	r3, [r2, r3]
 8004a78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a7e:	fb03 f202 	mul.w	r2, r3, r2
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	e004      	b.n	8004a96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a90:	fb02 f303 	mul.w	r3, r2, r3
 8004a94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	613b      	str	r3, [r7, #16]
      break;
 8004a9a:	e002      	b.n	8004aa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a9c:	4b05      	ldr	r3, [pc, #20]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004a9e:	613b      	str	r3, [r7, #16]
      break;
 8004aa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aa2:	693b      	ldr	r3, [r7, #16]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	371c      	adds	r7, #28
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	007a1200 	.word	0x007a1200
 8004ab8:	0800a218 	.word	0x0800a218
 8004abc:	0800a228 	.word	0x0800a228
 8004ac0:	003d0900 	.word	0x003d0900

08004ac4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004acc:	4b0a      	ldr	r3, [pc, #40]	@ (8004af8 <RCC_Delay+0x34>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8004afc <RCC_Delay+0x38>)
 8004ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad6:	0a5b      	lsrs	r3, r3, #9
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	fb02 f303 	mul.w	r3, r2, r3
 8004ade:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ae0:	bf00      	nop
  }
  while (Delay --);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	1e5a      	subs	r2, r3, #1
 8004ae6:	60fa      	str	r2, [r7, #12]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f9      	bne.n	8004ae0 <RCC_Delay+0x1c>
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bc80      	pop	{r7}
 8004af6:	4770      	bx	lr
 8004af8:	20000008 	.word	0x20000008
 8004afc:	10624dd3 	.word	0x10624dd3

08004b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	613b      	str	r3, [r7, #16]
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0301 	and.w	r3, r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d07d      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b20:	4b4f      	ldr	r3, [pc, #316]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d10d      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b2c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	4a4b      	ldr	r2, [pc, #300]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b36:	61d3      	str	r3, [r2, #28]
 8004b38:	4b49      	ldr	r3, [pc, #292]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b3a:	69db      	ldr	r3, [r3, #28]
 8004b3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b40:	60bb      	str	r3, [r7, #8]
 8004b42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b44:	2301      	movs	r3, #1
 8004b46:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b48:	4b46      	ldr	r3, [pc, #280]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d118      	bne.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b54:	4b43      	ldr	r3, [pc, #268]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a42      	ldr	r2, [pc, #264]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b60:	f7fe f922 	bl	8002da8 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b66:	e008      	b.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b68:	f7fe f91e 	bl	8002da8 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b64      	cmp	r3, #100	@ 0x64
 8004b74:	d901      	bls.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e06d      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b7a:	4b3a      	ldr	r3, [pc, #232]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0f0      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b86:	4b36      	ldr	r3, [pc, #216]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d02e      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d027      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ba4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bae:	4b2e      	ldr	r3, [pc, #184]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bba:	4a29      	ldr	r2, [pc, #164]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d014      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bca:	f7fe f8ed 	bl	8002da8 <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd0:	e00a      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd2:	f7fe f8e9 	bl	8002da8 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e036      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004be8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bea:	6a1b      	ldr	r3, [r3, #32]
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0ee      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	4917      	ldr	r1, [pc, #92]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c06:	7dfb      	ldrb	r3, [r7, #23]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d105      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c0c:	4b14      	ldr	r3, [pc, #80]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c0e:	69db      	ldr	r3, [r3, #28]
 8004c10:	4a13      	ldr	r2, [pc, #76]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d008      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c24:	4b0e      	ldr	r3, [pc, #56]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	490b      	ldr	r1, [pc, #44]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0310 	and.w	r3, r3, #16
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d008      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c42:	4b07      	ldr	r3, [pc, #28]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	4904      	ldr	r1, [pc, #16]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3718      	adds	r7, #24
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	40021000 	.word	0x40021000
 8004c64:	40007000 	.word	0x40007000
 8004c68:	42420440 	.word	0x42420440

08004c6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e076      	b.n	8004d6c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d108      	bne.n	8004c98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c8e:	d009      	beq.n	8004ca4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	61da      	str	r2, [r3, #28]
 8004c96:	e005      	b.n	8004ca4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7fd fc06 	bl	80024d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cda:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004cec:	431a      	orrs	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	431a      	orrs	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d14:	431a      	orrs	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	69db      	ldr	r3, [r3, #28]
 8004d1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d28:	ea42 0103 	orr.w	r1, r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	0c1a      	lsrs	r2, r3, #16
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f002 0204 	and.w	r2, r2, #4
 8004d4a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	69da      	ldr	r2, [r3, #28]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b088      	sub	sp, #32
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	4613      	mov	r3, r2
 8004d82:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d84:	f7fe f810 	bl	8002da8 <HAL_GetTick>
 8004d88:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d001      	beq.n	8004d9e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e12a      	b.n	8004ff4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <HAL_SPI_Transmit+0x36>
 8004da4:	88fb      	ldrh	r3, [r7, #6]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e122      	b.n	8004ff4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_SPI_Transmit+0x48>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e11b      	b.n	8004ff4 <HAL_SPI_Transmit+0x280>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2203      	movs	r2, #3
 8004dc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	88fa      	ldrh	r2, [r7, #6]
 8004ddc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	88fa      	ldrh	r2, [r7, #6]
 8004de2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e0a:	d10f      	bne.n	8004e2c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e2a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e36:	2b40      	cmp	r3, #64	@ 0x40
 8004e38:	d007      	beq.n	8004e4a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e52:	d152      	bne.n	8004efa <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <HAL_SPI_Transmit+0xee>
 8004e5c:	8b7b      	ldrh	r3, [r7, #26]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d145      	bne.n	8004eee <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e66:	881a      	ldrh	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e72:	1c9a      	adds	r2, r3, #2
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e86:	e032      	b.n	8004eee <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d112      	bne.n	8004ebc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	881a      	ldrh	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea6:	1c9a      	adds	r2, r3, #2
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004eba:	e018      	b.n	8004eee <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ebc:	f7fd ff74 	bl	8002da8 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d803      	bhi.n	8004ed4 <HAL_SPI_Transmit+0x160>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed2:	d102      	bne.n	8004eda <HAL_SPI_Transmit+0x166>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d109      	bne.n	8004eee <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e082      	b.n	8004ff4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1c7      	bne.n	8004e88 <HAL_SPI_Transmit+0x114>
 8004ef8:	e053      	b.n	8004fa2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d002      	beq.n	8004f08 <HAL_SPI_Transmit+0x194>
 8004f02:	8b7b      	ldrh	r3, [r7, #26]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d147      	bne.n	8004f98 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	330c      	adds	r3, #12
 8004f12:	7812      	ldrb	r2, [r2, #0]
 8004f14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f1a:	1c5a      	adds	r2, r3, #1
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f2e:	e033      	b.n	8004f98 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d113      	bne.n	8004f66 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	330c      	adds	r3, #12
 8004f48:	7812      	ldrb	r2, [r2, #0]
 8004f4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f50:	1c5a      	adds	r2, r3, #1
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004f64:	e018      	b.n	8004f98 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f66:	f7fd ff1f 	bl	8002da8 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d803      	bhi.n	8004f7e <HAL_SPI_Transmit+0x20a>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d102      	bne.n	8004f84 <HAL_SPI_Transmit+0x210>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d109      	bne.n	8004f98 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e02d      	b.n	8004ff4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1c6      	bne.n	8004f30 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fa2:	69fa      	ldr	r2, [r7, #28]
 8004fa4:	6839      	ldr	r1, [r7, #0]
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	f000 faf0 	bl	800558c <SPI_EndRxTxTransaction>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d002      	beq.n	8004fb8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d10a      	bne.n	8004fd6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	617b      	str	r3, [r7, #20]
 8004fd4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e000      	b.n	8004ff4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
  }
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3720      	adds	r7, #32
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	4613      	mov	r3, r2
 8005008:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b01      	cmp	r3, #1
 8005014:	d001      	beq.n	800501a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005016:	2302      	movs	r3, #2
 8005018:	e097      	b.n	800514a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d002      	beq.n	8005026 <HAL_SPI_Transmit_DMA+0x2a>
 8005020:	88fb      	ldrh	r3, [r7, #6]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e08f      	b.n	800514a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_SPI_Transmit_DMA+0x3c>
 8005034:	2302      	movs	r3, #2
 8005036:	e088      	b.n	800514a <HAL_SPI_Transmit_DMA+0x14e>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2203      	movs	r2, #3
 8005044:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	68ba      	ldr	r2, [r7, #8]
 8005052:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	88fa      	ldrh	r2, [r7, #6]
 8005058:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	88fa      	ldrh	r2, [r7, #6]
 800505e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2200      	movs	r2, #0
 800507c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005086:	d10f      	bne.n	80050a8 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005096:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050a6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ac:	4a29      	ldr	r2, [pc, #164]	@ (8005154 <HAL_SPI_Transmit_DMA+0x158>)
 80050ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050b4:	4a28      	ldr	r2, [pc, #160]	@ (8005158 <HAL_SPI_Transmit_DMA+0x15c>)
 80050b6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050bc:	4a27      	ldr	r2, [pc, #156]	@ (800515c <HAL_SPI_Transmit_DMA+0x160>)
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050c4:	2200      	movs	r2, #0
 80050c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d0:	4619      	mov	r1, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	330c      	adds	r3, #12
 80050d8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050de:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80050e0:	f7fe fd40 	bl	8003b64 <HAL_DMA_Start_IT>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00b      	beq.n	8005102 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ee:	f043 0210 	orr.w	r2, r3, #16
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e023      	b.n	800514a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800510c:	2b40      	cmp	r3, #64	@ 0x40
 800510e:	d007      	beq.n	8005120 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800511e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f042 0220 	orr.w	r2, r2, #32
 8005136:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685a      	ldr	r2, [r3, #4]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f042 0202 	orr.w	r2, r2, #2
 8005146:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	080053f7 	.word	0x080053f7
 8005158:	08005351 	.word	0x08005351
 800515c:	08005413 	.word	0x08005413

08005160 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b088      	sub	sp, #32
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	099b      	lsrs	r3, r3, #6
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10f      	bne.n	80051a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	099b      	lsrs	r3, r3, #6
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d004      	beq.n	80051a4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	4798      	blx	r3
    return;
 80051a2:	e0be      	b.n	8005322 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	085b      	lsrs	r3, r3, #1
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <HAL_SPI_IRQHandler+0x66>
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	09db      	lsrs	r3, r3, #7
 80051b4:	f003 0301 	and.w	r3, r3, #1
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d004      	beq.n	80051c6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	4798      	blx	r3
    return;
 80051c4:	e0ad      	b.n	8005322 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	095b      	lsrs	r3, r3, #5
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d106      	bne.n	80051e0 <HAL_SPI_IRQHandler+0x80>
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	099b      	lsrs	r3, r3, #6
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 80a1 	beq.w	8005322 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 809a 	beq.w	8005322 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	099b      	lsrs	r3, r3, #6
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d023      	beq.n	8005242 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b03      	cmp	r3, #3
 8005204:	d011      	beq.n	800522a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800520a:	f043 0204 	orr.w	r2, r3, #4
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005212:	2300      	movs	r3, #0
 8005214:	617b      	str	r3, [r7, #20]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	617b      	str	r3, [r7, #20]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	e00b      	b.n	8005242 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800522a:	2300      	movs	r3, #0
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	693b      	ldr	r3, [r7, #16]
        return;
 8005240:	e06f      	b.n	8005322 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	095b      	lsrs	r3, r3, #5
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d014      	beq.n	8005278 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005252:	f043 0201 	orr.w	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800525a:	2300      	movs	r3, #0
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	60fb      	str	r3, [r7, #12]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800527c:	2b00      	cmp	r3, #0
 800527e:	d04f      	beq.n	8005320 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800528e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d104      	bne.n	80052ac <HAL_SPI_IRQHandler+0x14c>
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d034      	beq.n	8005316 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685a      	ldr	r2, [r3, #4]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0203 	bic.w	r2, r2, #3
 80052ba:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d011      	beq.n	80052e8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c8:	4a17      	ldr	r2, [pc, #92]	@ (8005328 <HAL_SPI_IRQHandler+0x1c8>)
 80052ca:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7fe fca7 	bl	8003c24 <HAL_DMA_Abort_IT>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d016      	beq.n	800531e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005328 <HAL_SPI_IRQHandler+0x1c8>)
 80052f6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fe fc91 	bl	8003c24 <HAL_DMA_Abort_IT>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00a      	beq.n	800531e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800530c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005314:	e003      	b.n	800531e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f811 	bl	800533e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800531c:	e000      	b.n	8005320 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800531e:	bf00      	nop
    return;
 8005320:	bf00      	nop
  }
}
 8005322:	3720      	adds	r7, #32
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	08005453 	.word	0x08005453

0800532c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	bc80      	pop	{r7}
 800533c:	4770      	bx	lr

0800533e <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	bc80      	pop	{r7}
 800534e:	4770      	bx	lr

08005350 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800535e:	f7fd fd23 	bl	8002da8 <HAL_GetTick>
 8005362:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0320 	and.w	r3, r3, #32
 800536e:	2b20      	cmp	r3, #32
 8005370:	d03b      	beq.n	80053ea <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0220 	bic.w	r2, r2, #32
 8005380:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0202 	bic.w	r2, r2, #2
 8005390:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	2164      	movs	r1, #100	@ 0x64
 8005396:	6978      	ldr	r0, [r7, #20]
 8005398:	f000 f8f8 	bl	800558c <SPI_EndRxTxTransaction>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d005      	beq.n	80053ae <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a6:	f043 0220 	orr.w	r2, r3, #32
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10a      	bne.n	80053cc <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053b6:	2300      	movs	r3, #0
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	60fb      	str	r3, [r7, #12]
 80053ca:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	2200      	movs	r2, #0
 80053d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d003      	beq.n	80053ea <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80053e2:	6978      	ldr	r0, [r7, #20]
 80053e4:	f7ff ffab 	bl	800533e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80053e8:	e002      	b.n	80053f0 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80053ea:	6978      	ldr	r0, [r7, #20]
 80053ec:	f7fb fb64 	bl	8000ab8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053f0:	3718      	adds	r7, #24
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b084      	sub	sp, #16
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005402:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f7ff ff91 	bl	800532c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800540a:	bf00      	nop
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b084      	sub	sp, #16
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0203 	bic.w	r2, r2, #3
 800542e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005434:	f043 0210 	orr.w	r2, r3, #16
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f7ff ff7a 	bl	800533e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800544a:	bf00      	nop
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b084      	sub	sp, #16
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f7ff ff66 	bl	800533e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005472:	bf00      	nop
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
	...

0800547c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b088      	sub	sp, #32
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	603b      	str	r3, [r7, #0]
 8005488:	4613      	mov	r3, r2
 800548a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800548c:	f7fd fc8c 	bl	8002da8 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005494:	1a9b      	subs	r3, r3, r2
 8005496:	683a      	ldr	r2, [r7, #0]
 8005498:	4413      	add	r3, r2
 800549a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800549c:	f7fd fc84 	bl	8002da8 <HAL_GetTick>
 80054a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054a2:	4b39      	ldr	r3, [pc, #228]	@ (8005588 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	015b      	lsls	r3, r3, #5
 80054a8:	0d1b      	lsrs	r3, r3, #20
 80054aa:	69fa      	ldr	r2, [r7, #28]
 80054ac:	fb02 f303 	mul.w	r3, r2, r3
 80054b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054b2:	e054      	b.n	800555e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ba:	d050      	beq.n	800555e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054bc:	f7fd fc74 	bl	8002da8 <HAL_GetTick>
 80054c0:	4602      	mov	r2, r0
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	1ad3      	subs	r3, r2, r3
 80054c6:	69fa      	ldr	r2, [r7, #28]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d902      	bls.n	80054d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d13d      	bne.n	800554e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80054e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054ea:	d111      	bne.n	8005510 <SPI_WaitFlagStateUntilTimeout+0x94>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054f4:	d004      	beq.n	8005500 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054fe:	d107      	bne.n	8005510 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800550e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005514:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005518:	d10f      	bne.n	800553a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005528:	601a      	str	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005538:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e017      	b.n	800557e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	3b01      	subs	r3, #1
 800555c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	4013      	ands	r3, r2
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	429a      	cmp	r2, r3
 800556c:	bf0c      	ite	eq
 800556e:	2301      	moveq	r3, #1
 8005570:	2300      	movne	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	461a      	mov	r2, r3
 8005576:	79fb      	ldrb	r3, [r7, #7]
 8005578:	429a      	cmp	r2, r3
 800557a:	d19b      	bne.n	80054b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3720      	adds	r7, #32
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	20000008 	.word	0x20000008

0800558c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af02      	add	r7, sp, #8
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	2201      	movs	r2, #1
 80055a0:	2102      	movs	r1, #2
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f7ff ff6a 	bl	800547c <SPI_WaitFlagStateUntilTimeout>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d007      	beq.n	80055be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b2:	f043 0220 	orr.w	r2, r3, #32
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e013      	b.n	80055e6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2200      	movs	r2, #0
 80055c6:	2180      	movs	r1, #128	@ 0x80
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f7ff ff57 	bl	800547c <SPI_WaitFlagStateUntilTimeout>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d007      	beq.n	80055e4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d8:	f043 0220 	orr.w	r2, r3, #32
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e000      	b.n	80055e6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b082      	sub	sp, #8
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e041      	b.n	8005684 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	d106      	bne.n	800561a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7fd fabd 	bl	8002b94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2202      	movs	r2, #2
 800561e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	3304      	adds	r3, #4
 800562a:	4619      	mov	r1, r3
 800562c:	4610      	mov	r0, r2
 800562e:	f000 fd7f 	bl	8006130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3708      	adds	r7, #8
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b01      	cmp	r3, #1
 800569e:	d001      	beq.n	80056a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e032      	b.n	800570a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a18      	ldr	r2, [pc, #96]	@ (8005714 <HAL_TIM_Base_Start+0x88>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d00e      	beq.n	80056d4 <HAL_TIM_Base_Start+0x48>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056be:	d009      	beq.n	80056d4 <HAL_TIM_Base_Start+0x48>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a14      	ldr	r2, [pc, #80]	@ (8005718 <HAL_TIM_Base_Start+0x8c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d004      	beq.n	80056d4 <HAL_TIM_Base_Start+0x48>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a13      	ldr	r2, [pc, #76]	@ (800571c <HAL_TIM_Base_Start+0x90>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d111      	bne.n	80056f8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2b06      	cmp	r3, #6
 80056e4:	d010      	beq.n	8005708 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f042 0201 	orr.w	r2, r2, #1
 80056f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f6:	e007      	b.n	8005708 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0201 	orr.w	r2, r2, #1
 8005706:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr
 8005714:	40012c00 	.word	0x40012c00
 8005718:	40000400 	.word	0x40000400
 800571c:	40000800 	.word	0x40000800

08005720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b01      	cmp	r3, #1
 8005732:	d001      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e03a      	b.n	80057ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2202      	movs	r2, #2
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68da      	ldr	r2, [r3, #12]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0201 	orr.w	r2, r2, #1
 800574e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a18      	ldr	r2, [pc, #96]	@ (80057b8 <HAL_TIM_Base_Start_IT+0x98>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d00e      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0x58>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005762:	d009      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0x58>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a14      	ldr	r2, [pc, #80]	@ (80057bc <HAL_TIM_Base_Start_IT+0x9c>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d004      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0x58>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a13      	ldr	r2, [pc, #76]	@ (80057c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d111      	bne.n	800579c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f003 0307 	and.w	r3, r3, #7
 8005782:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b06      	cmp	r3, #6
 8005788:	d010      	beq.n	80057ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f042 0201 	orr.w	r2, r2, #1
 8005798:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800579a:	e007      	b.n	80057ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0201 	orr.w	r2, r2, #1
 80057aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bc80      	pop	{r7}
 80057b6:	4770      	bx	lr
 80057b8:	40012c00 	.word	0x40012c00
 80057bc:	40000400 	.word	0x40000400
 80057c0:	40000800 	.word	0x40000800

080057c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e041      	b.n	800585a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d106      	bne.n	80057f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7fd f950 	bl	8002a90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	3304      	adds	r3, #4
 8005800:	4619      	mov	r1, r3
 8005802:	4610      	mov	r0, r2
 8005804:	f000 fc94 	bl	8006130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
	...

08005864 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d109      	bne.n	8005888 <HAL_TIM_PWM_Start+0x24>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b01      	cmp	r3, #1
 800587e:	bf14      	ite	ne
 8005880:	2301      	movne	r3, #1
 8005882:	2300      	moveq	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	e022      	b.n	80058ce <HAL_TIM_PWM_Start+0x6a>
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	2b04      	cmp	r3, #4
 800588c:	d109      	bne.n	80058a2 <HAL_TIM_PWM_Start+0x3e>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b01      	cmp	r3, #1
 8005898:	bf14      	ite	ne
 800589a:	2301      	movne	r3, #1
 800589c:	2300      	moveq	r3, #0
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	e015      	b.n	80058ce <HAL_TIM_PWM_Start+0x6a>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d109      	bne.n	80058bc <HAL_TIM_PWM_Start+0x58>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	bf14      	ite	ne
 80058b4:	2301      	movne	r3, #1
 80058b6:	2300      	moveq	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	e008      	b.n	80058ce <HAL_TIM_PWM_Start+0x6a>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	bf14      	ite	ne
 80058c8:	2301      	movne	r3, #1
 80058ca:	2300      	moveq	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e05e      	b.n	8005994 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d104      	bne.n	80058e6 <HAL_TIM_PWM_Start+0x82>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2202      	movs	r2, #2
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058e4:	e013      	b.n	800590e <HAL_TIM_PWM_Start+0xaa>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b04      	cmp	r3, #4
 80058ea:	d104      	bne.n	80058f6 <HAL_TIM_PWM_Start+0x92>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058f4:	e00b      	b.n	800590e <HAL_TIM_PWM_Start+0xaa>
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d104      	bne.n	8005906 <HAL_TIM_PWM_Start+0xa2>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005904:	e003      	b.n	800590e <HAL_TIM_PWM_Start+0xaa>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2202      	movs	r2, #2
 800590a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2201      	movs	r2, #1
 8005914:	6839      	ldr	r1, [r7, #0]
 8005916:	4618      	mov	r0, r3
 8005918:	f001 f81b 	bl	8006952 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a1e      	ldr	r2, [pc, #120]	@ (800599c <HAL_TIM_PWM_Start+0x138>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d107      	bne.n	8005936 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005934:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a18      	ldr	r2, [pc, #96]	@ (800599c <HAL_TIM_PWM_Start+0x138>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00e      	beq.n	800595e <HAL_TIM_PWM_Start+0xfa>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005948:	d009      	beq.n	800595e <HAL_TIM_PWM_Start+0xfa>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a14      	ldr	r2, [pc, #80]	@ (80059a0 <HAL_TIM_PWM_Start+0x13c>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d004      	beq.n	800595e <HAL_TIM_PWM_Start+0xfa>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a12      	ldr	r2, [pc, #72]	@ (80059a4 <HAL_TIM_PWM_Start+0x140>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d111      	bne.n	8005982 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2b06      	cmp	r3, #6
 800596e:	d010      	beq.n	8005992 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0201 	orr.w	r2, r2, #1
 800597e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005980:	e007      	b.n	8005992 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0201 	orr.w	r2, r2, #1
 8005990:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	40012c00 	.word	0x40012c00
 80059a0:	40000400 	.word	0x40000400
 80059a4:	40000800 	.word	0x40000800

080059a8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e041      	b.n	8005a3e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d106      	bne.n	80059d4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f7fd f88e 	bl	8002af0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2202      	movs	r2, #2
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	3304      	adds	r3, #4
 80059e4:	4619      	mov	r1, r3
 80059e6:	4610      	mov	r0, r2
 80059e8:	f000 fba2 	bl	8006130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
	...

08005a48 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d104      	bne.n	8005a62 <HAL_TIM_IC_Start+0x1a>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	e013      	b.n	8005a8a <HAL_TIM_IC_Start+0x42>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b04      	cmp	r3, #4
 8005a66:	d104      	bne.n	8005a72 <HAL_TIM_IC_Start+0x2a>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e00b      	b.n	8005a8a <HAL_TIM_IC_Start+0x42>
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d104      	bne.n	8005a82 <HAL_TIM_IC_Start+0x3a>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	e003      	b.n	8005a8a <HAL_TIM_IC_Start+0x42>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d104      	bne.n	8005a9c <HAL_TIM_IC_Start+0x54>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	e013      	b.n	8005ac4 <HAL_TIM_IC_Start+0x7c>
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	2b04      	cmp	r3, #4
 8005aa0:	d104      	bne.n	8005aac <HAL_TIM_IC_Start+0x64>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	e00b      	b.n	8005ac4 <HAL_TIM_IC_Start+0x7c>
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b08      	cmp	r3, #8
 8005ab0:	d104      	bne.n	8005abc <HAL_TIM_IC_Start+0x74>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	e003      	b.n	8005ac4 <HAL_TIM_IC_Start+0x7c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ac6:	7bfb      	ldrb	r3, [r7, #15]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d102      	bne.n	8005ad2 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005acc:	7bbb      	ldrb	r3, [r7, #14]
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d001      	beq.n	8005ad6 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e06d      	b.n	8005bb2 <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d104      	bne.n	8005ae6 <HAL_TIM_IC_Start+0x9e>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2202      	movs	r2, #2
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ae4:	e013      	b.n	8005b0e <HAL_TIM_IC_Start+0xc6>
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	d104      	bne.n	8005af6 <HAL_TIM_IC_Start+0xae>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005af4:	e00b      	b.n	8005b0e <HAL_TIM_IC_Start+0xc6>
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	2b08      	cmp	r3, #8
 8005afa:	d104      	bne.n	8005b06 <HAL_TIM_IC_Start+0xbe>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2202      	movs	r2, #2
 8005b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b04:	e003      	b.n	8005b0e <HAL_TIM_IC_Start+0xc6>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2202      	movs	r2, #2
 8005b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d104      	bne.n	8005b1e <HAL_TIM_IC_Start+0xd6>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2202      	movs	r2, #2
 8005b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b1c:	e013      	b.n	8005b46 <HAL_TIM_IC_Start+0xfe>
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	2b04      	cmp	r3, #4
 8005b22:	d104      	bne.n	8005b2e <HAL_TIM_IC_Start+0xe6>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b2c:	e00b      	b.n	8005b46 <HAL_TIM_IC_Start+0xfe>
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	2b08      	cmp	r3, #8
 8005b32:	d104      	bne.n	8005b3e <HAL_TIM_IC_Start+0xf6>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2202      	movs	r2, #2
 8005b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b3c:	e003      	b.n	8005b46 <HAL_TIM_IC_Start+0xfe>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2202      	movs	r2, #2
 8005b42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	6839      	ldr	r1, [r7, #0]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 feff 	bl	8006952 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a18      	ldr	r2, [pc, #96]	@ (8005bbc <HAL_TIM_IC_Start+0x174>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d00e      	beq.n	8005b7c <HAL_TIM_IC_Start+0x134>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b66:	d009      	beq.n	8005b7c <HAL_TIM_IC_Start+0x134>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a14      	ldr	r2, [pc, #80]	@ (8005bc0 <HAL_TIM_IC_Start+0x178>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d004      	beq.n	8005b7c <HAL_TIM_IC_Start+0x134>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a13      	ldr	r2, [pc, #76]	@ (8005bc4 <HAL_TIM_IC_Start+0x17c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d111      	bne.n	8005ba0 <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b06      	cmp	r3, #6
 8005b8c:	d010      	beq.n	8005bb0 <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f042 0201 	orr.w	r2, r2, #1
 8005b9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9e:	e007      	b.n	8005bb0 <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0201 	orr.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	40012c00 	.word	0x40012c00
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800

08005bc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d020      	beq.n	8005c2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d01b      	beq.n	8005c2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f06f 0202 	mvn.w	r2, #2
 8005bfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2201      	movs	r2, #1
 8005c02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 fa71 	bl	80060fa <HAL_TIM_IC_CaptureCallback>
 8005c18:	e005      	b.n	8005c26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 fa64 	bl	80060e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 fa73 	bl	800610c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	f003 0304 	and.w	r3, r3, #4
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d020      	beq.n	8005c78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d01b      	beq.n	8005c78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f06f 0204 	mvn.w	r2, #4
 8005c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2202      	movs	r2, #2
 8005c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fa4b 	bl	80060fa <HAL_TIM_IC_CaptureCallback>
 8005c64:	e005      	b.n	8005c72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fa3e 	bl	80060e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 fa4d 	bl	800610c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f003 0308 	and.w	r3, r3, #8
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d020      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f003 0308 	and.w	r3, r3, #8
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d01b      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f06f 0208 	mvn.w	r2, #8
 8005c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2204      	movs	r2, #4
 8005c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 fa25 	bl	80060fa <HAL_TIM_IC_CaptureCallback>
 8005cb0:	e005      	b.n	8005cbe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 fa18 	bl	80060e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 fa27 	bl	800610c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f003 0310 	and.w	r3, r3, #16
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d020      	beq.n	8005d10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f003 0310 	and.w	r3, r3, #16
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d01b      	beq.n	8005d10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 0210 	mvn.w	r2, #16
 8005ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2208      	movs	r2, #8
 8005ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f9ff 	bl	80060fa <HAL_TIM_IC_CaptureCallback>
 8005cfc:	e005      	b.n	8005d0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f9f2 	bl	80060e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 fa01 	bl	800610c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00c      	beq.n	8005d34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f003 0301 	and.w	r3, r3, #1
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d007      	beq.n	8005d34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f06f 0201 	mvn.w	r2, #1
 8005d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fc fa72 	bl	8002218 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00c      	beq.n	8005d58 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d007      	beq.n	8005d58 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 feda 	bl	8006b0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00c      	beq.n	8005d7c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d007      	beq.n	8005d7c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f9d1 	bl	800611e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f003 0320 	and.w	r3, r3, #32
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00c      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f003 0320 	and.w	r3, r3, #32
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d007      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f06f 0220 	mvn.w	r2, #32
 8005d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fead 	bl	8006afa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005da0:	bf00      	nop
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005db4:	2300      	movs	r3, #0
 8005db6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e088      	b.n	8005ed8 <HAL_TIM_IC_ConfigChannel+0x130>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d11b      	bne.n	8005e0c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005de4:	f000 fc2c 	bl	8006640 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699a      	ldr	r2, [r3, #24]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 020c 	bic.w	r2, r2, #12
 8005df6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6999      	ldr	r1, [r3, #24]
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	689a      	ldr	r2, [r3, #8]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	619a      	str	r2, [r3, #24]
 8005e0a:	e060      	b.n	8005ece <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2b04      	cmp	r3, #4
 8005e10:	d11c      	bne.n	8005e4c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005e22:	f000 fc95 	bl	8006750 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	699a      	ldr	r2, [r3, #24]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005e34:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	6999      	ldr	r1, [r3, #24]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	021a      	lsls	r2, r3, #8
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	619a      	str	r2, [r3, #24]
 8005e4a:	e040      	b.n	8005ece <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b08      	cmp	r3, #8
 8005e50:	d11b      	bne.n	8005e8a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005e62:	f000 fce0 	bl	8006826 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69da      	ldr	r2, [r3, #28]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 020c 	bic.w	r2, r2, #12
 8005e74:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69d9      	ldr	r1, [r3, #28]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	689a      	ldr	r2, [r3, #8]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	61da      	str	r2, [r3, #28]
 8005e88:	e021      	b.n	8005ece <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b0c      	cmp	r3, #12
 8005e8e:	d11c      	bne.n	8005eca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005ea0:	f000 fcfc 	bl	800689c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	69da      	ldr	r2, [r3, #28]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005eb2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	69d9      	ldr	r1, [r3, #28]
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	021a      	lsls	r2, r3, #8
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	61da      	str	r2, [r3, #28]
 8005ec8:	e001      	b.n	8005ece <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3718      	adds	r7, #24
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b086      	sub	sp, #24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eec:	2300      	movs	r3, #0
 8005eee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d101      	bne.n	8005efe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005efa:	2302      	movs	r3, #2
 8005efc:	e0ae      	b.n	800605c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2b0c      	cmp	r3, #12
 8005f0a:	f200 809f 	bhi.w	800604c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f14:	08005f49 	.word	0x08005f49
 8005f18:	0800604d 	.word	0x0800604d
 8005f1c:	0800604d 	.word	0x0800604d
 8005f20:	0800604d 	.word	0x0800604d
 8005f24:	08005f89 	.word	0x08005f89
 8005f28:	0800604d 	.word	0x0800604d
 8005f2c:	0800604d 	.word	0x0800604d
 8005f30:	0800604d 	.word	0x0800604d
 8005f34:	08005fcb 	.word	0x08005fcb
 8005f38:	0800604d 	.word	0x0800604d
 8005f3c:	0800604d 	.word	0x0800604d
 8005f40:	0800604d 	.word	0x0800604d
 8005f44:	0800600b 	.word	0x0800600b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68b9      	ldr	r1, [r7, #8]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f000 f95c 	bl	800620c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	699a      	ldr	r2, [r3, #24]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0208 	orr.w	r2, r2, #8
 8005f62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699a      	ldr	r2, [r3, #24]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f022 0204 	bic.w	r2, r2, #4
 8005f72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6999      	ldr	r1, [r3, #24]
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	691a      	ldr	r2, [r3, #16]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	430a      	orrs	r2, r1
 8005f84:	619a      	str	r2, [r3, #24]
      break;
 8005f86:	e064      	b.n	8006052 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68b9      	ldr	r1, [r7, #8]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 f9a2 	bl	80062d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	699a      	ldr	r2, [r3, #24]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	699a      	ldr	r2, [r3, #24]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6999      	ldr	r1, [r3, #24]
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	021a      	lsls	r2, r3, #8
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	619a      	str	r2, [r3, #24]
      break;
 8005fc8:	e043      	b.n	8006052 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68b9      	ldr	r1, [r7, #8]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 f9eb 	bl	80063ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69da      	ldr	r2, [r3, #28]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f042 0208 	orr.w	r2, r2, #8
 8005fe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	69da      	ldr	r2, [r3, #28]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f022 0204 	bic.w	r2, r2, #4
 8005ff4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	69d9      	ldr	r1, [r3, #28]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	691a      	ldr	r2, [r3, #16]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	430a      	orrs	r2, r1
 8006006:	61da      	str	r2, [r3, #28]
      break;
 8006008:	e023      	b.n	8006052 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68b9      	ldr	r1, [r7, #8]
 8006010:	4618      	mov	r0, r3
 8006012:	f000 fa35 	bl	8006480 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	69da      	ldr	r2, [r3, #28]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69da      	ldr	r2, [r3, #28]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69d9      	ldr	r1, [r3, #28]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	021a      	lsls	r2, r3, #8
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	61da      	str	r2, [r3, #28]
      break;
 800604a:	e002      	b.n	8006052 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	75fb      	strb	r3, [r7, #23]
      break;
 8006050:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800605a:	7dfb      	ldrb	r3, [r7, #23]
}
 800605c:	4618      	mov	r0, r3
 800605e:	3718      	adds	r7, #24
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b082      	sub	sp, #8
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006074:	2b01      	cmp	r3, #1
 8006076:	d101      	bne.n	800607c <HAL_TIM_SlaveConfigSynchro+0x18>
 8006078:	2302      	movs	r3, #2
 800607a:	e031      	b.n	80060e0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2202      	movs	r2, #2
 8006088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800608c:	6839      	ldr	r1, [r7, #0]
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 fa44 	bl	800651c <TIM_SlaveTimer_SetConfig>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d009      	beq.n	80060ae <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e018      	b.n	80060e0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68da      	ldr	r2, [r3, #12]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060bc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68da      	ldr	r2, [r3, #12]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80060cc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bc80      	pop	{r7}
 80060f8:	4770      	bx	lr

080060fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006102:	bf00      	nop
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	bc80      	pop	{r7}
 800610a:	4770      	bx	lr

0800610c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	bc80      	pop	{r7}
 800611c:	4770      	bx	lr

0800611e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	bc80      	pop	{r7}
 800612e:	4770      	bx	lr

08006130 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a2f      	ldr	r2, [pc, #188]	@ (8006200 <TIM_Base_SetConfig+0xd0>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d00b      	beq.n	8006160 <TIM_Base_SetConfig+0x30>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800614e:	d007      	beq.n	8006160 <TIM_Base_SetConfig+0x30>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a2c      	ldr	r2, [pc, #176]	@ (8006204 <TIM_Base_SetConfig+0xd4>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d003      	beq.n	8006160 <TIM_Base_SetConfig+0x30>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a2b      	ldr	r2, [pc, #172]	@ (8006208 <TIM_Base_SetConfig+0xd8>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d108      	bne.n	8006172 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a22      	ldr	r2, [pc, #136]	@ (8006200 <TIM_Base_SetConfig+0xd0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d00b      	beq.n	8006192 <TIM_Base_SetConfig+0x62>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006180:	d007      	beq.n	8006192 <TIM_Base_SetConfig+0x62>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a1f      	ldr	r2, [pc, #124]	@ (8006204 <TIM_Base_SetConfig+0xd4>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d003      	beq.n	8006192 <TIM_Base_SetConfig+0x62>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a1e      	ldr	r2, [pc, #120]	@ (8006208 <TIM_Base_SetConfig+0xd8>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d108      	bne.n	80061a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a0d      	ldr	r2, [pc, #52]	@ (8006200 <TIM_Base_SetConfig+0xd0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d103      	bne.n	80061d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d005      	beq.n	80061f6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	f023 0201 	bic.w	r2, r3, #1
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	611a      	str	r2, [r3, #16]
  }
}
 80061f6:	bf00      	nop
 80061f8:	3714      	adds	r7, #20
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bc80      	pop	{r7}
 80061fe:	4770      	bx	lr
 8006200:	40012c00 	.word	0x40012c00
 8006204:	40000400 	.word	0x40000400
 8006208:	40000800 	.word	0x40000800

0800620c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800620c:	b480      	push	{r7}
 800620e:	b087      	sub	sp, #28
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a1b      	ldr	r3, [r3, #32]
 8006220:	f023 0201 	bic.w	r2, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	699b      	ldr	r3, [r3, #24]
 8006232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f023 0303 	bic.w	r3, r3, #3
 8006242:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f023 0302 	bic.w	r3, r3, #2
 8006254:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	4313      	orrs	r3, r2
 800625e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a1c      	ldr	r2, [pc, #112]	@ (80062d4 <TIM_OC1_SetConfig+0xc8>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d10c      	bne.n	8006282 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f023 0308 	bic.w	r3, r3, #8
 800626e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f023 0304 	bic.w	r3, r3, #4
 8006280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a13      	ldr	r2, [pc, #76]	@ (80062d4 <TIM_OC1_SetConfig+0xc8>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d111      	bne.n	80062ae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	621a      	str	r2, [r3, #32]
}
 80062c8:	bf00      	nop
 80062ca:	371c      	adds	r7, #28
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bc80      	pop	{r7}
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40012c00 	.word	0x40012c00

080062d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	f023 0210 	bic.w	r2, r3, #16
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800630e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	021b      	lsls	r3, r3, #8
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	4313      	orrs	r3, r2
 800631a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	f023 0320 	bic.w	r3, r3, #32
 8006322:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	4313      	orrs	r3, r2
 800632e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a1d      	ldr	r2, [pc, #116]	@ (80063a8 <TIM_OC2_SetConfig+0xd0>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d10d      	bne.n	8006354 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800633e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	011b      	lsls	r3, r3, #4
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4313      	orrs	r3, r2
 800634a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006352:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a14      	ldr	r2, [pc, #80]	@ (80063a8 <TIM_OC2_SetConfig+0xd0>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d113      	bne.n	8006384 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006362:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800636a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	4313      	orrs	r3, r2
 8006376:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	699b      	ldr	r3, [r3, #24]
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	4313      	orrs	r3, r2
 8006382:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	621a      	str	r2, [r3, #32]
}
 800639e:	bf00      	nop
 80063a0:	371c      	adds	r7, #28
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bc80      	pop	{r7}
 80063a6:	4770      	bx	lr
 80063a8:	40012c00 	.word	0x40012c00

080063ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b087      	sub	sp, #28
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0303 	bic.w	r3, r3, #3
 80063e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	021b      	lsls	r3, r3, #8
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	4313      	orrs	r3, r2
 8006400:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a1d      	ldr	r2, [pc, #116]	@ (800647c <TIM_OC3_SetConfig+0xd0>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d10d      	bne.n	8006426 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006410:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	021b      	lsls	r3, r3, #8
 8006418:	697a      	ldr	r2, [r7, #20]
 800641a:	4313      	orrs	r3, r2
 800641c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006424:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a14      	ldr	r2, [pc, #80]	@ (800647c <TIM_OC3_SetConfig+0xd0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d113      	bne.n	8006456 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800643c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	695b      	ldr	r3, [r3, #20]
 8006442:	011b      	lsls	r3, r3, #4
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4313      	orrs	r3, r2
 8006448:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	011b      	lsls	r3, r3, #4
 8006450:	693a      	ldr	r2, [r7, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	693a      	ldr	r2, [r7, #16]
 800645a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	621a      	str	r2, [r3, #32]
}
 8006470:	bf00      	nop
 8006472:	371c      	adds	r7, #28
 8006474:	46bd      	mov	sp, r7
 8006476:	bc80      	pop	{r7}
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	40012c00 	.word	0x40012c00

08006480 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006480:	b480      	push	{r7}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	021b      	lsls	r3, r3, #8
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	031b      	lsls	r3, r3, #12
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a0f      	ldr	r2, [pc, #60]	@ (8006518 <TIM_OC4_SetConfig+0x98>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d109      	bne.n	80064f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	019b      	lsls	r3, r3, #6
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	621a      	str	r2, [r3, #32]
}
 800650e:	bf00      	nop
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	bc80      	pop	{r7}
 8006516:	4770      	bx	lr
 8006518:	40012c00 	.word	0x40012c00

0800651c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006526:	2300      	movs	r3, #0
 8006528:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006538:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	4313      	orrs	r3, r2
 8006542:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	f023 0307 	bic.w	r3, r3, #7
 800654a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	4313      	orrs	r3, r2
 8006554:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2b70      	cmp	r3, #112	@ 0x70
 8006564:	d01a      	beq.n	800659c <TIM_SlaveTimer_SetConfig+0x80>
 8006566:	2b70      	cmp	r3, #112	@ 0x70
 8006568:	d860      	bhi.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
 800656a:	2b60      	cmp	r3, #96	@ 0x60
 800656c:	d054      	beq.n	8006618 <TIM_SlaveTimer_SetConfig+0xfc>
 800656e:	2b60      	cmp	r3, #96	@ 0x60
 8006570:	d85c      	bhi.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
 8006572:	2b50      	cmp	r3, #80	@ 0x50
 8006574:	d046      	beq.n	8006604 <TIM_SlaveTimer_SetConfig+0xe8>
 8006576:	2b50      	cmp	r3, #80	@ 0x50
 8006578:	d858      	bhi.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
 800657a:	2b40      	cmp	r3, #64	@ 0x40
 800657c:	d019      	beq.n	80065b2 <TIM_SlaveTimer_SetConfig+0x96>
 800657e:	2b40      	cmp	r3, #64	@ 0x40
 8006580:	d854      	bhi.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
 8006582:	2b30      	cmp	r3, #48	@ 0x30
 8006584:	d055      	beq.n	8006632 <TIM_SlaveTimer_SetConfig+0x116>
 8006586:	2b30      	cmp	r3, #48	@ 0x30
 8006588:	d850      	bhi.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
 800658a:	2b20      	cmp	r3, #32
 800658c:	d051      	beq.n	8006632 <TIM_SlaveTimer_SetConfig+0x116>
 800658e:	2b20      	cmp	r3, #32
 8006590:	d84c      	bhi.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d04d      	beq.n	8006632 <TIM_SlaveTimer_SetConfig+0x116>
 8006596:	2b10      	cmp	r3, #16
 8006598:	d04b      	beq.n	8006632 <TIM_SlaveTimer_SetConfig+0x116>
 800659a:	e047      	b.n	800662c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80065ac:	f000 f9b2 	bl	8006914 <TIM_ETR_SetConfig>
      break;
 80065b0:	e040      	b.n	8006634 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2b05      	cmp	r3, #5
 80065b8:	d101      	bne.n	80065be <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e03b      	b.n	8006636 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	6a1a      	ldr	r2, [r3, #32]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f022 0201 	bic.w	r2, r2, #1
 80065d4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065e4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	011b      	lsls	r3, r3, #4
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	621a      	str	r2, [r3, #32]
      break;
 8006602:	e017      	b.n	8006634 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006610:	461a      	mov	r2, r3
 8006612:	f000 f86f 	bl	80066f4 <TIM_TI1_ConfigInputStage>
      break;
 8006616:	e00d      	b.n	8006634 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006624:	461a      	mov	r2, r3
 8006626:	f000 f8cf 	bl	80067c8 <TIM_TI2_ConfigInputStage>
      break;
 800662a:	e003      	b.n	8006634 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	75fb      	strb	r3, [r7, #23]
      break;
 8006630:	e000      	b.n	8006634 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006632:	bf00      	nop
  }

  return status;
 8006634:	7dfb      	ldrb	r3, [r7, #23]
}
 8006636:	4618      	mov	r0, r3
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
	...

08006640 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
 800664c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6a1b      	ldr	r3, [r3, #32]
 8006652:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6a1b      	ldr	r3, [r3, #32]
 8006658:	f023 0201 	bic.w	r2, r3, #1
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	4a1f      	ldr	r2, [pc, #124]	@ (80066e8 <TIM_TI1_SetConfig+0xa8>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d00b      	beq.n	8006686 <TIM_TI1_SetConfig+0x46>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006674:	d007      	beq.n	8006686 <TIM_TI1_SetConfig+0x46>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	4a1c      	ldr	r2, [pc, #112]	@ (80066ec <TIM_TI1_SetConfig+0xac>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d003      	beq.n	8006686 <TIM_TI1_SetConfig+0x46>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	4a1b      	ldr	r2, [pc, #108]	@ (80066f0 <TIM_TI1_SetConfig+0xb0>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d101      	bne.n	800668a <TIM_TI1_SetConfig+0x4a>
 8006686:	2301      	movs	r3, #1
 8006688:	e000      	b.n	800668c <TIM_TI1_SetConfig+0x4c>
 800668a:	2300      	movs	r3, #0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d008      	beq.n	80066a2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f023 0303 	bic.w	r3, r3, #3
 8006696:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4313      	orrs	r3, r2
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	e003      	b.n	80066aa <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	f043 0301 	orr.w	r3, r3, #1
 80066a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	011b      	lsls	r3, r3, #4
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f023 030a 	bic.w	r3, r3, #10
 80066c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f003 030a 	and.w	r3, r3, #10
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	697a      	ldr	r2, [r7, #20]
 80066d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	621a      	str	r2, [r3, #32]
}
 80066de:	bf00      	nop
 80066e0:	371c      	adds	r7, #28
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bc80      	pop	{r7}
 80066e6:	4770      	bx	lr
 80066e8:	40012c00 	.word	0x40012c00
 80066ec:	40000400 	.word	0x40000400
 80066f0:	40000800 	.word	0x40000800

080066f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6a1b      	ldr	r3, [r3, #32]
 8006704:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6a1b      	ldr	r3, [r3, #32]
 800670a:	f023 0201 	bic.w	r2, r3, #1
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	699b      	ldr	r3, [r3, #24]
 8006716:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800671e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	4313      	orrs	r3, r2
 8006728:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f023 030a 	bic.w	r3, r3, #10
 8006730:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	4313      	orrs	r3, r2
 8006738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	621a      	str	r2, [r3, #32]
}
 8006746:	bf00      	nop
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	bc80      	pop	{r7}
 800674e:	4770      	bx	lr

08006750 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6a1b      	ldr	r3, [r3, #32]
 8006762:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6a1b      	ldr	r3, [r3, #32]
 8006768:	f023 0210 	bic.w	r2, r3, #16
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800677c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	021b      	lsls	r3, r3, #8
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	4313      	orrs	r3, r2
 8006786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800678e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	031b      	lsls	r3, r3, #12
 8006794:	b29b      	uxth	r3, r3
 8006796:	693a      	ldr	r2, [r7, #16]
 8006798:	4313      	orrs	r3, r2
 800679a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067a2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	011b      	lsls	r3, r3, #4
 80067a8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	693a      	ldr	r2, [r7, #16]
 80067b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bc80      	pop	{r7}
 80067c6:	4770      	bx	lr

080067c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6a1b      	ldr	r3, [r3, #32]
 80067d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	f023 0210 	bic.w	r2, r3, #16
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	031b      	lsls	r3, r3, #12
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006804:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	011b      	lsls	r3, r3, #4
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	4313      	orrs	r3, r2
 800680e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	621a      	str	r2, [r3, #32]
}
 800681c:	bf00      	nop
 800681e:	371c      	adds	r7, #28
 8006820:	46bd      	mov	sp, r7
 8006822:	bc80      	pop	{r7}
 8006824:	4770      	bx	lr

08006826 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006826:	b480      	push	{r7}
 8006828:	b087      	sub	sp, #28
 800682a:	af00      	add	r7, sp, #0
 800682c:	60f8      	str	r0, [r7, #12]
 800682e:	60b9      	str	r1, [r7, #8]
 8006830:	607a      	str	r2, [r7, #4]
 8006832:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	f023 0303 	bic.w	r3, r3, #3
 8006852:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4313      	orrs	r3, r2
 800685a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006862:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	011b      	lsls	r3, r3, #4
 8006868:	b2db      	uxtb	r3, r3
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4313      	orrs	r3, r2
 800686e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006876:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	021b      	lsls	r3, r3, #8
 800687c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006880:	697a      	ldr	r2, [r7, #20]
 8006882:	4313      	orrs	r3, r2
 8006884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	621a      	str	r2, [r3, #32]
}
 8006892:	bf00      	nop
 8006894:	371c      	adds	r7, #28
 8006896:	46bd      	mov	sp, r7
 8006898:	bc80      	pop	{r7}
 800689a:	4770      	bx	lr

0800689c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6a1b      	ldr	r3, [r3, #32]
 80068b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	69db      	ldr	r3, [r3, #28]
 80068c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	021b      	lsls	r3, r3, #8
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	031b      	lsls	r3, r3, #12
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	031b      	lsls	r3, r3, #12
 80068f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	bc80      	pop	{r7}
 8006912:	4770      	bx	lr

08006914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006914:	b480      	push	{r7}
 8006916:	b087      	sub	sp, #28
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
 8006920:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800692e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	021a      	lsls	r2, r3, #8
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	431a      	orrs	r2, r3
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	4313      	orrs	r3, r2
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	4313      	orrs	r3, r2
 8006940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	609a      	str	r2, [r3, #8]
}
 8006948:	bf00      	nop
 800694a:	371c      	adds	r7, #28
 800694c:	46bd      	mov	sp, r7
 800694e:	bc80      	pop	{r7}
 8006950:	4770      	bx	lr

08006952 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006952:	b480      	push	{r7}
 8006954:	b087      	sub	sp, #28
 8006956:	af00      	add	r7, sp, #0
 8006958:	60f8      	str	r0, [r7, #12]
 800695a:	60b9      	str	r1, [r7, #8]
 800695c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f003 031f 	and.w	r3, r3, #31
 8006964:	2201      	movs	r2, #1
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6a1a      	ldr	r2, [r3, #32]
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	43db      	mvns	r3, r3
 8006974:	401a      	ands	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6a1a      	ldr	r2, [r3, #32]
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	f003 031f 	and.w	r3, r3, #31
 8006984:	6879      	ldr	r1, [r7, #4]
 8006986:	fa01 f303 	lsl.w	r3, r1, r3
 800698a:	431a      	orrs	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	621a      	str	r2, [r3, #32]
}
 8006990:	bf00      	nop
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	bc80      	pop	{r7}
 8006998:	4770      	bx	lr
	...

0800699c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d101      	bne.n	80069b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069b0:	2302      	movs	r3, #2
 80069b2:	e046      	b.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2202      	movs	r2, #2
 80069c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a16      	ldr	r2, [pc, #88]	@ (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d00e      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a00:	d009      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a12      	ldr	r2, [pc, #72]	@ (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d004      	beq.n	8006a16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a10      	ldr	r2, [pc, #64]	@ (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d10c      	bne.n	8006a30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	68ba      	ldr	r2, [r7, #8]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68ba      	ldr	r2, [r7, #8]
 8006a2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3714      	adds	r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bc80      	pop	{r7}
 8006a4a:	4770      	bx	lr
 8006a4c:	40012c00 	.word	0x40012c00
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800

08006a58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d101      	bne.n	8006a74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a70:	2302      	movs	r3, #2
 8006a72:	e03d      	b.n	8006af0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	69db      	ldr	r3, [r3, #28]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3714      	adds	r7, #20
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bc80      	pop	{r7}
 8006af8:	4770      	bx	lr

08006afa <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b083      	sub	sp, #12
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b02:	bf00      	nop
 8006b04:	370c      	adds	r7, #12
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bc80      	pop	{r7}
 8006b0a:	4770      	bx	lr

08006b0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bc80      	pop	{r7}
 8006b1c:	4770      	bx	lr
	...

08006b20 <siprintf>:
 8006b20:	b40e      	push	{r1, r2, r3}
 8006b22:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006b26:	b510      	push	{r4, lr}
 8006b28:	2400      	movs	r4, #0
 8006b2a:	b09d      	sub	sp, #116	@ 0x74
 8006b2c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006b2e:	9002      	str	r0, [sp, #8]
 8006b30:	9006      	str	r0, [sp, #24]
 8006b32:	9107      	str	r1, [sp, #28]
 8006b34:	9104      	str	r1, [sp, #16]
 8006b36:	4809      	ldr	r0, [pc, #36]	@ (8006b5c <siprintf+0x3c>)
 8006b38:	4909      	ldr	r1, [pc, #36]	@ (8006b60 <siprintf+0x40>)
 8006b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b3e:	9105      	str	r1, [sp, #20]
 8006b40:	6800      	ldr	r0, [r0, #0]
 8006b42:	a902      	add	r1, sp, #8
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006b48:	f000 f992 	bl	8006e70 <_svfiprintf_r>
 8006b4c:	9b02      	ldr	r3, [sp, #8]
 8006b4e:	701c      	strb	r4, [r3, #0]
 8006b50:	b01d      	add	sp, #116	@ 0x74
 8006b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b56:	b003      	add	sp, #12
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	20000014 	.word	0x20000014
 8006b60:	ffff0208 	.word	0xffff0208

08006b64 <memset>:
 8006b64:	4603      	mov	r3, r0
 8006b66:	4402      	add	r2, r0
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d100      	bne.n	8006b6e <memset+0xa>
 8006b6c:	4770      	bx	lr
 8006b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8006b72:	e7f9      	b.n	8006b68 <memset+0x4>

08006b74 <__errno>:
 8006b74:	4b01      	ldr	r3, [pc, #4]	@ (8006b7c <__errno+0x8>)
 8006b76:	6818      	ldr	r0, [r3, #0]
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	20000014 	.word	0x20000014

08006b80 <__libc_init_array>:
 8006b80:	b570      	push	{r4, r5, r6, lr}
 8006b82:	2600      	movs	r6, #0
 8006b84:	4d0c      	ldr	r5, [pc, #48]	@ (8006bb8 <__libc_init_array+0x38>)
 8006b86:	4c0d      	ldr	r4, [pc, #52]	@ (8006bbc <__libc_init_array+0x3c>)
 8006b88:	1b64      	subs	r4, r4, r5
 8006b8a:	10a4      	asrs	r4, r4, #2
 8006b8c:	42a6      	cmp	r6, r4
 8006b8e:	d109      	bne.n	8006ba4 <__libc_init_array+0x24>
 8006b90:	f001 fa74 	bl	800807c <_init>
 8006b94:	2600      	movs	r6, #0
 8006b96:	4d0a      	ldr	r5, [pc, #40]	@ (8006bc0 <__libc_init_array+0x40>)
 8006b98:	4c0a      	ldr	r4, [pc, #40]	@ (8006bc4 <__libc_init_array+0x44>)
 8006b9a:	1b64      	subs	r4, r4, r5
 8006b9c:	10a4      	asrs	r4, r4, #2
 8006b9e:	42a6      	cmp	r6, r4
 8006ba0:	d105      	bne.n	8006bae <__libc_init_array+0x2e>
 8006ba2:	bd70      	pop	{r4, r5, r6, pc}
 8006ba4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ba8:	4798      	blx	r3
 8006baa:	3601      	adds	r6, #1
 8006bac:	e7ee      	b.n	8006b8c <__libc_init_array+0xc>
 8006bae:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bb2:	4798      	blx	r3
 8006bb4:	3601      	adds	r6, #1
 8006bb6:	e7f2      	b.n	8006b9e <__libc_init_array+0x1e>
 8006bb8:	0800a630 	.word	0x0800a630
 8006bbc:	0800a630 	.word	0x0800a630
 8006bc0:	0800a630 	.word	0x0800a630
 8006bc4:	0800a634 	.word	0x0800a634

08006bc8 <__retarget_lock_acquire_recursive>:
 8006bc8:	4770      	bx	lr

08006bca <__retarget_lock_release_recursive>:
 8006bca:	4770      	bx	lr

08006bcc <_free_r>:
 8006bcc:	b538      	push	{r3, r4, r5, lr}
 8006bce:	4605      	mov	r5, r0
 8006bd0:	2900      	cmp	r1, #0
 8006bd2:	d040      	beq.n	8006c56 <_free_r+0x8a>
 8006bd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bd8:	1f0c      	subs	r4, r1, #4
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	bfb8      	it	lt
 8006bde:	18e4      	addlt	r4, r4, r3
 8006be0:	f000 f8de 	bl	8006da0 <__malloc_lock>
 8006be4:	4a1c      	ldr	r2, [pc, #112]	@ (8006c58 <_free_r+0x8c>)
 8006be6:	6813      	ldr	r3, [r2, #0]
 8006be8:	b933      	cbnz	r3, 8006bf8 <_free_r+0x2c>
 8006bea:	6063      	str	r3, [r4, #4]
 8006bec:	6014      	str	r4, [r2, #0]
 8006bee:	4628      	mov	r0, r5
 8006bf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bf4:	f000 b8da 	b.w	8006dac <__malloc_unlock>
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	d908      	bls.n	8006c0e <_free_r+0x42>
 8006bfc:	6820      	ldr	r0, [r4, #0]
 8006bfe:	1821      	adds	r1, r4, r0
 8006c00:	428b      	cmp	r3, r1
 8006c02:	bf01      	itttt	eq
 8006c04:	6819      	ldreq	r1, [r3, #0]
 8006c06:	685b      	ldreq	r3, [r3, #4]
 8006c08:	1809      	addeq	r1, r1, r0
 8006c0a:	6021      	streq	r1, [r4, #0]
 8006c0c:	e7ed      	b.n	8006bea <_free_r+0x1e>
 8006c0e:	461a      	mov	r2, r3
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	b10b      	cbz	r3, 8006c18 <_free_r+0x4c>
 8006c14:	42a3      	cmp	r3, r4
 8006c16:	d9fa      	bls.n	8006c0e <_free_r+0x42>
 8006c18:	6811      	ldr	r1, [r2, #0]
 8006c1a:	1850      	adds	r0, r2, r1
 8006c1c:	42a0      	cmp	r0, r4
 8006c1e:	d10b      	bne.n	8006c38 <_free_r+0x6c>
 8006c20:	6820      	ldr	r0, [r4, #0]
 8006c22:	4401      	add	r1, r0
 8006c24:	1850      	adds	r0, r2, r1
 8006c26:	4283      	cmp	r3, r0
 8006c28:	6011      	str	r1, [r2, #0]
 8006c2a:	d1e0      	bne.n	8006bee <_free_r+0x22>
 8006c2c:	6818      	ldr	r0, [r3, #0]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	4408      	add	r0, r1
 8006c32:	6010      	str	r0, [r2, #0]
 8006c34:	6053      	str	r3, [r2, #4]
 8006c36:	e7da      	b.n	8006bee <_free_r+0x22>
 8006c38:	d902      	bls.n	8006c40 <_free_r+0x74>
 8006c3a:	230c      	movs	r3, #12
 8006c3c:	602b      	str	r3, [r5, #0]
 8006c3e:	e7d6      	b.n	8006bee <_free_r+0x22>
 8006c40:	6820      	ldr	r0, [r4, #0]
 8006c42:	1821      	adds	r1, r4, r0
 8006c44:	428b      	cmp	r3, r1
 8006c46:	bf01      	itttt	eq
 8006c48:	6819      	ldreq	r1, [r3, #0]
 8006c4a:	685b      	ldreq	r3, [r3, #4]
 8006c4c:	1809      	addeq	r1, r1, r0
 8006c4e:	6021      	streq	r1, [r4, #0]
 8006c50:	6063      	str	r3, [r4, #4]
 8006c52:	6054      	str	r4, [r2, #4]
 8006c54:	e7cb      	b.n	8006bee <_free_r+0x22>
 8006c56:	bd38      	pop	{r3, r4, r5, pc}
 8006c58:	2000045c 	.word	0x2000045c

08006c5c <sbrk_aligned>:
 8006c5c:	b570      	push	{r4, r5, r6, lr}
 8006c5e:	4e0f      	ldr	r6, [pc, #60]	@ (8006c9c <sbrk_aligned+0x40>)
 8006c60:	460c      	mov	r4, r1
 8006c62:	6831      	ldr	r1, [r6, #0]
 8006c64:	4605      	mov	r5, r0
 8006c66:	b911      	cbnz	r1, 8006c6e <sbrk_aligned+0x12>
 8006c68:	f000 fba8 	bl	80073bc <_sbrk_r>
 8006c6c:	6030      	str	r0, [r6, #0]
 8006c6e:	4621      	mov	r1, r4
 8006c70:	4628      	mov	r0, r5
 8006c72:	f000 fba3 	bl	80073bc <_sbrk_r>
 8006c76:	1c43      	adds	r3, r0, #1
 8006c78:	d103      	bne.n	8006c82 <sbrk_aligned+0x26>
 8006c7a:	f04f 34ff 	mov.w	r4, #4294967295
 8006c7e:	4620      	mov	r0, r4
 8006c80:	bd70      	pop	{r4, r5, r6, pc}
 8006c82:	1cc4      	adds	r4, r0, #3
 8006c84:	f024 0403 	bic.w	r4, r4, #3
 8006c88:	42a0      	cmp	r0, r4
 8006c8a:	d0f8      	beq.n	8006c7e <sbrk_aligned+0x22>
 8006c8c:	1a21      	subs	r1, r4, r0
 8006c8e:	4628      	mov	r0, r5
 8006c90:	f000 fb94 	bl	80073bc <_sbrk_r>
 8006c94:	3001      	adds	r0, #1
 8006c96:	d1f2      	bne.n	8006c7e <sbrk_aligned+0x22>
 8006c98:	e7ef      	b.n	8006c7a <sbrk_aligned+0x1e>
 8006c9a:	bf00      	nop
 8006c9c:	20000458 	.word	0x20000458

08006ca0 <_malloc_r>:
 8006ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ca4:	1ccd      	adds	r5, r1, #3
 8006ca6:	f025 0503 	bic.w	r5, r5, #3
 8006caa:	3508      	adds	r5, #8
 8006cac:	2d0c      	cmp	r5, #12
 8006cae:	bf38      	it	cc
 8006cb0:	250c      	movcc	r5, #12
 8006cb2:	2d00      	cmp	r5, #0
 8006cb4:	4606      	mov	r6, r0
 8006cb6:	db01      	blt.n	8006cbc <_malloc_r+0x1c>
 8006cb8:	42a9      	cmp	r1, r5
 8006cba:	d904      	bls.n	8006cc6 <_malloc_r+0x26>
 8006cbc:	230c      	movs	r3, #12
 8006cbe:	6033      	str	r3, [r6, #0]
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d9c <_malloc_r+0xfc>
 8006cca:	f000 f869 	bl	8006da0 <__malloc_lock>
 8006cce:	f8d8 3000 	ldr.w	r3, [r8]
 8006cd2:	461c      	mov	r4, r3
 8006cd4:	bb44      	cbnz	r4, 8006d28 <_malloc_r+0x88>
 8006cd6:	4629      	mov	r1, r5
 8006cd8:	4630      	mov	r0, r6
 8006cda:	f7ff ffbf 	bl	8006c5c <sbrk_aligned>
 8006cde:	1c43      	adds	r3, r0, #1
 8006ce0:	4604      	mov	r4, r0
 8006ce2:	d158      	bne.n	8006d96 <_malloc_r+0xf6>
 8006ce4:	f8d8 4000 	ldr.w	r4, [r8]
 8006ce8:	4627      	mov	r7, r4
 8006cea:	2f00      	cmp	r7, #0
 8006cec:	d143      	bne.n	8006d76 <_malloc_r+0xd6>
 8006cee:	2c00      	cmp	r4, #0
 8006cf0:	d04b      	beq.n	8006d8a <_malloc_r+0xea>
 8006cf2:	6823      	ldr	r3, [r4, #0]
 8006cf4:	4639      	mov	r1, r7
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	eb04 0903 	add.w	r9, r4, r3
 8006cfc:	f000 fb5e 	bl	80073bc <_sbrk_r>
 8006d00:	4581      	cmp	r9, r0
 8006d02:	d142      	bne.n	8006d8a <_malloc_r+0xea>
 8006d04:	6821      	ldr	r1, [r4, #0]
 8006d06:	4630      	mov	r0, r6
 8006d08:	1a6d      	subs	r5, r5, r1
 8006d0a:	4629      	mov	r1, r5
 8006d0c:	f7ff ffa6 	bl	8006c5c <sbrk_aligned>
 8006d10:	3001      	adds	r0, #1
 8006d12:	d03a      	beq.n	8006d8a <_malloc_r+0xea>
 8006d14:	6823      	ldr	r3, [r4, #0]
 8006d16:	442b      	add	r3, r5
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	bb62      	cbnz	r2, 8006d7c <_malloc_r+0xdc>
 8006d22:	f8c8 7000 	str.w	r7, [r8]
 8006d26:	e00f      	b.n	8006d48 <_malloc_r+0xa8>
 8006d28:	6822      	ldr	r2, [r4, #0]
 8006d2a:	1b52      	subs	r2, r2, r5
 8006d2c:	d420      	bmi.n	8006d70 <_malloc_r+0xd0>
 8006d2e:	2a0b      	cmp	r2, #11
 8006d30:	d917      	bls.n	8006d62 <_malloc_r+0xc2>
 8006d32:	1961      	adds	r1, r4, r5
 8006d34:	42a3      	cmp	r3, r4
 8006d36:	6025      	str	r5, [r4, #0]
 8006d38:	bf18      	it	ne
 8006d3a:	6059      	strne	r1, [r3, #4]
 8006d3c:	6863      	ldr	r3, [r4, #4]
 8006d3e:	bf08      	it	eq
 8006d40:	f8c8 1000 	streq.w	r1, [r8]
 8006d44:	5162      	str	r2, [r4, r5]
 8006d46:	604b      	str	r3, [r1, #4]
 8006d48:	4630      	mov	r0, r6
 8006d4a:	f000 f82f 	bl	8006dac <__malloc_unlock>
 8006d4e:	f104 000b 	add.w	r0, r4, #11
 8006d52:	1d23      	adds	r3, r4, #4
 8006d54:	f020 0007 	bic.w	r0, r0, #7
 8006d58:	1ac2      	subs	r2, r0, r3
 8006d5a:	bf1c      	itt	ne
 8006d5c:	1a1b      	subne	r3, r3, r0
 8006d5e:	50a3      	strne	r3, [r4, r2]
 8006d60:	e7af      	b.n	8006cc2 <_malloc_r+0x22>
 8006d62:	6862      	ldr	r2, [r4, #4]
 8006d64:	42a3      	cmp	r3, r4
 8006d66:	bf0c      	ite	eq
 8006d68:	f8c8 2000 	streq.w	r2, [r8]
 8006d6c:	605a      	strne	r2, [r3, #4]
 8006d6e:	e7eb      	b.n	8006d48 <_malloc_r+0xa8>
 8006d70:	4623      	mov	r3, r4
 8006d72:	6864      	ldr	r4, [r4, #4]
 8006d74:	e7ae      	b.n	8006cd4 <_malloc_r+0x34>
 8006d76:	463c      	mov	r4, r7
 8006d78:	687f      	ldr	r7, [r7, #4]
 8006d7a:	e7b6      	b.n	8006cea <_malloc_r+0x4a>
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	42a3      	cmp	r3, r4
 8006d82:	d1fb      	bne.n	8006d7c <_malloc_r+0xdc>
 8006d84:	2300      	movs	r3, #0
 8006d86:	6053      	str	r3, [r2, #4]
 8006d88:	e7de      	b.n	8006d48 <_malloc_r+0xa8>
 8006d8a:	230c      	movs	r3, #12
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	6033      	str	r3, [r6, #0]
 8006d90:	f000 f80c 	bl	8006dac <__malloc_unlock>
 8006d94:	e794      	b.n	8006cc0 <_malloc_r+0x20>
 8006d96:	6005      	str	r5, [r0, #0]
 8006d98:	e7d6      	b.n	8006d48 <_malloc_r+0xa8>
 8006d9a:	bf00      	nop
 8006d9c:	2000045c 	.word	0x2000045c

08006da0 <__malloc_lock>:
 8006da0:	4801      	ldr	r0, [pc, #4]	@ (8006da8 <__malloc_lock+0x8>)
 8006da2:	f7ff bf11 	b.w	8006bc8 <__retarget_lock_acquire_recursive>
 8006da6:	bf00      	nop
 8006da8:	20000454 	.word	0x20000454

08006dac <__malloc_unlock>:
 8006dac:	4801      	ldr	r0, [pc, #4]	@ (8006db4 <__malloc_unlock+0x8>)
 8006dae:	f7ff bf0c 	b.w	8006bca <__retarget_lock_release_recursive>
 8006db2:	bf00      	nop
 8006db4:	20000454 	.word	0x20000454

08006db8 <__ssputs_r>:
 8006db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dbc:	461f      	mov	r7, r3
 8006dbe:	688e      	ldr	r6, [r1, #8]
 8006dc0:	4682      	mov	sl, r0
 8006dc2:	42be      	cmp	r6, r7
 8006dc4:	460c      	mov	r4, r1
 8006dc6:	4690      	mov	r8, r2
 8006dc8:	680b      	ldr	r3, [r1, #0]
 8006dca:	d82d      	bhi.n	8006e28 <__ssputs_r+0x70>
 8006dcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dd0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006dd4:	d026      	beq.n	8006e24 <__ssputs_r+0x6c>
 8006dd6:	6965      	ldr	r5, [r4, #20]
 8006dd8:	6909      	ldr	r1, [r1, #16]
 8006dda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006dde:	eba3 0901 	sub.w	r9, r3, r1
 8006de2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006de6:	1c7b      	adds	r3, r7, #1
 8006de8:	444b      	add	r3, r9
 8006dea:	106d      	asrs	r5, r5, #1
 8006dec:	429d      	cmp	r5, r3
 8006dee:	bf38      	it	cc
 8006df0:	461d      	movcc	r5, r3
 8006df2:	0553      	lsls	r3, r2, #21
 8006df4:	d527      	bpl.n	8006e46 <__ssputs_r+0x8e>
 8006df6:	4629      	mov	r1, r5
 8006df8:	f7ff ff52 	bl	8006ca0 <_malloc_r>
 8006dfc:	4606      	mov	r6, r0
 8006dfe:	b360      	cbz	r0, 8006e5a <__ssputs_r+0xa2>
 8006e00:	464a      	mov	r2, r9
 8006e02:	6921      	ldr	r1, [r4, #16]
 8006e04:	f000 faf8 	bl	80073f8 <memcpy>
 8006e08:	89a3      	ldrh	r3, [r4, #12]
 8006e0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e12:	81a3      	strh	r3, [r4, #12]
 8006e14:	6126      	str	r6, [r4, #16]
 8006e16:	444e      	add	r6, r9
 8006e18:	6026      	str	r6, [r4, #0]
 8006e1a:	463e      	mov	r6, r7
 8006e1c:	6165      	str	r5, [r4, #20]
 8006e1e:	eba5 0509 	sub.w	r5, r5, r9
 8006e22:	60a5      	str	r5, [r4, #8]
 8006e24:	42be      	cmp	r6, r7
 8006e26:	d900      	bls.n	8006e2a <__ssputs_r+0x72>
 8006e28:	463e      	mov	r6, r7
 8006e2a:	4632      	mov	r2, r6
 8006e2c:	4641      	mov	r1, r8
 8006e2e:	6820      	ldr	r0, [r4, #0]
 8006e30:	f000 faaa 	bl	8007388 <memmove>
 8006e34:	2000      	movs	r0, #0
 8006e36:	68a3      	ldr	r3, [r4, #8]
 8006e38:	1b9b      	subs	r3, r3, r6
 8006e3a:	60a3      	str	r3, [r4, #8]
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	4433      	add	r3, r6
 8006e40:	6023      	str	r3, [r4, #0]
 8006e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e46:	462a      	mov	r2, r5
 8006e48:	f000 fae4 	bl	8007414 <_realloc_r>
 8006e4c:	4606      	mov	r6, r0
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	d1e0      	bne.n	8006e14 <__ssputs_r+0x5c>
 8006e52:	4650      	mov	r0, sl
 8006e54:	6921      	ldr	r1, [r4, #16]
 8006e56:	f7ff feb9 	bl	8006bcc <_free_r>
 8006e5a:	230c      	movs	r3, #12
 8006e5c:	f8ca 3000 	str.w	r3, [sl]
 8006e60:	89a3      	ldrh	r3, [r4, #12]
 8006e62:	f04f 30ff 	mov.w	r0, #4294967295
 8006e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e6a:	81a3      	strh	r3, [r4, #12]
 8006e6c:	e7e9      	b.n	8006e42 <__ssputs_r+0x8a>
	...

08006e70 <_svfiprintf_r>:
 8006e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e74:	4698      	mov	r8, r3
 8006e76:	898b      	ldrh	r3, [r1, #12]
 8006e78:	4607      	mov	r7, r0
 8006e7a:	061b      	lsls	r3, r3, #24
 8006e7c:	460d      	mov	r5, r1
 8006e7e:	4614      	mov	r4, r2
 8006e80:	b09d      	sub	sp, #116	@ 0x74
 8006e82:	d510      	bpl.n	8006ea6 <_svfiprintf_r+0x36>
 8006e84:	690b      	ldr	r3, [r1, #16]
 8006e86:	b973      	cbnz	r3, 8006ea6 <_svfiprintf_r+0x36>
 8006e88:	2140      	movs	r1, #64	@ 0x40
 8006e8a:	f7ff ff09 	bl	8006ca0 <_malloc_r>
 8006e8e:	6028      	str	r0, [r5, #0]
 8006e90:	6128      	str	r0, [r5, #16]
 8006e92:	b930      	cbnz	r0, 8006ea2 <_svfiprintf_r+0x32>
 8006e94:	230c      	movs	r3, #12
 8006e96:	603b      	str	r3, [r7, #0]
 8006e98:	f04f 30ff 	mov.w	r0, #4294967295
 8006e9c:	b01d      	add	sp, #116	@ 0x74
 8006e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea2:	2340      	movs	r3, #64	@ 0x40
 8006ea4:	616b      	str	r3, [r5, #20]
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006eaa:	2320      	movs	r3, #32
 8006eac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006eb0:	2330      	movs	r3, #48	@ 0x30
 8006eb2:	f04f 0901 	mov.w	r9, #1
 8006eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006eba:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007054 <_svfiprintf_r+0x1e4>
 8006ebe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ec2:	4623      	mov	r3, r4
 8006ec4:	469a      	mov	sl, r3
 8006ec6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006eca:	b10a      	cbz	r2, 8006ed0 <_svfiprintf_r+0x60>
 8006ecc:	2a25      	cmp	r2, #37	@ 0x25
 8006ece:	d1f9      	bne.n	8006ec4 <_svfiprintf_r+0x54>
 8006ed0:	ebba 0b04 	subs.w	fp, sl, r4
 8006ed4:	d00b      	beq.n	8006eee <_svfiprintf_r+0x7e>
 8006ed6:	465b      	mov	r3, fp
 8006ed8:	4622      	mov	r2, r4
 8006eda:	4629      	mov	r1, r5
 8006edc:	4638      	mov	r0, r7
 8006ede:	f7ff ff6b 	bl	8006db8 <__ssputs_r>
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	f000 80a7 	beq.w	8007036 <_svfiprintf_r+0x1c6>
 8006ee8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eea:	445a      	add	r2, fp
 8006eec:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eee:	f89a 3000 	ldrb.w	r3, [sl]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f000 809f 	beq.w	8007036 <_svfiprintf_r+0x1c6>
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f04f 32ff 	mov.w	r2, #4294967295
 8006efe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f02:	f10a 0a01 	add.w	sl, sl, #1
 8006f06:	9304      	str	r3, [sp, #16]
 8006f08:	9307      	str	r3, [sp, #28]
 8006f0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f10:	4654      	mov	r4, sl
 8006f12:	2205      	movs	r2, #5
 8006f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f18:	484e      	ldr	r0, [pc, #312]	@ (8007054 <_svfiprintf_r+0x1e4>)
 8006f1a:	f000 fa5f 	bl	80073dc <memchr>
 8006f1e:	9a04      	ldr	r2, [sp, #16]
 8006f20:	b9d8      	cbnz	r0, 8006f5a <_svfiprintf_r+0xea>
 8006f22:	06d0      	lsls	r0, r2, #27
 8006f24:	bf44      	itt	mi
 8006f26:	2320      	movmi	r3, #32
 8006f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f2c:	0711      	lsls	r1, r2, #28
 8006f2e:	bf44      	itt	mi
 8006f30:	232b      	movmi	r3, #43	@ 0x2b
 8006f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f36:	f89a 3000 	ldrb.w	r3, [sl]
 8006f3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f3c:	d015      	beq.n	8006f6a <_svfiprintf_r+0xfa>
 8006f3e:	4654      	mov	r4, sl
 8006f40:	2000      	movs	r0, #0
 8006f42:	f04f 0c0a 	mov.w	ip, #10
 8006f46:	9a07      	ldr	r2, [sp, #28]
 8006f48:	4621      	mov	r1, r4
 8006f4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f4e:	3b30      	subs	r3, #48	@ 0x30
 8006f50:	2b09      	cmp	r3, #9
 8006f52:	d94b      	bls.n	8006fec <_svfiprintf_r+0x17c>
 8006f54:	b1b0      	cbz	r0, 8006f84 <_svfiprintf_r+0x114>
 8006f56:	9207      	str	r2, [sp, #28]
 8006f58:	e014      	b.n	8006f84 <_svfiprintf_r+0x114>
 8006f5a:	eba0 0308 	sub.w	r3, r0, r8
 8006f5e:	fa09 f303 	lsl.w	r3, r9, r3
 8006f62:	4313      	orrs	r3, r2
 8006f64:	46a2      	mov	sl, r4
 8006f66:	9304      	str	r3, [sp, #16]
 8006f68:	e7d2      	b.n	8006f10 <_svfiprintf_r+0xa0>
 8006f6a:	9b03      	ldr	r3, [sp, #12]
 8006f6c:	1d19      	adds	r1, r3, #4
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	9103      	str	r1, [sp, #12]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	bfbb      	ittet	lt
 8006f76:	425b      	neglt	r3, r3
 8006f78:	f042 0202 	orrlt.w	r2, r2, #2
 8006f7c:	9307      	strge	r3, [sp, #28]
 8006f7e:	9307      	strlt	r3, [sp, #28]
 8006f80:	bfb8      	it	lt
 8006f82:	9204      	strlt	r2, [sp, #16]
 8006f84:	7823      	ldrb	r3, [r4, #0]
 8006f86:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f88:	d10a      	bne.n	8006fa0 <_svfiprintf_r+0x130>
 8006f8a:	7863      	ldrb	r3, [r4, #1]
 8006f8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f8e:	d132      	bne.n	8006ff6 <_svfiprintf_r+0x186>
 8006f90:	9b03      	ldr	r3, [sp, #12]
 8006f92:	3402      	adds	r4, #2
 8006f94:	1d1a      	adds	r2, r3, #4
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	9203      	str	r2, [sp, #12]
 8006f9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f9e:	9305      	str	r3, [sp, #20]
 8006fa0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007058 <_svfiprintf_r+0x1e8>
 8006fa4:	2203      	movs	r2, #3
 8006fa6:	4650      	mov	r0, sl
 8006fa8:	7821      	ldrb	r1, [r4, #0]
 8006faa:	f000 fa17 	bl	80073dc <memchr>
 8006fae:	b138      	cbz	r0, 8006fc0 <_svfiprintf_r+0x150>
 8006fb0:	2240      	movs	r2, #64	@ 0x40
 8006fb2:	9b04      	ldr	r3, [sp, #16]
 8006fb4:	eba0 000a 	sub.w	r0, r0, sl
 8006fb8:	4082      	lsls	r2, r0
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	3401      	adds	r4, #1
 8006fbe:	9304      	str	r3, [sp, #16]
 8006fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fc4:	2206      	movs	r2, #6
 8006fc6:	4825      	ldr	r0, [pc, #148]	@ (800705c <_svfiprintf_r+0x1ec>)
 8006fc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fcc:	f000 fa06 	bl	80073dc <memchr>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	d036      	beq.n	8007042 <_svfiprintf_r+0x1d2>
 8006fd4:	4b22      	ldr	r3, [pc, #136]	@ (8007060 <_svfiprintf_r+0x1f0>)
 8006fd6:	bb1b      	cbnz	r3, 8007020 <_svfiprintf_r+0x1b0>
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	3307      	adds	r3, #7
 8006fdc:	f023 0307 	bic.w	r3, r3, #7
 8006fe0:	3308      	adds	r3, #8
 8006fe2:	9303      	str	r3, [sp, #12]
 8006fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fe6:	4433      	add	r3, r6
 8006fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fea:	e76a      	b.n	8006ec2 <_svfiprintf_r+0x52>
 8006fec:	460c      	mov	r4, r1
 8006fee:	2001      	movs	r0, #1
 8006ff0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ff4:	e7a8      	b.n	8006f48 <_svfiprintf_r+0xd8>
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	f04f 0c0a 	mov.w	ip, #10
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	3401      	adds	r4, #1
 8007000:	9305      	str	r3, [sp, #20]
 8007002:	4620      	mov	r0, r4
 8007004:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007008:	3a30      	subs	r2, #48	@ 0x30
 800700a:	2a09      	cmp	r2, #9
 800700c:	d903      	bls.n	8007016 <_svfiprintf_r+0x1a6>
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0c6      	beq.n	8006fa0 <_svfiprintf_r+0x130>
 8007012:	9105      	str	r1, [sp, #20]
 8007014:	e7c4      	b.n	8006fa0 <_svfiprintf_r+0x130>
 8007016:	4604      	mov	r4, r0
 8007018:	2301      	movs	r3, #1
 800701a:	fb0c 2101 	mla	r1, ip, r1, r2
 800701e:	e7f0      	b.n	8007002 <_svfiprintf_r+0x192>
 8007020:	ab03      	add	r3, sp, #12
 8007022:	9300      	str	r3, [sp, #0]
 8007024:	462a      	mov	r2, r5
 8007026:	4638      	mov	r0, r7
 8007028:	4b0e      	ldr	r3, [pc, #56]	@ (8007064 <_svfiprintf_r+0x1f4>)
 800702a:	a904      	add	r1, sp, #16
 800702c:	f3af 8000 	nop.w
 8007030:	1c42      	adds	r2, r0, #1
 8007032:	4606      	mov	r6, r0
 8007034:	d1d6      	bne.n	8006fe4 <_svfiprintf_r+0x174>
 8007036:	89ab      	ldrh	r3, [r5, #12]
 8007038:	065b      	lsls	r3, r3, #25
 800703a:	f53f af2d 	bmi.w	8006e98 <_svfiprintf_r+0x28>
 800703e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007040:	e72c      	b.n	8006e9c <_svfiprintf_r+0x2c>
 8007042:	ab03      	add	r3, sp, #12
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	462a      	mov	r2, r5
 8007048:	4638      	mov	r0, r7
 800704a:	4b06      	ldr	r3, [pc, #24]	@ (8007064 <_svfiprintf_r+0x1f4>)
 800704c:	a904      	add	r1, sp, #16
 800704e:	f000 f87d 	bl	800714c <_printf_i>
 8007052:	e7ed      	b.n	8007030 <_svfiprintf_r+0x1c0>
 8007054:	0800a22a 	.word	0x0800a22a
 8007058:	0800a230 	.word	0x0800a230
 800705c:	0800a234 	.word	0x0800a234
 8007060:	00000000 	.word	0x00000000
 8007064:	08006db9 	.word	0x08006db9

08007068 <_printf_common>:
 8007068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800706c:	4616      	mov	r6, r2
 800706e:	4698      	mov	r8, r3
 8007070:	688a      	ldr	r2, [r1, #8]
 8007072:	690b      	ldr	r3, [r1, #16]
 8007074:	4607      	mov	r7, r0
 8007076:	4293      	cmp	r3, r2
 8007078:	bfb8      	it	lt
 800707a:	4613      	movlt	r3, r2
 800707c:	6033      	str	r3, [r6, #0]
 800707e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007082:	460c      	mov	r4, r1
 8007084:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007088:	b10a      	cbz	r2, 800708e <_printf_common+0x26>
 800708a:	3301      	adds	r3, #1
 800708c:	6033      	str	r3, [r6, #0]
 800708e:	6823      	ldr	r3, [r4, #0]
 8007090:	0699      	lsls	r1, r3, #26
 8007092:	bf42      	ittt	mi
 8007094:	6833      	ldrmi	r3, [r6, #0]
 8007096:	3302      	addmi	r3, #2
 8007098:	6033      	strmi	r3, [r6, #0]
 800709a:	6825      	ldr	r5, [r4, #0]
 800709c:	f015 0506 	ands.w	r5, r5, #6
 80070a0:	d106      	bne.n	80070b0 <_printf_common+0x48>
 80070a2:	f104 0a19 	add.w	sl, r4, #25
 80070a6:	68e3      	ldr	r3, [r4, #12]
 80070a8:	6832      	ldr	r2, [r6, #0]
 80070aa:	1a9b      	subs	r3, r3, r2
 80070ac:	42ab      	cmp	r3, r5
 80070ae:	dc2b      	bgt.n	8007108 <_printf_common+0xa0>
 80070b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070b4:	6822      	ldr	r2, [r4, #0]
 80070b6:	3b00      	subs	r3, #0
 80070b8:	bf18      	it	ne
 80070ba:	2301      	movne	r3, #1
 80070bc:	0692      	lsls	r2, r2, #26
 80070be:	d430      	bmi.n	8007122 <_printf_common+0xba>
 80070c0:	4641      	mov	r1, r8
 80070c2:	4638      	mov	r0, r7
 80070c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070c8:	47c8      	blx	r9
 80070ca:	3001      	adds	r0, #1
 80070cc:	d023      	beq.n	8007116 <_printf_common+0xae>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	6922      	ldr	r2, [r4, #16]
 80070d2:	f003 0306 	and.w	r3, r3, #6
 80070d6:	2b04      	cmp	r3, #4
 80070d8:	bf14      	ite	ne
 80070da:	2500      	movne	r5, #0
 80070dc:	6833      	ldreq	r3, [r6, #0]
 80070de:	f04f 0600 	mov.w	r6, #0
 80070e2:	bf08      	it	eq
 80070e4:	68e5      	ldreq	r5, [r4, #12]
 80070e6:	f104 041a 	add.w	r4, r4, #26
 80070ea:	bf08      	it	eq
 80070ec:	1aed      	subeq	r5, r5, r3
 80070ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80070f2:	bf08      	it	eq
 80070f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070f8:	4293      	cmp	r3, r2
 80070fa:	bfc4      	itt	gt
 80070fc:	1a9b      	subgt	r3, r3, r2
 80070fe:	18ed      	addgt	r5, r5, r3
 8007100:	42b5      	cmp	r5, r6
 8007102:	d11a      	bne.n	800713a <_printf_common+0xd2>
 8007104:	2000      	movs	r0, #0
 8007106:	e008      	b.n	800711a <_printf_common+0xb2>
 8007108:	2301      	movs	r3, #1
 800710a:	4652      	mov	r2, sl
 800710c:	4641      	mov	r1, r8
 800710e:	4638      	mov	r0, r7
 8007110:	47c8      	blx	r9
 8007112:	3001      	adds	r0, #1
 8007114:	d103      	bne.n	800711e <_printf_common+0xb6>
 8007116:	f04f 30ff 	mov.w	r0, #4294967295
 800711a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800711e:	3501      	adds	r5, #1
 8007120:	e7c1      	b.n	80070a6 <_printf_common+0x3e>
 8007122:	2030      	movs	r0, #48	@ 0x30
 8007124:	18e1      	adds	r1, r4, r3
 8007126:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007130:	4422      	add	r2, r4
 8007132:	3302      	adds	r3, #2
 8007134:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007138:	e7c2      	b.n	80070c0 <_printf_common+0x58>
 800713a:	2301      	movs	r3, #1
 800713c:	4622      	mov	r2, r4
 800713e:	4641      	mov	r1, r8
 8007140:	4638      	mov	r0, r7
 8007142:	47c8      	blx	r9
 8007144:	3001      	adds	r0, #1
 8007146:	d0e6      	beq.n	8007116 <_printf_common+0xae>
 8007148:	3601      	adds	r6, #1
 800714a:	e7d9      	b.n	8007100 <_printf_common+0x98>

0800714c <_printf_i>:
 800714c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007150:	7e0f      	ldrb	r7, [r1, #24]
 8007152:	4691      	mov	r9, r2
 8007154:	2f78      	cmp	r7, #120	@ 0x78
 8007156:	4680      	mov	r8, r0
 8007158:	460c      	mov	r4, r1
 800715a:	469a      	mov	sl, r3
 800715c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800715e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007162:	d807      	bhi.n	8007174 <_printf_i+0x28>
 8007164:	2f62      	cmp	r7, #98	@ 0x62
 8007166:	d80a      	bhi.n	800717e <_printf_i+0x32>
 8007168:	2f00      	cmp	r7, #0
 800716a:	f000 80d1 	beq.w	8007310 <_printf_i+0x1c4>
 800716e:	2f58      	cmp	r7, #88	@ 0x58
 8007170:	f000 80b8 	beq.w	80072e4 <_printf_i+0x198>
 8007174:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007178:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800717c:	e03a      	b.n	80071f4 <_printf_i+0xa8>
 800717e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007182:	2b15      	cmp	r3, #21
 8007184:	d8f6      	bhi.n	8007174 <_printf_i+0x28>
 8007186:	a101      	add	r1, pc, #4	@ (adr r1, 800718c <_printf_i+0x40>)
 8007188:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800718c:	080071e5 	.word	0x080071e5
 8007190:	080071f9 	.word	0x080071f9
 8007194:	08007175 	.word	0x08007175
 8007198:	08007175 	.word	0x08007175
 800719c:	08007175 	.word	0x08007175
 80071a0:	08007175 	.word	0x08007175
 80071a4:	080071f9 	.word	0x080071f9
 80071a8:	08007175 	.word	0x08007175
 80071ac:	08007175 	.word	0x08007175
 80071b0:	08007175 	.word	0x08007175
 80071b4:	08007175 	.word	0x08007175
 80071b8:	080072f7 	.word	0x080072f7
 80071bc:	08007223 	.word	0x08007223
 80071c0:	080072b1 	.word	0x080072b1
 80071c4:	08007175 	.word	0x08007175
 80071c8:	08007175 	.word	0x08007175
 80071cc:	08007319 	.word	0x08007319
 80071d0:	08007175 	.word	0x08007175
 80071d4:	08007223 	.word	0x08007223
 80071d8:	08007175 	.word	0x08007175
 80071dc:	08007175 	.word	0x08007175
 80071e0:	080072b9 	.word	0x080072b9
 80071e4:	6833      	ldr	r3, [r6, #0]
 80071e6:	1d1a      	adds	r2, r3, #4
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	6032      	str	r2, [r6, #0]
 80071ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071f4:	2301      	movs	r3, #1
 80071f6:	e09c      	b.n	8007332 <_printf_i+0x1e6>
 80071f8:	6833      	ldr	r3, [r6, #0]
 80071fa:	6820      	ldr	r0, [r4, #0]
 80071fc:	1d19      	adds	r1, r3, #4
 80071fe:	6031      	str	r1, [r6, #0]
 8007200:	0606      	lsls	r6, r0, #24
 8007202:	d501      	bpl.n	8007208 <_printf_i+0xbc>
 8007204:	681d      	ldr	r5, [r3, #0]
 8007206:	e003      	b.n	8007210 <_printf_i+0xc4>
 8007208:	0645      	lsls	r5, r0, #25
 800720a:	d5fb      	bpl.n	8007204 <_printf_i+0xb8>
 800720c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007210:	2d00      	cmp	r5, #0
 8007212:	da03      	bge.n	800721c <_printf_i+0xd0>
 8007214:	232d      	movs	r3, #45	@ 0x2d
 8007216:	426d      	negs	r5, r5
 8007218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800721c:	230a      	movs	r3, #10
 800721e:	4858      	ldr	r0, [pc, #352]	@ (8007380 <_printf_i+0x234>)
 8007220:	e011      	b.n	8007246 <_printf_i+0xfa>
 8007222:	6821      	ldr	r1, [r4, #0]
 8007224:	6833      	ldr	r3, [r6, #0]
 8007226:	0608      	lsls	r0, r1, #24
 8007228:	f853 5b04 	ldr.w	r5, [r3], #4
 800722c:	d402      	bmi.n	8007234 <_printf_i+0xe8>
 800722e:	0649      	lsls	r1, r1, #25
 8007230:	bf48      	it	mi
 8007232:	b2ad      	uxthmi	r5, r5
 8007234:	2f6f      	cmp	r7, #111	@ 0x6f
 8007236:	6033      	str	r3, [r6, #0]
 8007238:	bf14      	ite	ne
 800723a:	230a      	movne	r3, #10
 800723c:	2308      	moveq	r3, #8
 800723e:	4850      	ldr	r0, [pc, #320]	@ (8007380 <_printf_i+0x234>)
 8007240:	2100      	movs	r1, #0
 8007242:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007246:	6866      	ldr	r6, [r4, #4]
 8007248:	2e00      	cmp	r6, #0
 800724a:	60a6      	str	r6, [r4, #8]
 800724c:	db05      	blt.n	800725a <_printf_i+0x10e>
 800724e:	6821      	ldr	r1, [r4, #0]
 8007250:	432e      	orrs	r6, r5
 8007252:	f021 0104 	bic.w	r1, r1, #4
 8007256:	6021      	str	r1, [r4, #0]
 8007258:	d04b      	beq.n	80072f2 <_printf_i+0x1a6>
 800725a:	4616      	mov	r6, r2
 800725c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007260:	fb03 5711 	mls	r7, r3, r1, r5
 8007264:	5dc7      	ldrb	r7, [r0, r7]
 8007266:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800726a:	462f      	mov	r7, r5
 800726c:	42bb      	cmp	r3, r7
 800726e:	460d      	mov	r5, r1
 8007270:	d9f4      	bls.n	800725c <_printf_i+0x110>
 8007272:	2b08      	cmp	r3, #8
 8007274:	d10b      	bne.n	800728e <_printf_i+0x142>
 8007276:	6823      	ldr	r3, [r4, #0]
 8007278:	07df      	lsls	r7, r3, #31
 800727a:	d508      	bpl.n	800728e <_printf_i+0x142>
 800727c:	6923      	ldr	r3, [r4, #16]
 800727e:	6861      	ldr	r1, [r4, #4]
 8007280:	4299      	cmp	r1, r3
 8007282:	bfde      	ittt	le
 8007284:	2330      	movle	r3, #48	@ 0x30
 8007286:	f806 3c01 	strble.w	r3, [r6, #-1]
 800728a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800728e:	1b92      	subs	r2, r2, r6
 8007290:	6122      	str	r2, [r4, #16]
 8007292:	464b      	mov	r3, r9
 8007294:	4621      	mov	r1, r4
 8007296:	4640      	mov	r0, r8
 8007298:	f8cd a000 	str.w	sl, [sp]
 800729c:	aa03      	add	r2, sp, #12
 800729e:	f7ff fee3 	bl	8007068 <_printf_common>
 80072a2:	3001      	adds	r0, #1
 80072a4:	d14a      	bne.n	800733c <_printf_i+0x1f0>
 80072a6:	f04f 30ff 	mov.w	r0, #4294967295
 80072aa:	b004      	add	sp, #16
 80072ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b0:	6823      	ldr	r3, [r4, #0]
 80072b2:	f043 0320 	orr.w	r3, r3, #32
 80072b6:	6023      	str	r3, [r4, #0]
 80072b8:	2778      	movs	r7, #120	@ 0x78
 80072ba:	4832      	ldr	r0, [pc, #200]	@ (8007384 <_printf_i+0x238>)
 80072bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	6831      	ldr	r1, [r6, #0]
 80072c4:	061f      	lsls	r7, r3, #24
 80072c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80072ca:	d402      	bmi.n	80072d2 <_printf_i+0x186>
 80072cc:	065f      	lsls	r7, r3, #25
 80072ce:	bf48      	it	mi
 80072d0:	b2ad      	uxthmi	r5, r5
 80072d2:	6031      	str	r1, [r6, #0]
 80072d4:	07d9      	lsls	r1, r3, #31
 80072d6:	bf44      	itt	mi
 80072d8:	f043 0320 	orrmi.w	r3, r3, #32
 80072dc:	6023      	strmi	r3, [r4, #0]
 80072de:	b11d      	cbz	r5, 80072e8 <_printf_i+0x19c>
 80072e0:	2310      	movs	r3, #16
 80072e2:	e7ad      	b.n	8007240 <_printf_i+0xf4>
 80072e4:	4826      	ldr	r0, [pc, #152]	@ (8007380 <_printf_i+0x234>)
 80072e6:	e7e9      	b.n	80072bc <_printf_i+0x170>
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	f023 0320 	bic.w	r3, r3, #32
 80072ee:	6023      	str	r3, [r4, #0]
 80072f0:	e7f6      	b.n	80072e0 <_printf_i+0x194>
 80072f2:	4616      	mov	r6, r2
 80072f4:	e7bd      	b.n	8007272 <_printf_i+0x126>
 80072f6:	6833      	ldr	r3, [r6, #0]
 80072f8:	6825      	ldr	r5, [r4, #0]
 80072fa:	1d18      	adds	r0, r3, #4
 80072fc:	6961      	ldr	r1, [r4, #20]
 80072fe:	6030      	str	r0, [r6, #0]
 8007300:	062e      	lsls	r6, r5, #24
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	d501      	bpl.n	800730a <_printf_i+0x1be>
 8007306:	6019      	str	r1, [r3, #0]
 8007308:	e002      	b.n	8007310 <_printf_i+0x1c4>
 800730a:	0668      	lsls	r0, r5, #25
 800730c:	d5fb      	bpl.n	8007306 <_printf_i+0x1ba>
 800730e:	8019      	strh	r1, [r3, #0]
 8007310:	2300      	movs	r3, #0
 8007312:	4616      	mov	r6, r2
 8007314:	6123      	str	r3, [r4, #16]
 8007316:	e7bc      	b.n	8007292 <_printf_i+0x146>
 8007318:	6833      	ldr	r3, [r6, #0]
 800731a:	2100      	movs	r1, #0
 800731c:	1d1a      	adds	r2, r3, #4
 800731e:	6032      	str	r2, [r6, #0]
 8007320:	681e      	ldr	r6, [r3, #0]
 8007322:	6862      	ldr	r2, [r4, #4]
 8007324:	4630      	mov	r0, r6
 8007326:	f000 f859 	bl	80073dc <memchr>
 800732a:	b108      	cbz	r0, 8007330 <_printf_i+0x1e4>
 800732c:	1b80      	subs	r0, r0, r6
 800732e:	6060      	str	r0, [r4, #4]
 8007330:	6863      	ldr	r3, [r4, #4]
 8007332:	6123      	str	r3, [r4, #16]
 8007334:	2300      	movs	r3, #0
 8007336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800733a:	e7aa      	b.n	8007292 <_printf_i+0x146>
 800733c:	4632      	mov	r2, r6
 800733e:	4649      	mov	r1, r9
 8007340:	4640      	mov	r0, r8
 8007342:	6923      	ldr	r3, [r4, #16]
 8007344:	47d0      	blx	sl
 8007346:	3001      	adds	r0, #1
 8007348:	d0ad      	beq.n	80072a6 <_printf_i+0x15a>
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	079b      	lsls	r3, r3, #30
 800734e:	d413      	bmi.n	8007378 <_printf_i+0x22c>
 8007350:	68e0      	ldr	r0, [r4, #12]
 8007352:	9b03      	ldr	r3, [sp, #12]
 8007354:	4298      	cmp	r0, r3
 8007356:	bfb8      	it	lt
 8007358:	4618      	movlt	r0, r3
 800735a:	e7a6      	b.n	80072aa <_printf_i+0x15e>
 800735c:	2301      	movs	r3, #1
 800735e:	4632      	mov	r2, r6
 8007360:	4649      	mov	r1, r9
 8007362:	4640      	mov	r0, r8
 8007364:	47d0      	blx	sl
 8007366:	3001      	adds	r0, #1
 8007368:	d09d      	beq.n	80072a6 <_printf_i+0x15a>
 800736a:	3501      	adds	r5, #1
 800736c:	68e3      	ldr	r3, [r4, #12]
 800736e:	9903      	ldr	r1, [sp, #12]
 8007370:	1a5b      	subs	r3, r3, r1
 8007372:	42ab      	cmp	r3, r5
 8007374:	dcf2      	bgt.n	800735c <_printf_i+0x210>
 8007376:	e7eb      	b.n	8007350 <_printf_i+0x204>
 8007378:	2500      	movs	r5, #0
 800737a:	f104 0619 	add.w	r6, r4, #25
 800737e:	e7f5      	b.n	800736c <_printf_i+0x220>
 8007380:	0800a23b 	.word	0x0800a23b
 8007384:	0800a24c 	.word	0x0800a24c

08007388 <memmove>:
 8007388:	4288      	cmp	r0, r1
 800738a:	b510      	push	{r4, lr}
 800738c:	eb01 0402 	add.w	r4, r1, r2
 8007390:	d902      	bls.n	8007398 <memmove+0x10>
 8007392:	4284      	cmp	r4, r0
 8007394:	4623      	mov	r3, r4
 8007396:	d807      	bhi.n	80073a8 <memmove+0x20>
 8007398:	1e43      	subs	r3, r0, #1
 800739a:	42a1      	cmp	r1, r4
 800739c:	d008      	beq.n	80073b0 <memmove+0x28>
 800739e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073a6:	e7f8      	b.n	800739a <memmove+0x12>
 80073a8:	4601      	mov	r1, r0
 80073aa:	4402      	add	r2, r0
 80073ac:	428a      	cmp	r2, r1
 80073ae:	d100      	bne.n	80073b2 <memmove+0x2a>
 80073b0:	bd10      	pop	{r4, pc}
 80073b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80073ba:	e7f7      	b.n	80073ac <memmove+0x24>

080073bc <_sbrk_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	2300      	movs	r3, #0
 80073c0:	4d05      	ldr	r5, [pc, #20]	@ (80073d8 <_sbrk_r+0x1c>)
 80073c2:	4604      	mov	r4, r0
 80073c4:	4608      	mov	r0, r1
 80073c6:	602b      	str	r3, [r5, #0]
 80073c8:	f7fb f992 	bl	80026f0 <_sbrk>
 80073cc:	1c43      	adds	r3, r0, #1
 80073ce:	d102      	bne.n	80073d6 <_sbrk_r+0x1a>
 80073d0:	682b      	ldr	r3, [r5, #0]
 80073d2:	b103      	cbz	r3, 80073d6 <_sbrk_r+0x1a>
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	bd38      	pop	{r3, r4, r5, pc}
 80073d8:	20000450 	.word	0x20000450

080073dc <memchr>:
 80073dc:	4603      	mov	r3, r0
 80073de:	b510      	push	{r4, lr}
 80073e0:	b2c9      	uxtb	r1, r1
 80073e2:	4402      	add	r2, r0
 80073e4:	4293      	cmp	r3, r2
 80073e6:	4618      	mov	r0, r3
 80073e8:	d101      	bne.n	80073ee <memchr+0x12>
 80073ea:	2000      	movs	r0, #0
 80073ec:	e003      	b.n	80073f6 <memchr+0x1a>
 80073ee:	7804      	ldrb	r4, [r0, #0]
 80073f0:	3301      	adds	r3, #1
 80073f2:	428c      	cmp	r4, r1
 80073f4:	d1f6      	bne.n	80073e4 <memchr+0x8>
 80073f6:	bd10      	pop	{r4, pc}

080073f8 <memcpy>:
 80073f8:	440a      	add	r2, r1
 80073fa:	4291      	cmp	r1, r2
 80073fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007400:	d100      	bne.n	8007404 <memcpy+0xc>
 8007402:	4770      	bx	lr
 8007404:	b510      	push	{r4, lr}
 8007406:	f811 4b01 	ldrb.w	r4, [r1], #1
 800740a:	4291      	cmp	r1, r2
 800740c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007410:	d1f9      	bne.n	8007406 <memcpy+0xe>
 8007412:	bd10      	pop	{r4, pc}

08007414 <_realloc_r>:
 8007414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007418:	4607      	mov	r7, r0
 800741a:	4614      	mov	r4, r2
 800741c:	460d      	mov	r5, r1
 800741e:	b921      	cbnz	r1, 800742a <_realloc_r+0x16>
 8007420:	4611      	mov	r1, r2
 8007422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007426:	f7ff bc3b 	b.w	8006ca0 <_malloc_r>
 800742a:	b92a      	cbnz	r2, 8007438 <_realloc_r+0x24>
 800742c:	f7ff fbce 	bl	8006bcc <_free_r>
 8007430:	4625      	mov	r5, r4
 8007432:	4628      	mov	r0, r5
 8007434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007438:	f000 f81a 	bl	8007470 <_malloc_usable_size_r>
 800743c:	4284      	cmp	r4, r0
 800743e:	4606      	mov	r6, r0
 8007440:	d802      	bhi.n	8007448 <_realloc_r+0x34>
 8007442:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007446:	d8f4      	bhi.n	8007432 <_realloc_r+0x1e>
 8007448:	4621      	mov	r1, r4
 800744a:	4638      	mov	r0, r7
 800744c:	f7ff fc28 	bl	8006ca0 <_malloc_r>
 8007450:	4680      	mov	r8, r0
 8007452:	b908      	cbnz	r0, 8007458 <_realloc_r+0x44>
 8007454:	4645      	mov	r5, r8
 8007456:	e7ec      	b.n	8007432 <_realloc_r+0x1e>
 8007458:	42b4      	cmp	r4, r6
 800745a:	4622      	mov	r2, r4
 800745c:	4629      	mov	r1, r5
 800745e:	bf28      	it	cs
 8007460:	4632      	movcs	r2, r6
 8007462:	f7ff ffc9 	bl	80073f8 <memcpy>
 8007466:	4629      	mov	r1, r5
 8007468:	4638      	mov	r0, r7
 800746a:	f7ff fbaf 	bl	8006bcc <_free_r>
 800746e:	e7f1      	b.n	8007454 <_realloc_r+0x40>

08007470 <_malloc_usable_size_r>:
 8007470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007474:	1f18      	subs	r0, r3, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfbc      	itt	lt
 800747a:	580b      	ldrlt	r3, [r1, r0]
 800747c:	18c0      	addlt	r0, r0, r3
 800747e:	4770      	bx	lr

08007480 <cosf>:
 8007480:	b507      	push	{r0, r1, r2, lr}
 8007482:	4a1a      	ldr	r2, [pc, #104]	@ (80074ec <cosf+0x6c>)
 8007484:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007488:	4293      	cmp	r3, r2
 800748a:	4601      	mov	r1, r0
 800748c:	d805      	bhi.n	800749a <cosf+0x1a>
 800748e:	2100      	movs	r1, #0
 8007490:	b003      	add	sp, #12
 8007492:	f85d eb04 	ldr.w	lr, [sp], #4
 8007496:	f000 b865 	b.w	8007564 <__kernel_cosf>
 800749a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800749e:	d304      	bcc.n	80074aa <cosf+0x2a>
 80074a0:	f7f8 fe58 	bl	8000154 <__aeabi_fsub>
 80074a4:	b003      	add	sp, #12
 80074a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80074aa:	4669      	mov	r1, sp
 80074ac:	f000 f950 	bl	8007750 <__ieee754_rem_pio2f>
 80074b0:	f000 0203 	and.w	r2, r0, #3
 80074b4:	2a01      	cmp	r2, #1
 80074b6:	d007      	beq.n	80074c8 <cosf+0x48>
 80074b8:	2a02      	cmp	r2, #2
 80074ba:	d00c      	beq.n	80074d6 <cosf+0x56>
 80074bc:	b982      	cbnz	r2, 80074e0 <cosf+0x60>
 80074be:	9901      	ldr	r1, [sp, #4]
 80074c0:	9800      	ldr	r0, [sp, #0]
 80074c2:	f000 f84f 	bl	8007564 <__kernel_cosf>
 80074c6:	e7ed      	b.n	80074a4 <cosf+0x24>
 80074c8:	9901      	ldr	r1, [sp, #4]
 80074ca:	9800      	ldr	r0, [sp, #0]
 80074cc:	f000 f8ca 	bl	8007664 <__kernel_sinf>
 80074d0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80074d4:	e7e6      	b.n	80074a4 <cosf+0x24>
 80074d6:	9901      	ldr	r1, [sp, #4]
 80074d8:	9800      	ldr	r0, [sp, #0]
 80074da:	f000 f843 	bl	8007564 <__kernel_cosf>
 80074de:	e7f7      	b.n	80074d0 <cosf+0x50>
 80074e0:	2201      	movs	r2, #1
 80074e2:	9901      	ldr	r1, [sp, #4]
 80074e4:	9800      	ldr	r0, [sp, #0]
 80074e6:	f000 f8bd 	bl	8007664 <__kernel_sinf>
 80074ea:	e7db      	b.n	80074a4 <cosf+0x24>
 80074ec:	3f490fd8 	.word	0x3f490fd8

080074f0 <sinf>:
 80074f0:	b507      	push	{r0, r1, r2, lr}
 80074f2:	4a1b      	ldr	r2, [pc, #108]	@ (8007560 <sinf+0x70>)
 80074f4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80074f8:	4293      	cmp	r3, r2
 80074fa:	4601      	mov	r1, r0
 80074fc:	d806      	bhi.n	800750c <sinf+0x1c>
 80074fe:	2200      	movs	r2, #0
 8007500:	2100      	movs	r1, #0
 8007502:	b003      	add	sp, #12
 8007504:	f85d eb04 	ldr.w	lr, [sp], #4
 8007508:	f000 b8ac 	b.w	8007664 <__kernel_sinf>
 800750c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007510:	d304      	bcc.n	800751c <sinf+0x2c>
 8007512:	f7f8 fe1f 	bl	8000154 <__aeabi_fsub>
 8007516:	b003      	add	sp, #12
 8007518:	f85d fb04 	ldr.w	pc, [sp], #4
 800751c:	4669      	mov	r1, sp
 800751e:	f000 f917 	bl	8007750 <__ieee754_rem_pio2f>
 8007522:	f000 0003 	and.w	r0, r0, #3
 8007526:	2801      	cmp	r0, #1
 8007528:	d008      	beq.n	800753c <sinf+0x4c>
 800752a:	2802      	cmp	r0, #2
 800752c:	d00b      	beq.n	8007546 <sinf+0x56>
 800752e:	b990      	cbnz	r0, 8007556 <sinf+0x66>
 8007530:	2201      	movs	r2, #1
 8007532:	9901      	ldr	r1, [sp, #4]
 8007534:	9800      	ldr	r0, [sp, #0]
 8007536:	f000 f895 	bl	8007664 <__kernel_sinf>
 800753a:	e7ec      	b.n	8007516 <sinf+0x26>
 800753c:	9901      	ldr	r1, [sp, #4]
 800753e:	9800      	ldr	r0, [sp, #0]
 8007540:	f000 f810 	bl	8007564 <__kernel_cosf>
 8007544:	e7e7      	b.n	8007516 <sinf+0x26>
 8007546:	2201      	movs	r2, #1
 8007548:	9901      	ldr	r1, [sp, #4]
 800754a:	9800      	ldr	r0, [sp, #0]
 800754c:	f000 f88a 	bl	8007664 <__kernel_sinf>
 8007550:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007554:	e7df      	b.n	8007516 <sinf+0x26>
 8007556:	9901      	ldr	r1, [sp, #4]
 8007558:	9800      	ldr	r0, [sp, #0]
 800755a:	f000 f803 	bl	8007564 <__kernel_cosf>
 800755e:	e7f7      	b.n	8007550 <sinf+0x60>
 8007560:	3f490fd8 	.word	0x3f490fd8

08007564 <__kernel_cosf>:
 8007564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007568:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800756c:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8007570:	4606      	mov	r6, r0
 8007572:	4688      	mov	r8, r1
 8007574:	d203      	bcs.n	800757e <__kernel_cosf+0x1a>
 8007576:	f7f9 f8bd 	bl	80006f4 <__aeabi_f2iz>
 800757a:	2800      	cmp	r0, #0
 800757c:	d05c      	beq.n	8007638 <__kernel_cosf+0xd4>
 800757e:	4631      	mov	r1, r6
 8007580:	4630      	mov	r0, r6
 8007582:	f7f8 fef1 	bl	8000368 <__aeabi_fmul>
 8007586:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800758a:	4604      	mov	r4, r0
 800758c:	f7f8 feec 	bl	8000368 <__aeabi_fmul>
 8007590:	492b      	ldr	r1, [pc, #172]	@ (8007640 <__kernel_cosf+0xdc>)
 8007592:	4607      	mov	r7, r0
 8007594:	4620      	mov	r0, r4
 8007596:	f7f8 fee7 	bl	8000368 <__aeabi_fmul>
 800759a:	492a      	ldr	r1, [pc, #168]	@ (8007644 <__kernel_cosf+0xe0>)
 800759c:	f7f8 fddc 	bl	8000158 <__addsf3>
 80075a0:	4621      	mov	r1, r4
 80075a2:	f7f8 fee1 	bl	8000368 <__aeabi_fmul>
 80075a6:	4928      	ldr	r1, [pc, #160]	@ (8007648 <__kernel_cosf+0xe4>)
 80075a8:	f7f8 fdd4 	bl	8000154 <__aeabi_fsub>
 80075ac:	4621      	mov	r1, r4
 80075ae:	f7f8 fedb 	bl	8000368 <__aeabi_fmul>
 80075b2:	4926      	ldr	r1, [pc, #152]	@ (800764c <__kernel_cosf+0xe8>)
 80075b4:	f7f8 fdd0 	bl	8000158 <__addsf3>
 80075b8:	4621      	mov	r1, r4
 80075ba:	f7f8 fed5 	bl	8000368 <__aeabi_fmul>
 80075be:	4924      	ldr	r1, [pc, #144]	@ (8007650 <__kernel_cosf+0xec>)
 80075c0:	f7f8 fdc8 	bl	8000154 <__aeabi_fsub>
 80075c4:	4621      	mov	r1, r4
 80075c6:	f7f8 fecf 	bl	8000368 <__aeabi_fmul>
 80075ca:	4922      	ldr	r1, [pc, #136]	@ (8007654 <__kernel_cosf+0xf0>)
 80075cc:	f7f8 fdc4 	bl	8000158 <__addsf3>
 80075d0:	4621      	mov	r1, r4
 80075d2:	f7f8 fec9 	bl	8000368 <__aeabi_fmul>
 80075d6:	4621      	mov	r1, r4
 80075d8:	f7f8 fec6 	bl	8000368 <__aeabi_fmul>
 80075dc:	4641      	mov	r1, r8
 80075de:	4604      	mov	r4, r0
 80075e0:	4630      	mov	r0, r6
 80075e2:	f7f8 fec1 	bl	8000368 <__aeabi_fmul>
 80075e6:	4601      	mov	r1, r0
 80075e8:	4620      	mov	r0, r4
 80075ea:	f7f8 fdb3 	bl	8000154 <__aeabi_fsub>
 80075ee:	4b1a      	ldr	r3, [pc, #104]	@ (8007658 <__kernel_cosf+0xf4>)
 80075f0:	4604      	mov	r4, r0
 80075f2:	429d      	cmp	r5, r3
 80075f4:	d80a      	bhi.n	800760c <__kernel_cosf+0xa8>
 80075f6:	4601      	mov	r1, r0
 80075f8:	4638      	mov	r0, r7
 80075fa:	f7f8 fdab 	bl	8000154 <__aeabi_fsub>
 80075fe:	4601      	mov	r1, r0
 8007600:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007604:	f7f8 fda6 	bl	8000154 <__aeabi_fsub>
 8007608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800760c:	4b13      	ldr	r3, [pc, #76]	@ (800765c <__kernel_cosf+0xf8>)
 800760e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007612:	429d      	cmp	r5, r3
 8007614:	bf8c      	ite	hi
 8007616:	4d12      	ldrhi	r5, [pc, #72]	@ (8007660 <__kernel_cosf+0xfc>)
 8007618:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 800761c:	4629      	mov	r1, r5
 800761e:	f7f8 fd99 	bl	8000154 <__aeabi_fsub>
 8007622:	4629      	mov	r1, r5
 8007624:	4606      	mov	r6, r0
 8007626:	4638      	mov	r0, r7
 8007628:	f7f8 fd94 	bl	8000154 <__aeabi_fsub>
 800762c:	4621      	mov	r1, r4
 800762e:	f7f8 fd91 	bl	8000154 <__aeabi_fsub>
 8007632:	4601      	mov	r1, r0
 8007634:	4630      	mov	r0, r6
 8007636:	e7e5      	b.n	8007604 <__kernel_cosf+0xa0>
 8007638:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800763c:	e7e4      	b.n	8007608 <__kernel_cosf+0xa4>
 800763e:	bf00      	nop
 8007640:	ad47d74e 	.word	0xad47d74e
 8007644:	310f74f6 	.word	0x310f74f6
 8007648:	3493f27c 	.word	0x3493f27c
 800764c:	37d00d01 	.word	0x37d00d01
 8007650:	3ab60b61 	.word	0x3ab60b61
 8007654:	3d2aaaab 	.word	0x3d2aaaab
 8007658:	3e999999 	.word	0x3e999999
 800765c:	3f480000 	.word	0x3f480000
 8007660:	3e900000 	.word	0x3e900000

08007664 <__kernel_sinf>:
 8007664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007668:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800766c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8007670:	4604      	mov	r4, r0
 8007672:	460f      	mov	r7, r1
 8007674:	4691      	mov	r9, r2
 8007676:	d203      	bcs.n	8007680 <__kernel_sinf+0x1c>
 8007678:	f7f9 f83c 	bl	80006f4 <__aeabi_f2iz>
 800767c:	2800      	cmp	r0, #0
 800767e:	d035      	beq.n	80076ec <__kernel_sinf+0x88>
 8007680:	4621      	mov	r1, r4
 8007682:	4620      	mov	r0, r4
 8007684:	f7f8 fe70 	bl	8000368 <__aeabi_fmul>
 8007688:	4605      	mov	r5, r0
 800768a:	4601      	mov	r1, r0
 800768c:	4620      	mov	r0, r4
 800768e:	f7f8 fe6b 	bl	8000368 <__aeabi_fmul>
 8007692:	4929      	ldr	r1, [pc, #164]	@ (8007738 <__kernel_sinf+0xd4>)
 8007694:	4606      	mov	r6, r0
 8007696:	4628      	mov	r0, r5
 8007698:	f7f8 fe66 	bl	8000368 <__aeabi_fmul>
 800769c:	4927      	ldr	r1, [pc, #156]	@ (800773c <__kernel_sinf+0xd8>)
 800769e:	f7f8 fd59 	bl	8000154 <__aeabi_fsub>
 80076a2:	4629      	mov	r1, r5
 80076a4:	f7f8 fe60 	bl	8000368 <__aeabi_fmul>
 80076a8:	4925      	ldr	r1, [pc, #148]	@ (8007740 <__kernel_sinf+0xdc>)
 80076aa:	f7f8 fd55 	bl	8000158 <__addsf3>
 80076ae:	4629      	mov	r1, r5
 80076b0:	f7f8 fe5a 	bl	8000368 <__aeabi_fmul>
 80076b4:	4923      	ldr	r1, [pc, #140]	@ (8007744 <__kernel_sinf+0xe0>)
 80076b6:	f7f8 fd4d 	bl	8000154 <__aeabi_fsub>
 80076ba:	4629      	mov	r1, r5
 80076bc:	f7f8 fe54 	bl	8000368 <__aeabi_fmul>
 80076c0:	4921      	ldr	r1, [pc, #132]	@ (8007748 <__kernel_sinf+0xe4>)
 80076c2:	f7f8 fd49 	bl	8000158 <__addsf3>
 80076c6:	4680      	mov	r8, r0
 80076c8:	f1b9 0f00 	cmp.w	r9, #0
 80076cc:	d111      	bne.n	80076f2 <__kernel_sinf+0x8e>
 80076ce:	4601      	mov	r1, r0
 80076d0:	4628      	mov	r0, r5
 80076d2:	f7f8 fe49 	bl	8000368 <__aeabi_fmul>
 80076d6:	491d      	ldr	r1, [pc, #116]	@ (800774c <__kernel_sinf+0xe8>)
 80076d8:	f7f8 fd3c 	bl	8000154 <__aeabi_fsub>
 80076dc:	4631      	mov	r1, r6
 80076de:	f7f8 fe43 	bl	8000368 <__aeabi_fmul>
 80076e2:	4601      	mov	r1, r0
 80076e4:	4620      	mov	r0, r4
 80076e6:	f7f8 fd37 	bl	8000158 <__addsf3>
 80076ea:	4604      	mov	r4, r0
 80076ec:	4620      	mov	r0, r4
 80076ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076f2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80076f6:	4638      	mov	r0, r7
 80076f8:	f7f8 fe36 	bl	8000368 <__aeabi_fmul>
 80076fc:	4641      	mov	r1, r8
 80076fe:	4681      	mov	r9, r0
 8007700:	4630      	mov	r0, r6
 8007702:	f7f8 fe31 	bl	8000368 <__aeabi_fmul>
 8007706:	4601      	mov	r1, r0
 8007708:	4648      	mov	r0, r9
 800770a:	f7f8 fd23 	bl	8000154 <__aeabi_fsub>
 800770e:	4629      	mov	r1, r5
 8007710:	f7f8 fe2a 	bl	8000368 <__aeabi_fmul>
 8007714:	4639      	mov	r1, r7
 8007716:	f7f8 fd1d 	bl	8000154 <__aeabi_fsub>
 800771a:	490c      	ldr	r1, [pc, #48]	@ (800774c <__kernel_sinf+0xe8>)
 800771c:	4605      	mov	r5, r0
 800771e:	4630      	mov	r0, r6
 8007720:	f7f8 fe22 	bl	8000368 <__aeabi_fmul>
 8007724:	4601      	mov	r1, r0
 8007726:	4628      	mov	r0, r5
 8007728:	f7f8 fd16 	bl	8000158 <__addsf3>
 800772c:	4601      	mov	r1, r0
 800772e:	4620      	mov	r0, r4
 8007730:	f7f8 fd10 	bl	8000154 <__aeabi_fsub>
 8007734:	e7d9      	b.n	80076ea <__kernel_sinf+0x86>
 8007736:	bf00      	nop
 8007738:	2f2ec9d3 	.word	0x2f2ec9d3
 800773c:	32d72f34 	.word	0x32d72f34
 8007740:	3638ef1b 	.word	0x3638ef1b
 8007744:	39500d01 	.word	0x39500d01
 8007748:	3c088889 	.word	0x3c088889
 800774c:	3e2aaaab 	.word	0x3e2aaaab

08007750 <__ieee754_rem_pio2f>:
 8007750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007754:	4aa4      	ldr	r2, [pc, #656]	@ (80079e8 <__ieee754_rem_pio2f+0x298>)
 8007756:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800775a:	4590      	cmp	r8, r2
 800775c:	460c      	mov	r4, r1
 800775e:	4682      	mov	sl, r0
 8007760:	b087      	sub	sp, #28
 8007762:	d804      	bhi.n	800776e <__ieee754_rem_pio2f+0x1e>
 8007764:	2300      	movs	r3, #0
 8007766:	6008      	str	r0, [r1, #0]
 8007768:	604b      	str	r3, [r1, #4]
 800776a:	2500      	movs	r5, #0
 800776c:	e01d      	b.n	80077aa <__ieee754_rem_pio2f+0x5a>
 800776e:	4a9f      	ldr	r2, [pc, #636]	@ (80079ec <__ieee754_rem_pio2f+0x29c>)
 8007770:	4590      	cmp	r8, r2
 8007772:	d84f      	bhi.n	8007814 <__ieee754_rem_pio2f+0xc4>
 8007774:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8007778:	2800      	cmp	r0, #0
 800777a:	499d      	ldr	r1, [pc, #628]	@ (80079f0 <__ieee754_rem_pio2f+0x2a0>)
 800777c:	4f9d      	ldr	r7, [pc, #628]	@ (80079f4 <__ieee754_rem_pio2f+0x2a4>)
 800777e:	f025 050f 	bic.w	r5, r5, #15
 8007782:	dd24      	ble.n	80077ce <__ieee754_rem_pio2f+0x7e>
 8007784:	f7f8 fce6 	bl	8000154 <__aeabi_fsub>
 8007788:	42bd      	cmp	r5, r7
 800778a:	4606      	mov	r6, r0
 800778c:	d011      	beq.n	80077b2 <__ieee754_rem_pio2f+0x62>
 800778e:	499a      	ldr	r1, [pc, #616]	@ (80079f8 <__ieee754_rem_pio2f+0x2a8>)
 8007790:	f7f8 fce0 	bl	8000154 <__aeabi_fsub>
 8007794:	4601      	mov	r1, r0
 8007796:	4605      	mov	r5, r0
 8007798:	4630      	mov	r0, r6
 800779a:	f7f8 fcdb 	bl	8000154 <__aeabi_fsub>
 800779e:	4996      	ldr	r1, [pc, #600]	@ (80079f8 <__ieee754_rem_pio2f+0x2a8>)
 80077a0:	f7f8 fcd8 	bl	8000154 <__aeabi_fsub>
 80077a4:	6025      	str	r5, [r4, #0]
 80077a6:	2501      	movs	r5, #1
 80077a8:	6060      	str	r0, [r4, #4]
 80077aa:	4628      	mov	r0, r5
 80077ac:	b007      	add	sp, #28
 80077ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b2:	4992      	ldr	r1, [pc, #584]	@ (80079fc <__ieee754_rem_pio2f+0x2ac>)
 80077b4:	f7f8 fcce 	bl	8000154 <__aeabi_fsub>
 80077b8:	4991      	ldr	r1, [pc, #580]	@ (8007a00 <__ieee754_rem_pio2f+0x2b0>)
 80077ba:	4606      	mov	r6, r0
 80077bc:	f7f8 fcca 	bl	8000154 <__aeabi_fsub>
 80077c0:	4601      	mov	r1, r0
 80077c2:	4605      	mov	r5, r0
 80077c4:	4630      	mov	r0, r6
 80077c6:	f7f8 fcc5 	bl	8000154 <__aeabi_fsub>
 80077ca:	498d      	ldr	r1, [pc, #564]	@ (8007a00 <__ieee754_rem_pio2f+0x2b0>)
 80077cc:	e7e8      	b.n	80077a0 <__ieee754_rem_pio2f+0x50>
 80077ce:	f7f8 fcc3 	bl	8000158 <__addsf3>
 80077d2:	42bd      	cmp	r5, r7
 80077d4:	4606      	mov	r6, r0
 80077d6:	d00f      	beq.n	80077f8 <__ieee754_rem_pio2f+0xa8>
 80077d8:	4987      	ldr	r1, [pc, #540]	@ (80079f8 <__ieee754_rem_pio2f+0x2a8>)
 80077da:	f7f8 fcbd 	bl	8000158 <__addsf3>
 80077de:	4601      	mov	r1, r0
 80077e0:	4605      	mov	r5, r0
 80077e2:	4630      	mov	r0, r6
 80077e4:	f7f8 fcb6 	bl	8000154 <__aeabi_fsub>
 80077e8:	4983      	ldr	r1, [pc, #524]	@ (80079f8 <__ieee754_rem_pio2f+0x2a8>)
 80077ea:	f7f8 fcb5 	bl	8000158 <__addsf3>
 80077ee:	6025      	str	r5, [r4, #0]
 80077f0:	6060      	str	r0, [r4, #4]
 80077f2:	f04f 35ff 	mov.w	r5, #4294967295
 80077f6:	e7d8      	b.n	80077aa <__ieee754_rem_pio2f+0x5a>
 80077f8:	4980      	ldr	r1, [pc, #512]	@ (80079fc <__ieee754_rem_pio2f+0x2ac>)
 80077fa:	f7f8 fcad 	bl	8000158 <__addsf3>
 80077fe:	4980      	ldr	r1, [pc, #512]	@ (8007a00 <__ieee754_rem_pio2f+0x2b0>)
 8007800:	4606      	mov	r6, r0
 8007802:	f7f8 fca9 	bl	8000158 <__addsf3>
 8007806:	4601      	mov	r1, r0
 8007808:	4605      	mov	r5, r0
 800780a:	4630      	mov	r0, r6
 800780c:	f7f8 fca2 	bl	8000154 <__aeabi_fsub>
 8007810:	497b      	ldr	r1, [pc, #492]	@ (8007a00 <__ieee754_rem_pio2f+0x2b0>)
 8007812:	e7ea      	b.n	80077ea <__ieee754_rem_pio2f+0x9a>
 8007814:	4a7b      	ldr	r2, [pc, #492]	@ (8007a04 <__ieee754_rem_pio2f+0x2b4>)
 8007816:	4590      	cmp	r8, r2
 8007818:	f200 8095 	bhi.w	8007946 <__ieee754_rem_pio2f+0x1f6>
 800781c:	f000 f8fe 	bl	8007a1c <fabsf>
 8007820:	4979      	ldr	r1, [pc, #484]	@ (8007a08 <__ieee754_rem_pio2f+0x2b8>)
 8007822:	4606      	mov	r6, r0
 8007824:	f7f8 fda0 	bl	8000368 <__aeabi_fmul>
 8007828:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800782c:	f7f8 fc94 	bl	8000158 <__addsf3>
 8007830:	f7f8 ff60 	bl	80006f4 <__aeabi_f2iz>
 8007834:	4605      	mov	r5, r0
 8007836:	f7f8 fd43 	bl	80002c0 <__aeabi_i2f>
 800783a:	496d      	ldr	r1, [pc, #436]	@ (80079f0 <__ieee754_rem_pio2f+0x2a0>)
 800783c:	4681      	mov	r9, r0
 800783e:	f7f8 fd93 	bl	8000368 <__aeabi_fmul>
 8007842:	4601      	mov	r1, r0
 8007844:	4630      	mov	r0, r6
 8007846:	f7f8 fc85 	bl	8000154 <__aeabi_fsub>
 800784a:	496b      	ldr	r1, [pc, #428]	@ (80079f8 <__ieee754_rem_pio2f+0x2a8>)
 800784c:	4607      	mov	r7, r0
 800784e:	4648      	mov	r0, r9
 8007850:	f7f8 fd8a 	bl	8000368 <__aeabi_fmul>
 8007854:	2d1f      	cmp	r5, #31
 8007856:	4606      	mov	r6, r0
 8007858:	dc0e      	bgt.n	8007878 <__ieee754_rem_pio2f+0x128>
 800785a:	4a6c      	ldr	r2, [pc, #432]	@ (8007a0c <__ieee754_rem_pio2f+0x2bc>)
 800785c:	1e69      	subs	r1, r5, #1
 800785e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8007862:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 8007866:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800786a:	4293      	cmp	r3, r2
 800786c:	d004      	beq.n	8007878 <__ieee754_rem_pio2f+0x128>
 800786e:	4631      	mov	r1, r6
 8007870:	4638      	mov	r0, r7
 8007872:	f7f8 fc6f 	bl	8000154 <__aeabi_fsub>
 8007876:	e00b      	b.n	8007890 <__ieee754_rem_pio2f+0x140>
 8007878:	4631      	mov	r1, r6
 800787a:	4638      	mov	r0, r7
 800787c:	f7f8 fc6a 	bl	8000154 <__aeabi_fsub>
 8007880:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007884:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8007888:	2b08      	cmp	r3, #8
 800788a:	ea4f 5be8 	mov.w	fp, r8, asr #23
 800788e:	dc01      	bgt.n	8007894 <__ieee754_rem_pio2f+0x144>
 8007890:	6020      	str	r0, [r4, #0]
 8007892:	e026      	b.n	80078e2 <__ieee754_rem_pio2f+0x192>
 8007894:	4959      	ldr	r1, [pc, #356]	@ (80079fc <__ieee754_rem_pio2f+0x2ac>)
 8007896:	4648      	mov	r0, r9
 8007898:	f7f8 fd66 	bl	8000368 <__aeabi_fmul>
 800789c:	4606      	mov	r6, r0
 800789e:	4601      	mov	r1, r0
 80078a0:	4638      	mov	r0, r7
 80078a2:	f7f8 fc57 	bl	8000154 <__aeabi_fsub>
 80078a6:	4601      	mov	r1, r0
 80078a8:	4680      	mov	r8, r0
 80078aa:	4638      	mov	r0, r7
 80078ac:	f7f8 fc52 	bl	8000154 <__aeabi_fsub>
 80078b0:	4631      	mov	r1, r6
 80078b2:	f7f8 fc4f 	bl	8000154 <__aeabi_fsub>
 80078b6:	4606      	mov	r6, r0
 80078b8:	4951      	ldr	r1, [pc, #324]	@ (8007a00 <__ieee754_rem_pio2f+0x2b0>)
 80078ba:	4648      	mov	r0, r9
 80078bc:	f7f8 fd54 	bl	8000368 <__aeabi_fmul>
 80078c0:	4631      	mov	r1, r6
 80078c2:	f7f8 fc47 	bl	8000154 <__aeabi_fsub>
 80078c6:	4601      	mov	r1, r0
 80078c8:	4606      	mov	r6, r0
 80078ca:	4640      	mov	r0, r8
 80078cc:	f7f8 fc42 	bl	8000154 <__aeabi_fsub>
 80078d0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80078d4:	ebab 0b03 	sub.w	fp, fp, r3
 80078d8:	f1bb 0f19 	cmp.w	fp, #25
 80078dc:	dc18      	bgt.n	8007910 <__ieee754_rem_pio2f+0x1c0>
 80078de:	4647      	mov	r7, r8
 80078e0:	6020      	str	r0, [r4, #0]
 80078e2:	f8d4 8000 	ldr.w	r8, [r4]
 80078e6:	4638      	mov	r0, r7
 80078e8:	4641      	mov	r1, r8
 80078ea:	f7f8 fc33 	bl	8000154 <__aeabi_fsub>
 80078ee:	4631      	mov	r1, r6
 80078f0:	f7f8 fc30 	bl	8000154 <__aeabi_fsub>
 80078f4:	f1ba 0f00 	cmp.w	sl, #0
 80078f8:	6060      	str	r0, [r4, #4]
 80078fa:	f6bf af56 	bge.w	80077aa <__ieee754_rem_pio2f+0x5a>
 80078fe:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8007902:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007906:	f8c4 8000 	str.w	r8, [r4]
 800790a:	6060      	str	r0, [r4, #4]
 800790c:	426d      	negs	r5, r5
 800790e:	e74c      	b.n	80077aa <__ieee754_rem_pio2f+0x5a>
 8007910:	493f      	ldr	r1, [pc, #252]	@ (8007a10 <__ieee754_rem_pio2f+0x2c0>)
 8007912:	4648      	mov	r0, r9
 8007914:	f7f8 fd28 	bl	8000368 <__aeabi_fmul>
 8007918:	4606      	mov	r6, r0
 800791a:	4601      	mov	r1, r0
 800791c:	4640      	mov	r0, r8
 800791e:	f7f8 fc19 	bl	8000154 <__aeabi_fsub>
 8007922:	4601      	mov	r1, r0
 8007924:	4607      	mov	r7, r0
 8007926:	4640      	mov	r0, r8
 8007928:	f7f8 fc14 	bl	8000154 <__aeabi_fsub>
 800792c:	4631      	mov	r1, r6
 800792e:	f7f8 fc11 	bl	8000154 <__aeabi_fsub>
 8007932:	4606      	mov	r6, r0
 8007934:	4937      	ldr	r1, [pc, #220]	@ (8007a14 <__ieee754_rem_pio2f+0x2c4>)
 8007936:	4648      	mov	r0, r9
 8007938:	f7f8 fd16 	bl	8000368 <__aeabi_fmul>
 800793c:	4631      	mov	r1, r6
 800793e:	f7f8 fc09 	bl	8000154 <__aeabi_fsub>
 8007942:	4606      	mov	r6, r0
 8007944:	e793      	b.n	800786e <__ieee754_rem_pio2f+0x11e>
 8007946:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800794a:	d305      	bcc.n	8007958 <__ieee754_rem_pio2f+0x208>
 800794c:	4601      	mov	r1, r0
 800794e:	f7f8 fc01 	bl	8000154 <__aeabi_fsub>
 8007952:	6060      	str	r0, [r4, #4]
 8007954:	6020      	str	r0, [r4, #0]
 8007956:	e708      	b.n	800776a <__ieee754_rem_pio2f+0x1a>
 8007958:	ea4f 56e8 	mov.w	r6, r8, asr #23
 800795c:	3e86      	subs	r6, #134	@ 0x86
 800795e:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8007962:	4640      	mov	r0, r8
 8007964:	f7f8 fec6 	bl	80006f4 <__aeabi_f2iz>
 8007968:	f7f8 fcaa 	bl	80002c0 <__aeabi_i2f>
 800796c:	4601      	mov	r1, r0
 800796e:	9003      	str	r0, [sp, #12]
 8007970:	4640      	mov	r0, r8
 8007972:	f7f8 fbef 	bl	8000154 <__aeabi_fsub>
 8007976:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800797a:	f7f8 fcf5 	bl	8000368 <__aeabi_fmul>
 800797e:	4607      	mov	r7, r0
 8007980:	f7f8 feb8 	bl	80006f4 <__aeabi_f2iz>
 8007984:	f7f8 fc9c 	bl	80002c0 <__aeabi_i2f>
 8007988:	4601      	mov	r1, r0
 800798a:	9004      	str	r0, [sp, #16]
 800798c:	4605      	mov	r5, r0
 800798e:	4638      	mov	r0, r7
 8007990:	f7f8 fbe0 	bl	8000154 <__aeabi_fsub>
 8007994:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8007998:	f7f8 fce6 	bl	8000368 <__aeabi_fmul>
 800799c:	2100      	movs	r1, #0
 800799e:	9005      	str	r0, [sp, #20]
 80079a0:	f7f8 fe76 	bl	8000690 <__aeabi_fcmpeq>
 80079a4:	b1f0      	cbz	r0, 80079e4 <__ieee754_rem_pio2f+0x294>
 80079a6:	2100      	movs	r1, #0
 80079a8:	4628      	mov	r0, r5
 80079aa:	f7f8 fe71 	bl	8000690 <__aeabi_fcmpeq>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	bf14      	ite	ne
 80079b2:	2301      	movne	r3, #1
 80079b4:	2302      	moveq	r3, #2
 80079b6:	4a18      	ldr	r2, [pc, #96]	@ (8007a18 <__ieee754_rem_pio2f+0x2c8>)
 80079b8:	4621      	mov	r1, r4
 80079ba:	9201      	str	r2, [sp, #4]
 80079bc:	2202      	movs	r2, #2
 80079be:	a803      	add	r0, sp, #12
 80079c0:	9200      	str	r2, [sp, #0]
 80079c2:	4632      	mov	r2, r6
 80079c4:	f000 f82e 	bl	8007a24 <__kernel_rem_pio2f>
 80079c8:	f1ba 0f00 	cmp.w	sl, #0
 80079cc:	4605      	mov	r5, r0
 80079ce:	f6bf aeec 	bge.w	80077aa <__ieee754_rem_pio2f+0x5a>
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	6863      	ldr	r3, [r4, #4]
 80079dc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80079e0:	6063      	str	r3, [r4, #4]
 80079e2:	e793      	b.n	800790c <__ieee754_rem_pio2f+0x1bc>
 80079e4:	2303      	movs	r3, #3
 80079e6:	e7e6      	b.n	80079b6 <__ieee754_rem_pio2f+0x266>
 80079e8:	3f490fd8 	.word	0x3f490fd8
 80079ec:	4016cbe3 	.word	0x4016cbe3
 80079f0:	3fc90f80 	.word	0x3fc90f80
 80079f4:	3fc90fd0 	.word	0x3fc90fd0
 80079f8:	37354443 	.word	0x37354443
 80079fc:	37354400 	.word	0x37354400
 8007a00:	2e85a308 	.word	0x2e85a308
 8007a04:	43490f80 	.word	0x43490f80
 8007a08:	3f22f984 	.word	0x3f22f984
 8007a0c:	0800a260 	.word	0x0800a260
 8007a10:	2e85a300 	.word	0x2e85a300
 8007a14:	248d3132 	.word	0x248d3132
 8007a18:	0800a2e0 	.word	0x0800a2e0

08007a1c <fabsf>:
 8007a1c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007a20:	4770      	bx	lr
	...

08007a24 <__kernel_rem_pio2f>:
 8007a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a28:	b0db      	sub	sp, #364	@ 0x16c
 8007a2a:	9202      	str	r2, [sp, #8]
 8007a2c:	9304      	str	r3, [sp, #16]
 8007a2e:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8007a30:	4bac      	ldr	r3, [pc, #688]	@ (8007ce4 <__kernel_rem_pio2f+0x2c0>)
 8007a32:	9005      	str	r0, [sp, #20]
 8007a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a38:	9100      	str	r1, [sp, #0]
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	9b04      	ldr	r3, [sp, #16]
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	9303      	str	r3, [sp, #12]
 8007a42:	9b02      	ldr	r3, [sp, #8]
 8007a44:	1d1a      	adds	r2, r3, #4
 8007a46:	f2c0 8099 	blt.w	8007b7c <__kernel_rem_pio2f+0x158>
 8007a4a:	1edc      	subs	r4, r3, #3
 8007a4c:	bf48      	it	mi
 8007a4e:	1d1c      	addmi	r4, r3, #4
 8007a50:	10e4      	asrs	r4, r4, #3
 8007a52:	2500      	movs	r5, #0
 8007a54:	f04f 0b00 	mov.w	fp, #0
 8007a58:	1c67      	adds	r7, r4, #1
 8007a5a:	00fb      	lsls	r3, r7, #3
 8007a5c:	9306      	str	r3, [sp, #24]
 8007a5e:	9b02      	ldr	r3, [sp, #8]
 8007a60:	9a03      	ldr	r2, [sp, #12]
 8007a62:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8007a66:	9b01      	ldr	r3, [sp, #4]
 8007a68:	eba4 0802 	sub.w	r8, r4, r2
 8007a6c:	eb03 0902 	add.w	r9, r3, r2
 8007a70:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8007a72:	ae1e      	add	r6, sp, #120	@ 0x78
 8007a74:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8007a78:	454d      	cmp	r5, r9
 8007a7a:	f340 8081 	ble.w	8007b80 <__kernel_rem_pio2f+0x15c>
 8007a7e:	9a04      	ldr	r2, [sp, #16]
 8007a80:	ab1e      	add	r3, sp, #120	@ 0x78
 8007a82:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8007a86:	f04f 0900 	mov.w	r9, #0
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8007a90:	9a01      	ldr	r2, [sp, #4]
 8007a92:	4591      	cmp	r9, r2
 8007a94:	f340 809a 	ble.w	8007bcc <__kernel_rem_pio2f+0x1a8>
 8007a98:	4613      	mov	r3, r2
 8007a9a:	aa0a      	add	r2, sp, #40	@ 0x28
 8007a9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007aa0:	9308      	str	r3, [sp, #32]
 8007aa2:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8007aa4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007aa8:	9c01      	ldr	r4, [sp, #4]
 8007aaa:	9307      	str	r3, [sp, #28]
 8007aac:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8007ab0:	4646      	mov	r6, r8
 8007ab2:	4625      	mov	r5, r4
 8007ab4:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8007ab8:	ab5a      	add	r3, sp, #360	@ 0x168
 8007aba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007abe:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8007ac2:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8007ac6:	2d00      	cmp	r5, #0
 8007ac8:	f300 8085 	bgt.w	8007bd6 <__kernel_rem_pio2f+0x1b2>
 8007acc:	4639      	mov	r1, r7
 8007ace:	4658      	mov	r0, fp
 8007ad0:	f000 fa46 	bl	8007f60 <scalbnf>
 8007ad4:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8007ad8:	4605      	mov	r5, r0
 8007ada:	f7f8 fc45 	bl	8000368 <__aeabi_fmul>
 8007ade:	f000 fa8b 	bl	8007ff8 <floorf>
 8007ae2:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8007ae6:	f7f8 fc3f 	bl	8000368 <__aeabi_fmul>
 8007aea:	4601      	mov	r1, r0
 8007aec:	4628      	mov	r0, r5
 8007aee:	f7f8 fb31 	bl	8000154 <__aeabi_fsub>
 8007af2:	4605      	mov	r5, r0
 8007af4:	f7f8 fdfe 	bl	80006f4 <__aeabi_f2iz>
 8007af8:	4606      	mov	r6, r0
 8007afa:	f7f8 fbe1 	bl	80002c0 <__aeabi_i2f>
 8007afe:	4601      	mov	r1, r0
 8007b00:	4628      	mov	r0, r5
 8007b02:	f7f8 fb27 	bl	8000154 <__aeabi_fsub>
 8007b06:	2f00      	cmp	r7, #0
 8007b08:	4681      	mov	r9, r0
 8007b0a:	f340 8081 	ble.w	8007c10 <__kernel_rem_pio2f+0x1ec>
 8007b0e:	1e62      	subs	r2, r4, #1
 8007b10:	ab0a      	add	r3, sp, #40	@ 0x28
 8007b12:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8007b16:	f1c7 0108 	rsb	r1, r7, #8
 8007b1a:	fa45 f301 	asr.w	r3, r5, r1
 8007b1e:	441e      	add	r6, r3
 8007b20:	408b      	lsls	r3, r1
 8007b22:	1aed      	subs	r5, r5, r3
 8007b24:	ab0a      	add	r3, sp, #40	@ 0x28
 8007b26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007b2a:	f1c7 0307 	rsb	r3, r7, #7
 8007b2e:	411d      	asrs	r5, r3
 8007b30:	2d00      	cmp	r5, #0
 8007b32:	dd7a      	ble.n	8007c2a <__kernel_rem_pio2f+0x206>
 8007b34:	2200      	movs	r2, #0
 8007b36:	4692      	mov	sl, r2
 8007b38:	3601      	adds	r6, #1
 8007b3a:	4294      	cmp	r4, r2
 8007b3c:	f300 80aa 	bgt.w	8007c94 <__kernel_rem_pio2f+0x270>
 8007b40:	2f00      	cmp	r7, #0
 8007b42:	dd05      	ble.n	8007b50 <__kernel_rem_pio2f+0x12c>
 8007b44:	2f01      	cmp	r7, #1
 8007b46:	f000 80b6 	beq.w	8007cb6 <__kernel_rem_pio2f+0x292>
 8007b4a:	2f02      	cmp	r7, #2
 8007b4c:	f000 80bd 	beq.w	8007cca <__kernel_rem_pio2f+0x2a6>
 8007b50:	2d02      	cmp	r5, #2
 8007b52:	d16a      	bne.n	8007c2a <__kernel_rem_pio2f+0x206>
 8007b54:	4649      	mov	r1, r9
 8007b56:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007b5a:	f7f8 fafb 	bl	8000154 <__aeabi_fsub>
 8007b5e:	4681      	mov	r9, r0
 8007b60:	f1ba 0f00 	cmp.w	sl, #0
 8007b64:	d061      	beq.n	8007c2a <__kernel_rem_pio2f+0x206>
 8007b66:	4639      	mov	r1, r7
 8007b68:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007b6c:	f000 f9f8 	bl	8007f60 <scalbnf>
 8007b70:	4601      	mov	r1, r0
 8007b72:	4648      	mov	r0, r9
 8007b74:	f7f8 faee 	bl	8000154 <__aeabi_fsub>
 8007b78:	4681      	mov	r9, r0
 8007b7a:	e056      	b.n	8007c2a <__kernel_rem_pio2f+0x206>
 8007b7c:	2400      	movs	r4, #0
 8007b7e:	e768      	b.n	8007a52 <__kernel_rem_pio2f+0x2e>
 8007b80:	eb18 0f05 	cmn.w	r8, r5
 8007b84:	d407      	bmi.n	8007b96 <__kernel_rem_pio2f+0x172>
 8007b86:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8007b8a:	f7f8 fb99 	bl	80002c0 <__aeabi_i2f>
 8007b8e:	f846 0b04 	str.w	r0, [r6], #4
 8007b92:	3501      	adds	r5, #1
 8007b94:	e770      	b.n	8007a78 <__kernel_rem_pio2f+0x54>
 8007b96:	4658      	mov	r0, fp
 8007b98:	e7f9      	b.n	8007b8e <__kernel_rem_pio2f+0x16a>
 8007b9a:	9307      	str	r3, [sp, #28]
 8007b9c:	9b05      	ldr	r3, [sp, #20]
 8007b9e:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8007ba2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007ba6:	f7f8 fbdf 	bl	8000368 <__aeabi_fmul>
 8007baa:	4601      	mov	r1, r0
 8007bac:	4630      	mov	r0, r6
 8007bae:	f7f8 fad3 	bl	8000158 <__addsf3>
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	9b07      	ldr	r3, [sp, #28]
 8007bb6:	f108 0801 	add.w	r8, r8, #1
 8007bba:	9a03      	ldr	r2, [sp, #12]
 8007bbc:	4590      	cmp	r8, r2
 8007bbe:	ddec      	ble.n	8007b9a <__kernel_rem_pio2f+0x176>
 8007bc0:	f84a 6b04 	str.w	r6, [sl], #4
 8007bc4:	f109 0901 	add.w	r9, r9, #1
 8007bc8:	3504      	adds	r5, #4
 8007bca:	e761      	b.n	8007a90 <__kernel_rem_pio2f+0x6c>
 8007bcc:	46ab      	mov	fp, r5
 8007bce:	461e      	mov	r6, r3
 8007bd0:	f04f 0800 	mov.w	r8, #0
 8007bd4:	e7f1      	b.n	8007bba <__kernel_rem_pio2f+0x196>
 8007bd6:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8007bda:	4658      	mov	r0, fp
 8007bdc:	f7f8 fbc4 	bl	8000368 <__aeabi_fmul>
 8007be0:	f7f8 fd88 	bl	80006f4 <__aeabi_f2iz>
 8007be4:	f7f8 fb6c 	bl	80002c0 <__aeabi_i2f>
 8007be8:	4649      	mov	r1, r9
 8007bea:	9009      	str	r0, [sp, #36]	@ 0x24
 8007bec:	f7f8 fbbc 	bl	8000368 <__aeabi_fmul>
 8007bf0:	4601      	mov	r1, r0
 8007bf2:	4658      	mov	r0, fp
 8007bf4:	f7f8 faae 	bl	8000154 <__aeabi_fsub>
 8007bf8:	f7f8 fd7c 	bl	80006f4 <__aeabi_f2iz>
 8007bfc:	3d01      	subs	r5, #1
 8007bfe:	f846 0b04 	str.w	r0, [r6], #4
 8007c02:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8007c06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c08:	f7f8 faa6 	bl	8000158 <__addsf3>
 8007c0c:	4683      	mov	fp, r0
 8007c0e:	e75a      	b.n	8007ac6 <__kernel_rem_pio2f+0xa2>
 8007c10:	d105      	bne.n	8007c1e <__kernel_rem_pio2f+0x1fa>
 8007c12:	1e63      	subs	r3, r4, #1
 8007c14:	aa0a      	add	r2, sp, #40	@ 0x28
 8007c16:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8007c1a:	11ed      	asrs	r5, r5, #7
 8007c1c:	e788      	b.n	8007b30 <__kernel_rem_pio2f+0x10c>
 8007c1e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8007c22:	f7f8 fd53 	bl	80006cc <__aeabi_fcmpge>
 8007c26:	4605      	mov	r5, r0
 8007c28:	bb90      	cbnz	r0, 8007c90 <__kernel_rem_pio2f+0x26c>
 8007c2a:	2100      	movs	r1, #0
 8007c2c:	4648      	mov	r0, r9
 8007c2e:	f7f8 fd2f 	bl	8000690 <__aeabi_fcmpeq>
 8007c32:	2800      	cmp	r0, #0
 8007c34:	f000 8090 	beq.w	8007d58 <__kernel_rem_pio2f+0x334>
 8007c38:	2200      	movs	r2, #0
 8007c3a:	1e63      	subs	r3, r4, #1
 8007c3c:	9901      	ldr	r1, [sp, #4]
 8007c3e:	428b      	cmp	r3, r1
 8007c40:	da4a      	bge.n	8007cd8 <__kernel_rem_pio2f+0x2b4>
 8007c42:	2a00      	cmp	r2, #0
 8007c44:	d076      	beq.n	8007d34 <__kernel_rem_pio2f+0x310>
 8007c46:	3c01      	subs	r4, #1
 8007c48:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c4a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007c4e:	3f08      	subs	r7, #8
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d0f8      	beq.n	8007c46 <__kernel_rem_pio2f+0x222>
 8007c54:	4639      	mov	r1, r7
 8007c56:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007c5a:	f000 f981 	bl	8007f60 <scalbnf>
 8007c5e:	46a2      	mov	sl, r4
 8007c60:	4607      	mov	r7, r0
 8007c62:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8007c66:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 8007c6a:	f1ba 0f00 	cmp.w	sl, #0
 8007c6e:	f280 80a1 	bge.w	8007db4 <__kernel_rem_pio2f+0x390>
 8007c72:	4627      	mov	r7, r4
 8007c74:	2200      	movs	r2, #0
 8007c76:	2f00      	cmp	r7, #0
 8007c78:	f2c0 80cb 	blt.w	8007e12 <__kernel_rem_pio2f+0x3ee>
 8007c7c:	a946      	add	r1, sp, #280	@ 0x118
 8007c7e:	4690      	mov	r8, r2
 8007c80:	f04f 0a00 	mov.w	sl, #0
 8007c84:	4b18      	ldr	r3, [pc, #96]	@ (8007ce8 <__kernel_rem_pio2f+0x2c4>)
 8007c86:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8007c8a:	eba4 0907 	sub.w	r9, r4, r7
 8007c8e:	e0b4      	b.n	8007dfa <__kernel_rem_pio2f+0x3d6>
 8007c90:	2502      	movs	r5, #2
 8007c92:	e74f      	b.n	8007b34 <__kernel_rem_pio2f+0x110>
 8007c94:	f858 3b04 	ldr.w	r3, [r8], #4
 8007c98:	f1ba 0f00 	cmp.w	sl, #0
 8007c9c:	d108      	bne.n	8007cb0 <__kernel_rem_pio2f+0x28c>
 8007c9e:	b123      	cbz	r3, 8007caa <__kernel_rem_pio2f+0x286>
 8007ca0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8007ca4:	f848 3c04 	str.w	r3, [r8, #-4]
 8007ca8:	2301      	movs	r3, #1
 8007caa:	469a      	mov	sl, r3
 8007cac:	3201      	adds	r2, #1
 8007cae:	e744      	b.n	8007b3a <__kernel_rem_pio2f+0x116>
 8007cb0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8007cb4:	e7f6      	b.n	8007ca4 <__kernel_rem_pio2f+0x280>
 8007cb6:	1e62      	subs	r2, r4, #1
 8007cb8:	ab0a      	add	r3, sp, #40	@ 0x28
 8007cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cc2:	a90a      	add	r1, sp, #40	@ 0x28
 8007cc4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007cc8:	e742      	b.n	8007b50 <__kernel_rem_pio2f+0x12c>
 8007cca:	1e62      	subs	r2, r4, #1
 8007ccc:	ab0a      	add	r3, sp, #40	@ 0x28
 8007cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007cd6:	e7f4      	b.n	8007cc2 <__kernel_rem_pio2f+0x29e>
 8007cd8:	a90a      	add	r1, sp, #40	@ 0x28
 8007cda:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	e7ab      	b.n	8007c3c <__kernel_rem_pio2f+0x218>
 8007ce4:	0800a624 	.word	0x0800a624
 8007ce8:	0800a5f8 	.word	0x0800a5f8
 8007cec:	3301      	adds	r3, #1
 8007cee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007cf2:	2900      	cmp	r1, #0
 8007cf4:	d0fa      	beq.n	8007cec <__kernel_rem_pio2f+0x2c8>
 8007cf6:	9a04      	ldr	r2, [sp, #16]
 8007cf8:	a91e      	add	r1, sp, #120	@ 0x78
 8007cfa:	18a2      	adds	r2, r4, r2
 8007cfc:	1c66      	adds	r6, r4, #1
 8007cfe:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8007d02:	441c      	add	r4, r3
 8007d04:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8007d08:	42b4      	cmp	r4, r6
 8007d0a:	f6ff aecf 	blt.w	8007aac <__kernel_rem_pio2f+0x88>
 8007d0e:	9b07      	ldr	r3, [sp, #28]
 8007d10:	46ab      	mov	fp, r5
 8007d12:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007d16:	f7f8 fad3 	bl	80002c0 <__aeabi_i2f>
 8007d1a:	f04f 0a00 	mov.w	sl, #0
 8007d1e:	f04f 0800 	mov.w	r8, #0
 8007d22:	6028      	str	r0, [r5, #0]
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	459a      	cmp	sl, r3
 8007d28:	dd07      	ble.n	8007d3a <__kernel_rem_pio2f+0x316>
 8007d2a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8007d2e:	3504      	adds	r5, #4
 8007d30:	3601      	adds	r6, #1
 8007d32:	e7e9      	b.n	8007d08 <__kernel_rem_pio2f+0x2e4>
 8007d34:	2301      	movs	r3, #1
 8007d36:	9a08      	ldr	r2, [sp, #32]
 8007d38:	e7d9      	b.n	8007cee <__kernel_rem_pio2f+0x2ca>
 8007d3a:	9b05      	ldr	r3, [sp, #20]
 8007d3c:	f85b 0904 	ldr.w	r0, [fp], #-4
 8007d40:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8007d44:	f7f8 fb10 	bl	8000368 <__aeabi_fmul>
 8007d48:	4601      	mov	r1, r0
 8007d4a:	4640      	mov	r0, r8
 8007d4c:	f7f8 fa04 	bl	8000158 <__addsf3>
 8007d50:	f10a 0a01 	add.w	sl, sl, #1
 8007d54:	4680      	mov	r8, r0
 8007d56:	e7e5      	b.n	8007d24 <__kernel_rem_pio2f+0x300>
 8007d58:	9b06      	ldr	r3, [sp, #24]
 8007d5a:	9a02      	ldr	r2, [sp, #8]
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	1a99      	subs	r1, r3, r2
 8007d60:	f000 f8fe 	bl	8007f60 <scalbnf>
 8007d64:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8007d68:	4680      	mov	r8, r0
 8007d6a:	f7f8 fcaf 	bl	80006cc <__aeabi_fcmpge>
 8007d6e:	b1f8      	cbz	r0, 8007db0 <__kernel_rem_pio2f+0x38c>
 8007d70:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8007d74:	4640      	mov	r0, r8
 8007d76:	f7f8 faf7 	bl	8000368 <__aeabi_fmul>
 8007d7a:	f7f8 fcbb 	bl	80006f4 <__aeabi_f2iz>
 8007d7e:	f7f8 fa9f 	bl	80002c0 <__aeabi_i2f>
 8007d82:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8007d86:	4681      	mov	r9, r0
 8007d88:	f7f8 faee 	bl	8000368 <__aeabi_fmul>
 8007d8c:	4601      	mov	r1, r0
 8007d8e:	4640      	mov	r0, r8
 8007d90:	f7f8 f9e0 	bl	8000154 <__aeabi_fsub>
 8007d94:	f7f8 fcae 	bl	80006f4 <__aeabi_f2iz>
 8007d98:	ab0a      	add	r3, sp, #40	@ 0x28
 8007d9a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007d9e:	4648      	mov	r0, r9
 8007da0:	3401      	adds	r4, #1
 8007da2:	3708      	adds	r7, #8
 8007da4:	f7f8 fca6 	bl	80006f4 <__aeabi_f2iz>
 8007da8:	ab0a      	add	r3, sp, #40	@ 0x28
 8007daa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007dae:	e751      	b.n	8007c54 <__kernel_rem_pio2f+0x230>
 8007db0:	4640      	mov	r0, r8
 8007db2:	e7f7      	b.n	8007da4 <__kernel_rem_pio2f+0x380>
 8007db4:	ab0a      	add	r3, sp, #40	@ 0x28
 8007db6:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007dba:	f7f8 fa81 	bl	80002c0 <__aeabi_i2f>
 8007dbe:	4639      	mov	r1, r7
 8007dc0:	f7f8 fad2 	bl	8000368 <__aeabi_fmul>
 8007dc4:	4649      	mov	r1, r9
 8007dc6:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8007dca:	4638      	mov	r0, r7
 8007dcc:	f7f8 facc 	bl	8000368 <__aeabi_fmul>
 8007dd0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dd4:	4607      	mov	r7, r0
 8007dd6:	e748      	b.n	8007c6a <__kernel_rem_pio2f+0x246>
 8007dd8:	f853 0b04 	ldr.w	r0, [r3], #4
 8007ddc:	f85b 1b04 	ldr.w	r1, [fp], #4
 8007de0:	9203      	str	r2, [sp, #12]
 8007de2:	9302      	str	r3, [sp, #8]
 8007de4:	f7f8 fac0 	bl	8000368 <__aeabi_fmul>
 8007de8:	4601      	mov	r1, r0
 8007dea:	4640      	mov	r0, r8
 8007dec:	f7f8 f9b4 	bl	8000158 <__addsf3>
 8007df0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007df4:	4680      	mov	r8, r0
 8007df6:	f10a 0a01 	add.w	sl, sl, #1
 8007dfa:	9901      	ldr	r1, [sp, #4]
 8007dfc:	458a      	cmp	sl, r1
 8007dfe:	dc01      	bgt.n	8007e04 <__kernel_rem_pio2f+0x3e0>
 8007e00:	45ca      	cmp	sl, r9
 8007e02:	dde9      	ble.n	8007dd8 <__kernel_rem_pio2f+0x3b4>
 8007e04:	ab5a      	add	r3, sp, #360	@ 0x168
 8007e06:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8007e0a:	f849 8ca0 	str.w	r8, [r9, #-160]
 8007e0e:	3f01      	subs	r7, #1
 8007e10:	e731      	b.n	8007c76 <__kernel_rem_pio2f+0x252>
 8007e12:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	dc07      	bgt.n	8007e28 <__kernel_rem_pio2f+0x404>
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	dc4e      	bgt.n	8007eba <__kernel_rem_pio2f+0x496>
 8007e1c:	d02e      	beq.n	8007e7c <__kernel_rem_pio2f+0x458>
 8007e1e:	f006 0007 	and.w	r0, r6, #7
 8007e22:	b05b      	add	sp, #364	@ 0x16c
 8007e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e28:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d1f7      	bne.n	8007e1e <__kernel_rem_pio2f+0x3fa>
 8007e2e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8007e32:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8007e36:	46b8      	mov	r8, r7
 8007e38:	46a2      	mov	sl, r4
 8007e3a:	f1ba 0f00 	cmp.w	sl, #0
 8007e3e:	dc49      	bgt.n	8007ed4 <__kernel_rem_pio2f+0x4b0>
 8007e40:	46a1      	mov	r9, r4
 8007e42:	f1b9 0f01 	cmp.w	r9, #1
 8007e46:	dc60      	bgt.n	8007f0a <__kernel_rem_pio2f+0x4e6>
 8007e48:	2000      	movs	r0, #0
 8007e4a:	2c01      	cmp	r4, #1
 8007e4c:	dc76      	bgt.n	8007f3c <__kernel_rem_pio2f+0x518>
 8007e4e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8007e50:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8007e52:	2d00      	cmp	r5, #0
 8007e54:	d178      	bne.n	8007f48 <__kernel_rem_pio2f+0x524>
 8007e56:	9900      	ldr	r1, [sp, #0]
 8007e58:	600a      	str	r2, [r1, #0]
 8007e5a:	460a      	mov	r2, r1
 8007e5c:	604b      	str	r3, [r1, #4]
 8007e5e:	6090      	str	r0, [r2, #8]
 8007e60:	e7dd      	b.n	8007e1e <__kernel_rem_pio2f+0x3fa>
 8007e62:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8007e66:	f7f8 f977 	bl	8000158 <__addsf3>
 8007e6a:	3c01      	subs	r4, #1
 8007e6c:	2c00      	cmp	r4, #0
 8007e6e:	daf8      	bge.n	8007e62 <__kernel_rem_pio2f+0x43e>
 8007e70:	b10d      	cbz	r5, 8007e76 <__kernel_rem_pio2f+0x452>
 8007e72:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007e76:	9b00      	ldr	r3, [sp, #0]
 8007e78:	6018      	str	r0, [r3, #0]
 8007e7a:	e7d0      	b.n	8007e1e <__kernel_rem_pio2f+0x3fa>
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	af32      	add	r7, sp, #200	@ 0xc8
 8007e80:	e7f4      	b.n	8007e6c <__kernel_rem_pio2f+0x448>
 8007e82:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8007e86:	f7f8 f967 	bl	8000158 <__addsf3>
 8007e8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e8e:	f1b8 0f00 	cmp.w	r8, #0
 8007e92:	daf6      	bge.n	8007e82 <__kernel_rem_pio2f+0x45e>
 8007e94:	b1ad      	cbz	r5, 8007ec2 <__kernel_rem_pio2f+0x49e>
 8007e96:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8007e9a:	9a00      	ldr	r2, [sp, #0]
 8007e9c:	4601      	mov	r1, r0
 8007e9e:	6013      	str	r3, [r2, #0]
 8007ea0:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8007ea2:	f7f8 f957 	bl	8000154 <__aeabi_fsub>
 8007ea6:	f04f 0801 	mov.w	r8, #1
 8007eaa:	4544      	cmp	r4, r8
 8007eac:	da0b      	bge.n	8007ec6 <__kernel_rem_pio2f+0x4a2>
 8007eae:	b10d      	cbz	r5, 8007eb4 <__kernel_rem_pio2f+0x490>
 8007eb0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007eb4:	9b00      	ldr	r3, [sp, #0]
 8007eb6:	6058      	str	r0, [r3, #4]
 8007eb8:	e7b1      	b.n	8007e1e <__kernel_rem_pio2f+0x3fa>
 8007eba:	46a0      	mov	r8, r4
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	af32      	add	r7, sp, #200	@ 0xc8
 8007ec0:	e7e5      	b.n	8007e8e <__kernel_rem_pio2f+0x46a>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	e7e9      	b.n	8007e9a <__kernel_rem_pio2f+0x476>
 8007ec6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8007eca:	f7f8 f945 	bl	8000158 <__addsf3>
 8007ece:	f108 0801 	add.w	r8, r8, #1
 8007ed2:	e7ea      	b.n	8007eaa <__kernel_rem_pio2f+0x486>
 8007ed4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ed8:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007edc:	4619      	mov	r1, r3
 8007ede:	4610      	mov	r0, r2
 8007ee0:	9302      	str	r3, [sp, #8]
 8007ee2:	9201      	str	r2, [sp, #4]
 8007ee4:	f7f8 f938 	bl	8000158 <__addsf3>
 8007ee8:	9a01      	ldr	r2, [sp, #4]
 8007eea:	4601      	mov	r1, r0
 8007eec:	4681      	mov	r9, r0
 8007eee:	4610      	mov	r0, r2
 8007ef0:	f7f8 f930 	bl	8000154 <__aeabi_fsub>
 8007ef4:	9b02      	ldr	r3, [sp, #8]
 8007ef6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007efa:	4619      	mov	r1, r3
 8007efc:	f7f8 f92c 	bl	8000158 <__addsf3>
 8007f00:	f848 0904 	str.w	r0, [r8], #-4
 8007f04:	f8c8 9000 	str.w	r9, [r8]
 8007f08:	e797      	b.n	8007e3a <__kernel_rem_pio2f+0x416>
 8007f0a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8007f0e:	f8d7 a000 	ldr.w	sl, [r7]
 8007f12:	4618      	mov	r0, r3
 8007f14:	4651      	mov	r1, sl
 8007f16:	9301      	str	r3, [sp, #4]
 8007f18:	f7f8 f91e 	bl	8000158 <__addsf3>
 8007f1c:	9b01      	ldr	r3, [sp, #4]
 8007f1e:	4601      	mov	r1, r0
 8007f20:	4680      	mov	r8, r0
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7f8 f916 	bl	8000154 <__aeabi_fsub>
 8007f28:	4651      	mov	r1, sl
 8007f2a:	f7f8 f915 	bl	8000158 <__addsf3>
 8007f2e:	f847 0904 	str.w	r0, [r7], #-4
 8007f32:	f109 39ff 	add.w	r9, r9, #4294967295
 8007f36:	f8c7 8000 	str.w	r8, [r7]
 8007f3a:	e782      	b.n	8007e42 <__kernel_rem_pio2f+0x41e>
 8007f3c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8007f40:	f7f8 f90a 	bl	8000158 <__addsf3>
 8007f44:	3c01      	subs	r4, #1
 8007f46:	e780      	b.n	8007e4a <__kernel_rem_pio2f+0x426>
 8007f48:	9900      	ldr	r1, [sp, #0]
 8007f4a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8007f4e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007f52:	600a      	str	r2, [r1, #0]
 8007f54:	604b      	str	r3, [r1, #4]
 8007f56:	460a      	mov	r2, r1
 8007f58:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007f5c:	e77f      	b.n	8007e5e <__kernel_rem_pio2f+0x43a>
 8007f5e:	bf00      	nop

08007f60 <scalbnf>:
 8007f60:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	4603      	mov	r3, r0
 8007f68:	460d      	mov	r5, r1
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	d02e      	beq.n	8007fcc <scalbnf+0x6c>
 8007f6e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007f72:	d304      	bcc.n	8007f7e <scalbnf+0x1e>
 8007f74:	4601      	mov	r1, r0
 8007f76:	f7f8 f8ef 	bl	8000158 <__addsf3>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	e026      	b.n	8007fcc <scalbnf+0x6c>
 8007f7e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8007f82:	d118      	bne.n	8007fb6 <scalbnf+0x56>
 8007f84:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8007f88:	f7f8 f9ee 	bl	8000368 <__aeabi_fmul>
 8007f8c:	4a17      	ldr	r2, [pc, #92]	@ (8007fec <scalbnf+0x8c>)
 8007f8e:	4603      	mov	r3, r0
 8007f90:	4295      	cmp	r5, r2
 8007f92:	db0c      	blt.n	8007fae <scalbnf+0x4e>
 8007f94:	4604      	mov	r4, r0
 8007f96:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8007f9a:	3a19      	subs	r2, #25
 8007f9c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007fa0:	428d      	cmp	r5, r1
 8007fa2:	dd0a      	ble.n	8007fba <scalbnf+0x5a>
 8007fa4:	4912      	ldr	r1, [pc, #72]	@ (8007ff0 <scalbnf+0x90>)
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f361 001e 	bfi	r0, r1, #0, #31
 8007fac:	e000      	b.n	8007fb0 <scalbnf+0x50>
 8007fae:	4911      	ldr	r1, [pc, #68]	@ (8007ff4 <scalbnf+0x94>)
 8007fb0:	f7f8 f9da 	bl	8000368 <__aeabi_fmul>
 8007fb4:	e7e1      	b.n	8007f7a <scalbnf+0x1a>
 8007fb6:	0dd2      	lsrs	r2, r2, #23
 8007fb8:	e7f0      	b.n	8007f9c <scalbnf+0x3c>
 8007fba:	1951      	adds	r1, r2, r5
 8007fbc:	29fe      	cmp	r1, #254	@ 0xfe
 8007fbe:	dcf1      	bgt.n	8007fa4 <scalbnf+0x44>
 8007fc0:	2900      	cmp	r1, #0
 8007fc2:	dd05      	ble.n	8007fd0 <scalbnf+0x70>
 8007fc4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8007fc8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8007fcc:	4618      	mov	r0, r3
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	f111 0f16 	cmn.w	r1, #22
 8007fd4:	da01      	bge.n	8007fda <scalbnf+0x7a>
 8007fd6:	4907      	ldr	r1, [pc, #28]	@ (8007ff4 <scalbnf+0x94>)
 8007fd8:	e7e5      	b.n	8007fa6 <scalbnf+0x46>
 8007fda:	f101 0019 	add.w	r0, r1, #25
 8007fde:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8007fe2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8007fe6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8007fea:	e7e1      	b.n	8007fb0 <scalbnf+0x50>
 8007fec:	ffff3cb0 	.word	0xffff3cb0
 8007ff0:	7149f2ca 	.word	0x7149f2ca
 8007ff4:	0da24260 	.word	0x0da24260

08007ff8 <floorf>:
 8007ff8:	b570      	push	{r4, r5, r6, lr}
 8007ffa:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8007ffe:	3d7f      	subs	r5, #127	@ 0x7f
 8008000:	2d16      	cmp	r5, #22
 8008002:	4601      	mov	r1, r0
 8008004:	4604      	mov	r4, r0
 8008006:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800800a:	dc26      	bgt.n	800805a <floorf+0x62>
 800800c:	2d00      	cmp	r5, #0
 800800e:	da0f      	bge.n	8008030 <floorf+0x38>
 8008010:	4917      	ldr	r1, [pc, #92]	@ (8008070 <floorf+0x78>)
 8008012:	f7f8 f8a1 	bl	8000158 <__addsf3>
 8008016:	2100      	movs	r1, #0
 8008018:	f7f8 fb62 	bl	80006e0 <__aeabi_fcmpgt>
 800801c:	b130      	cbz	r0, 800802c <floorf+0x34>
 800801e:	2c00      	cmp	r4, #0
 8008020:	da23      	bge.n	800806a <floorf+0x72>
 8008022:	2e00      	cmp	r6, #0
 8008024:	4c13      	ldr	r4, [pc, #76]	@ (8008074 <floorf+0x7c>)
 8008026:	bf08      	it	eq
 8008028:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800802c:	4621      	mov	r1, r4
 800802e:	e01a      	b.n	8008066 <floorf+0x6e>
 8008030:	4e11      	ldr	r6, [pc, #68]	@ (8008078 <floorf+0x80>)
 8008032:	412e      	asrs	r6, r5
 8008034:	4230      	tst	r0, r6
 8008036:	d016      	beq.n	8008066 <floorf+0x6e>
 8008038:	490d      	ldr	r1, [pc, #52]	@ (8008070 <floorf+0x78>)
 800803a:	f7f8 f88d 	bl	8000158 <__addsf3>
 800803e:	2100      	movs	r1, #0
 8008040:	f7f8 fb4e 	bl	80006e0 <__aeabi_fcmpgt>
 8008044:	2800      	cmp	r0, #0
 8008046:	d0f1      	beq.n	800802c <floorf+0x34>
 8008048:	2c00      	cmp	r4, #0
 800804a:	bfbe      	ittt	lt
 800804c:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8008050:	412b      	asrlt	r3, r5
 8008052:	18e4      	addlt	r4, r4, r3
 8008054:	ea24 0406 	bic.w	r4, r4, r6
 8008058:	e7e8      	b.n	800802c <floorf+0x34>
 800805a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800805e:	d302      	bcc.n	8008066 <floorf+0x6e>
 8008060:	f7f8 f87a 	bl	8000158 <__addsf3>
 8008064:	4601      	mov	r1, r0
 8008066:	4608      	mov	r0, r1
 8008068:	bd70      	pop	{r4, r5, r6, pc}
 800806a:	2400      	movs	r4, #0
 800806c:	e7de      	b.n	800802c <floorf+0x34>
 800806e:	bf00      	nop
 8008070:	7149f2ca 	.word	0x7149f2ca
 8008074:	bf800000 	.word	0xbf800000
 8008078:	007fffff 	.word	0x007fffff

0800807c <_init>:
 800807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807e:	bf00      	nop
 8008080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008082:	bc08      	pop	{r3}
 8008084:	469e      	mov	lr, r3
 8008086:	4770      	bx	lr

08008088 <_fini>:
 8008088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800808a:	bf00      	nop
 800808c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800808e:	bc08      	pop	{r3}
 8008090:	469e      	mov	lr, r3
 8008092:	4770      	bx	lr
