

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_219_18'
================================================================
* Date:           Thu May  2 23:57:44 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_219_18  |       17|       17|         2|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|    140|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln219_fu_156_p2   |         +|   0|  0|  14|           6|           2|
    |arr_7_I_d0            |         +|   0|  0|  37|          30|          30|
    |arr_7_Q_d0            |         +|   0|  0|  37|          30|          30|
    |icmp_ln219_fu_132_p2  |      icmp|   0|  0|  14|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 104|          73|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    6|         12|
    |i_fu_42                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_42                  |  6|   0|    6|          0|
    |zext_ln219_reg_207       |  5|   0|   64|         59|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   73|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_219_18|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_219_18|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_219_18|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_219_18|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_219_18|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_219_18|  return value|
|arr_6_I_address0    |  out|    5|   ap_memory|                              arr_6_I|         array|
|arr_6_I_ce0         |  out|    1|   ap_memory|                              arr_6_I|         array|
|arr_6_I_q0          |   in|   29|   ap_memory|                              arr_6_I|         array|
|arr_6_I_1_address0  |  out|    5|   ap_memory|                            arr_6_I_1|         array|
|arr_6_I_1_ce0       |  out|    1|   ap_memory|                            arr_6_I_1|         array|
|arr_6_I_1_q0        |   in|   29|   ap_memory|                            arr_6_I_1|         array|
|arr_7_I_address0    |  out|    5|   ap_memory|                              arr_7_I|         array|
|arr_7_I_ce0         |  out|    1|   ap_memory|                              arr_7_I|         array|
|arr_7_I_we0         |  out|    1|   ap_memory|                              arr_7_I|         array|
|arr_7_I_d0          |  out|   30|   ap_memory|                              arr_7_I|         array|
|arr_6_Q_address0    |  out|    5|   ap_memory|                              arr_6_Q|         array|
|arr_6_Q_ce0         |  out|    1|   ap_memory|                              arr_6_Q|         array|
|arr_6_Q_q0          |   in|   29|   ap_memory|                              arr_6_Q|         array|
|arr_6_Q_1_address0  |  out|    5|   ap_memory|                            arr_6_Q_1|         array|
|arr_6_Q_1_ce0       |  out|    1|   ap_memory|                            arr_6_Q_1|         array|
|arr_6_Q_1_q0        |   in|   29|   ap_memory|                            arr_6_Q_1|         array|
|arr_7_Q_address0    |  out|    5|   ap_memory|                              arr_7_Q|         array|
|arr_7_Q_ce0         |  out|    1|   ap_memory|                              arr_7_Q|         array|
|arr_7_Q_we0         |  out|    1|   ap_memory|                              arr_7_Q|         array|
|arr_7_Q_d0          |  out|   30|   ap_memory|                              arr_7_Q|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body657"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_7 = load i6 %i" [receiver.cpp:219]   --->   Operation 8 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%icmp_ln219 = icmp_ult  i6 %i_7, i6 34" [receiver.cpp:219]   --->   Operation 10 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %_ZN13ap_fixed_baseILi31ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i1205.exitStub, void %for.body657.split" [receiver.cpp:219]   --->   Operation 11 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_7, i32 1, i32 5" [receiver.cpp:219]   --->   Operation 12 'partselect' 'lshr_ln' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i5 %lshr_ln" [receiver.cpp:219]   --->   Operation 13 'zext' 'zext_ln219' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_6_I_addr = getelementptr i29 %arr_6_I, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 14 'getelementptr' 'arr_6_I_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%arr_6_I_load = load i5 %arr_6_I_addr" [receiver.cpp:220]   --->   Operation 15 'load' 'arr_6_I_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_6_I_1_addr = getelementptr i29 %arr_6_I_1, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 16 'getelementptr' 'arr_6_I_1_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%arr_6_I_1_load = load i5 %arr_6_I_1_addr" [receiver.cpp:220]   --->   Operation 17 'load' 'arr_6_I_1_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_6_Q_addr = getelementptr i29 %arr_6_Q, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 18 'getelementptr' 'arr_6_Q_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%arr_6_Q_load = load i5 %arr_6_Q_addr" [receiver.cpp:221]   --->   Operation 19 'load' 'arr_6_Q_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_6_Q_1_addr = getelementptr i29 %arr_6_Q_1, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 20 'getelementptr' 'arr_6_Q_1_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%arr_6_Q_1_load = load i5 %arr_6_Q_1_addr" [receiver.cpp:221]   --->   Operation 21 'load' 'arr_6_Q_1_load' <Predicate = (icmp_ln219)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln219 = add i6 %i_7, i6 2" [receiver.cpp:219]   --->   Operation 22 'add' 'add_ln219' <Predicate = (icmp_ln219)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln219 = store i6 %add_ln219, i6 %i" [receiver.cpp:219]   --->   Operation 23 'store' 'store_ln219' <Predicate = (icmp_ln219)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln219 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [receiver.cpp:219]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [receiver.cpp:219]   --->   Operation 25 'specloopname' 'specloopname_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%arr_6_I_load = load i5 %arr_6_I_addr" [receiver.cpp:220]   --->   Operation 26 'load' 'arr_6_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i29 %arr_6_I_load" [receiver.cpp:220]   --->   Operation 27 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%arr_6_I_1_load = load i5 %arr_6_I_1_addr" [receiver.cpp:220]   --->   Operation 28 'load' 'arr_6_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i29 %arr_6_I_1_load" [receiver.cpp:220]   --->   Operation 29 'sext' 'sext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.46ns)   --->   "%add_ln220 = add i30 %sext_ln220_1, i30 %sext_ln220" [receiver.cpp:220]   --->   Operation 30 'add' 'add_ln220' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%arr_7_I_addr_1 = getelementptr i30 %arr_7_I, i64 0, i64 %zext_ln219" [receiver.cpp:220]   --->   Operation 31 'getelementptr' 'arr_7_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln220 = store i30 %add_ln220, i5 %arr_7_I_addr_1" [receiver.cpp:220]   --->   Operation 32 'store' 'store_ln220' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%arr_6_Q_load = load i5 %arr_6_Q_addr" [receiver.cpp:221]   --->   Operation 33 'load' 'arr_6_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i29 %arr_6_Q_load" [receiver.cpp:221]   --->   Operation 34 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%arr_6_Q_1_load = load i5 %arr_6_Q_1_addr" [receiver.cpp:221]   --->   Operation 35 'load' 'arr_6_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln221_1 = sext i29 %arr_6_Q_1_load" [receiver.cpp:221]   --->   Operation 36 'sext' 'sext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.46ns)   --->   "%add_ln221 = add i30 %sext_ln221_1, i30 %sext_ln221" [receiver.cpp:221]   --->   Operation 37 'add' 'add_ln221' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_7_Q_addr_1 = getelementptr i30 %arr_7_Q, i64 0, i64 %zext_ln219" [receiver.cpp:221]   --->   Operation 38 'getelementptr' 'arr_7_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln221 = store i30 %add_ln221, i5 %arr_7_Q_addr_1" [receiver.cpp:221]   --->   Operation 39 'store' 'store_ln221' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.body657" [receiver.cpp:219]   --->   Operation 40 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_6_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_7_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_6_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_6_Q_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_7_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_7                     (load             ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln219              (icmp             ) [ 010]
br_ln219                (br               ) [ 000]
lshr_ln                 (partselect       ) [ 000]
zext_ln219              (zext             ) [ 011]
arr_6_I_addr            (getelementptr    ) [ 011]
arr_6_I_1_addr          (getelementptr    ) [ 011]
arr_6_Q_addr            (getelementptr    ) [ 011]
arr_6_Q_1_addr          (getelementptr    ) [ 011]
add_ln219               (add              ) [ 000]
store_ln219             (store            ) [ 000]
speclooptripcount_ln219 (speclooptripcount) [ 000]
specloopname_ln219      (specloopname     ) [ 000]
arr_6_I_load            (load             ) [ 000]
sext_ln220              (sext             ) [ 000]
arr_6_I_1_load          (load             ) [ 000]
sext_ln220_1            (sext             ) [ 000]
add_ln220               (add              ) [ 000]
arr_7_I_addr_1          (getelementptr    ) [ 000]
store_ln220             (store            ) [ 000]
arr_6_Q_load            (load             ) [ 000]
sext_ln221              (sext             ) [ 000]
arr_6_Q_1_load          (load             ) [ 000]
sext_ln221_1            (sext             ) [ 000]
add_ln221               (add              ) [ 000]
arr_7_Q_addr_1          (getelementptr    ) [ 000]
store_ln221             (store            ) [ 000]
br_ln219                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_6_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_6_I_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_7_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_6_Q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_6_Q_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_Q_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_7_Q">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="arr_6_I_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="29" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_I_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="arr_6_I_1_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="29" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_I_1_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_I_1_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arr_6_Q_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="29" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_Q_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="arr_6_Q_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="29" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_6_Q_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_Q_1_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_7_I_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="30" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="1"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_I_addr_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln220_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="30" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="arr_7_Q_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="30" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="1"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_Q_addr_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln221_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="30" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_7_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln219_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="lshr_ln_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln219_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln219_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln219_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln220_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="29" slack="0"/>
<pin id="169" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln220_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="0"/>
<pin id="173" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln220_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="29" slack="0"/>
<pin id="177" dir="0" index="1" bw="29" slack="0"/>
<pin id="178" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln221_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="29" slack="0"/>
<pin id="184" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln221_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="29" slack="0"/>
<pin id="188" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln221_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="29" slack="0"/>
<pin id="192" dir="0" index="1" bw="29" slack="0"/>
<pin id="193" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="207" class="1005" name="zext_ln219_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln219 "/>
</bind>
</comp>

<comp id="213" class="1005" name="arr_6_I_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_I_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="arr_6_I_1_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_I_1_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="arr_6_Q_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_Q_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="arr_6_Q_1_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_6_Q_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="160"><net_src comp="129" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="53" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="66" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="185"><net_src comp="79" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="92" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="200"><net_src comp="42" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="210"><net_src comp="148" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="216"><net_src comp="46" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="221"><net_src comp="59" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="226"><net_src comp="72" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="231"><net_src comp="85" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_7_I | {2 }
	Port: arr_7_Q | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_219_18 : arr_6_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_18 : arr_6_I_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_18 : arr_6_Q | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_219_18 : arr_6_Q_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln219 : 2
		br_ln219 : 3
		lshr_ln : 2
		zext_ln219 : 3
		arr_6_I_addr : 4
		arr_6_I_load : 5
		arr_6_I_1_addr : 4
		arr_6_I_1_load : 5
		arr_6_Q_addr : 4
		arr_6_Q_load : 5
		arr_6_Q_1_addr : 4
		arr_6_Q_1_load : 5
		add_ln219 : 2
		store_ln219 : 3
	State 2
		sext_ln220 : 1
		sext_ln220_1 : 1
		add_ln220 : 2
		store_ln220 : 3
		sext_ln221 : 1
		sext_ln221_1 : 1
		add_ln221 : 2
		store_ln221 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln219_fu_156  |    0    |    14   |
|    add   |   add_ln220_fu_175  |    0    |    36   |
|          |   add_ln221_fu_190  |    0    |    36   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln219_fu_132  |    0    |    14   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_138   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln219_fu_148  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln220_fu_167  |    0    |    0    |
|   sext   | sext_ln220_1_fu_171 |    0    |    0    |
|          |  sext_ln221_fu_182  |    0    |    0    |
|          | sext_ln221_1_fu_186 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   100   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|arr_6_I_1_addr_reg_218|    5   |
| arr_6_I_addr_reg_213 |    5   |
|arr_6_Q_1_addr_reg_228|    5   |
| arr_6_Q_addr_reg_223 |    5   |
|       i_reg_197      |    6   |
|  zext_ln219_reg_207  |   64   |
+----------------------+--------+
|         Total        |   90   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_92 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   90   |   136  |
+-----------+--------+--------+--------+
