INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/demo/project_work/project_work.sim/sim_1/synth/func/xsim/axis_fifo_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-311] analyzing module bram_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_1/new/stable_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_tb
