module reg_memory_writeback (
    input         rd_wrenM,
    input  [1:0]  wb_selM,
    input  [4:0]  rd_addrM,
    input  [12:0] pc4M,
    input  [31:0] alu_dataM, ld_dataM,

    input         clk, aclr,

    output        rd_wrenW,
    output [1:0]  wb_selW,
    output [4:0]  rd_addrW,
    output [12:0] pc4W,
    output [31:0] alu_dataW, ld_dataW
);

    logic [84:0] memory_wire, writeback_wire;

    assign memory_wire    = {wb_selM, rd_wrenM, alu_dataM, ld_dataM, rd_addrM, pc4M};
    assign writeback_wire = {wb_selW, rd_wrenW, alu_dataW, ld_dataW, rd_addrW, pc4W};

    always_ff @ (posedge clk, negedge aclr)
    if (!aclr) writeback_wire = 85'b0;
    else       writeback_wire = memory_wire;

endmodule