Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:17:40 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem/post_route_timing.rpt
| Design       : or1200_reg2mem
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[0]                        memdata[27]                    inf           
addr[0]                        memdata[28]                    inf           
addr[0]                        memdata[24]                    inf           
addr[0]                        memdata[31]                    inf           
addr[1]                        memdata[26]                    inf           
addr[1]                        memdata[25]                    inf           
addr[0]                        memdata[30]                    inf           
addr[0]                        memdata[29]                    inf           
addr[1]                        memdata[8]                     inf           
addr[1]                        memdata[15]                    inf           
lsu_op[1]                      memdata[21]                    inf           
lsu_op[1]                      memdata[20]                    inf           
addr[1]                        memdata[12]                    inf           
lsu_op[1]                      memdata[18]                    inf           
lsu_op[1]                      memdata[17]                    inf           
addr[1]                        memdata[11]                    inf           
addr[1]                        memdata[14]                    inf           
addr[1]                        memdata[13]                    inf           
lsu_op[1]                      memdata[23]                    inf           
lsu_op[1]                      memdata[22]                    inf           
addr[1]                        memdata[9]                     inf           
lsu_op[1]                      memdata[19]                    inf           
addr[1]                        memdata[10]                    inf           
lsu_op[1]                      memdata[16]                    inf           
regdata[0]                     memdata[0]                     inf           
regdata[1]                     memdata[1]                     inf           
regdata[2]                     memdata[2]                     inf           
regdata[3]                     memdata[3]                     inf           
regdata[4]                     memdata[4]                     inf           
regdata[5]                     memdata[5]                     inf           
regdata[6]                     memdata[6]                     inf           
regdata[7]                     memdata[7]                     inf           



