$date
	Sun Oct 23 05:27:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#761018
b1010 &
b1010 %
1$
b1010 !
1"
#761019
0"
#761022
b101 &
b101 %
#761026
b10000 &
b10000 %
#761030
b1000 &
b1000 %
#761034
b100 &
b100 %
#761038
b10 &
b10 %
#761042
b1 &
b1 %
1#
#761046
b0 &
0#
b0 %
0$
#1783585
b110 !
1"
#1783586
b110 &
b110 %
1$
#1783587
0"
#1783590
b11 &
b11 %
#1783594
b1010 &
b1010 %
#1783598
b101 &
b101 %
#1783602
b10000 &
b10000 %
#1783606
b1000 &
b1000 %
#1783610
b100 &
b100 %
#1783614
b10 &
b10 %
#1783618
b1 &
b1 %
1#
#1783622
b0 &
0#
b0 %
0$
#2728815
b10001 !
1"
#2728818
b10001 &
b10001 %
1$
#2728819
0"
#2728822
b110100 &
b110100 %
#2728826
b11010 &
b11010 %
#2728830
b1101 &
b1101 %
#2728834
b101000 &
b101000 %
#2728838
b10100 &
b10100 %
#2728842
b1010 &
b1010 %
#2728846
b101 &
b101 %
#2728850
b10000 &
b10000 %
#2728854
b1000 &
b1000 %
#2728858
b100 &
b100 %
#2728862
b10 &
b10 %
#2728866
b1 &
b1 %
1#
#2728870
b0 &
0#
b0 %
0$
#4500012
