--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;

 1328 paths analyzed, 236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.758ns.
--------------------------------------------------------------------------------

Paths for end point pcms[0].pcm/pcm_out_reg (OLOGIC_X23Y61.D1), 94 paths
--------------------------------------------------------------------------------
Slack (setup path):     993.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 4)
  Clock Path Skew:      0.457ns (0.838 - 0.381)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_6 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.408   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_6
    SLICE_X25Y59.D3      net (fanout=3)        0.489   pcms[0].pcm/pulse_width_reg<6>
    SLICE_X25Y59.D       Tilo                  0.259   N26
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X25Y59.C1      net (fanout=2)        0.821   N26
    SLICE_X25Y59.C       Tilo                  0.259   N26
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y61.A2      net (fanout=1)        0.804   pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y61.AMUX    Topaa                 0.389   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi4
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X27Y60.A4      net (fanout=1)        0.462   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X27Y60.A       Tilo                  0.259   pcms[0].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y61.D1     net (fanout=1)        2.227   pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (2.377ns logic, 4.803ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 4)
  Clock Path Skew:      0.457ns (0.838 - 0.381)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_6 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.408   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_6
    SLICE_X25Y59.D3      net (fanout=3)        0.489   pcms[0].pcm/pulse_width_reg<6>
    SLICE_X25Y59.D       Tilo                  0.259   N26
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X25Y59.C1      net (fanout=2)        0.821   N26
    SLICE_X25Y59.C       Tilo                  0.259   N26
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y61.A2      net (fanout=1)        0.804   pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y61.AMUX    Topaa                 0.377   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X27Y60.A4      net (fanout=1)        0.462   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X27Y60.A       Tilo                  0.259   pcms[0].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y61.D1     net (fanout=1)        2.227   pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (2.365ns logic, 4.803ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.099ns (Levels of Logic = 4)
  Clock Path Skew:      0.457ns (0.838 - 0.381)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_7 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.BQ      Tcko                  0.408   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_7
    SLICE_X25Y59.D4      net (fanout=3)        0.408   pcms[0].pcm/pulse_width_reg<7>
    SLICE_X25Y59.D       Tilo                  0.259   N26
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X25Y59.C1      net (fanout=2)        0.821   N26
    SLICE_X25Y59.C       Tilo                  0.259   N26
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y61.A2      net (fanout=1)        0.804   pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X26Y61.AMUX    Topaa                 0.389   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi4
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X27Y60.A4      net (fanout=1)        0.462   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X27Y60.A       Tilo                  0.259   pcms[0].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y61.D1     net (fanout=1)        2.227   pcms[0].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (2.377ns logic, 4.722ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point pcms[1].pcm/pcm_out_reg (OLOGIC_X23Y60.D1), 94 paths
--------------------------------------------------------------------------------
Slack (setup path):     994.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_3 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.397ns (Levels of Logic = 3)
  Clock Path Skew:      0.488ns (0.838 - 0.350)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_3 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y54.BQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<5>
                                                       pcms[1].pcm/pulse_width_reg_3
    SLICE_X35Y54.A2      net (fanout=6)        1.005   pcms[1].pcm/pulse_width_reg<3>
    SLICE_X35Y54.A       Tilo                  0.259   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<6>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X36Y55.A4      net (fanout=1)        0.585   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X36Y55.AMUX    Topaa                 0.382   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y55.A1      net (fanout=1)        0.649   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y55.A       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y60.D1     net (fanout=1)        2.064   pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.397ns (2.094ns logic, 4.303ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_3 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 3)
  Clock Path Skew:      0.488ns (0.838 - 0.350)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_3 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y54.BQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<5>
                                                       pcms[1].pcm/pulse_width_reg_3
    SLICE_X34Y54.B1      net (fanout=6)        1.033   pcms[1].pcm/pulse_width_reg<3>
    SLICE_X34Y54.B       Tilo                  0.203   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<8>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<8>1
    SLICE_X36Y55.A2      net (fanout=1)        0.610   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<8>
    SLICE_X36Y55.AMUX    Topaa                 0.382   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y55.A1      net (fanout=1)        0.649   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y55.A       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y60.D1     net (fanout=1)        2.064   pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (2.038ns logic, 4.356ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 4)
  Clock Path Skew:      0.488ns (0.838 - 0.350)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_7 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.BQ      Tcko                  0.408   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pulse_width_reg_7
    SLICE_X35Y54.B4      net (fanout=3)        0.525   pcms[1].pcm/pulse_width_reg<7>
    SLICE_X35Y54.B       Tilo                  0.259   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<6>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X35Y54.A5      net (fanout=2)        0.192   N18
    SLICE_X35Y54.A       Tilo                  0.259   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<6>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X36Y55.A4      net (fanout=1)        0.585   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X36Y55.AMUX    Topaa                 0.382   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y55.A1      net (fanout=1)        0.649   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y55.A       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y60.D1     net (fanout=1)        2.064   pcms[1].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (2.370ns logic, 4.015ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point pcms[2].pcm/pcm_out_reg (OLOGIC_X23Y53.D1), 94 paths
--------------------------------------------------------------------------------
Slack (setup path):     994.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[2].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[2].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 4)
  Clock Path Skew:      0.482ns (0.746 - 0.264)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[2].pcm/pulse_width_reg_6 to pcms[2].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.408   pcms[2].pcm/pulse_width_reg<9>
                                                       pcms[2].pcm/pulse_width_reg_6
    SLICE_X33Y50.D4      net (fanout=3)        0.848   pcms[2].pcm/pulse_width_reg<6>
    SLICE_X33Y50.D       Tilo                  0.259   N10
                                                       pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X33Y50.C6      net (fanout=2)        0.124   N10
    SLICE_X33Y50.C       Tilo                  0.259   N10
                                                       pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X34Y50.A2      net (fanout=1)        0.615   pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X34Y50.AMUX    Topaa                 0.389   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi4
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y50.A4      net (fanout=1)        0.301   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y50.A       Tilo                  0.259   pcms[2].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y53.D1     net (fanout=1)        1.737   pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y53.CLK0   Todck                 0.803   pcms[2].pcm/pcm_out_reg
                                                       pcms[2].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (2.377ns logic, 3.625ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[2].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[2].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.990ns (Levels of Logic = 4)
  Clock Path Skew:      0.482ns (0.746 - 0.264)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[2].pcm/pulse_width_reg_6 to pcms[2].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.408   pcms[2].pcm/pulse_width_reg<9>
                                                       pcms[2].pcm/pulse_width_reg_6
    SLICE_X33Y50.D4      net (fanout=3)        0.848   pcms[2].pcm/pulse_width_reg<6>
    SLICE_X33Y50.D       Tilo                  0.259   N10
                                                       pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X33Y50.C6      net (fanout=2)        0.124   N10
    SLICE_X33Y50.C       Tilo                  0.259   N10
                                                       pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X34Y50.A2      net (fanout=1)        0.615   pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X34Y50.AMUX    Topaa                 0.377   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y50.A4      net (fanout=1)        0.301   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y50.A       Tilo                  0.259   pcms[2].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y53.D1     net (fanout=1)        1.737   pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y53.CLK0   Todck                 0.803   pcms[2].pcm/pcm_out_reg
                                                       pcms[2].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.990ns (2.365ns logic, 3.625ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[2].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[2].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.975ns (Levels of Logic = 4)
  Clock Path Skew:      0.482ns (0.746 - 0.264)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[2].pcm/pulse_width_reg_6 to pcms[2].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y50.AQ      Tcko                  0.408   pcms[2].pcm/pulse_width_reg<9>
                                                       pcms[2].pcm/pulse_width_reg_6
    SLICE_X33Y50.A1      net (fanout=3)        1.048   pcms[2].pcm/pulse_width_reg<6>
    SLICE_X33Y50.A       Tilo                  0.259   N10
                                                       pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<6>1
    SLICE_X34Y49.D3      net (fanout=1)        0.671   pcms[2].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<6>
    SLICE_X34Y49.COUT    Topcyd                0.274   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X34Y50.CIN     net (fanout=1)        0.003   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X34Y50.AMUX    Tcina                 0.212   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y50.A4      net (fanout=1)        0.301   pcms[2].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X35Y50.A       Tilo                  0.259   pcms[2].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y53.D1     net (fanout=1)        1.737   pcms[2].pcm/pcm_count[11]_pcm_count[11]_AND_32_o
    OLOGIC_X23Y53.CLK0   Todck                 0.803   pcms[2].pcm/pcm_out_reg
                                                       pcms[2].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.975ns (2.215ns logic, 3.760ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pcms[2].pcm/pcm_count_11 (SLICE_X36Y52.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[2].pcm/pcm_count_11 (FF)
  Destination:          pcms[2].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[2].pcm/pcm_count_11 to pcms[2].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y52.DQ      Tcko                  0.200   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count_11
    SLICE_X36Y52.D6      net (fanout=3)        0.022   pcms[2].pcm/pcm_count<11>
    SLICE_X36Y52.CLK     Tah         (-Th)    -0.237   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count<11>_rt
                                                       pcms[2].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[2].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point pcms[0].pcm/pcm_count_11 (SLICE_X28Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[0].pcm/pcm_count_11 (FF)
  Destination:          pcms[0].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[0].pcm/pcm_count_11 to pcms[0].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y61.DQ      Tcko                  0.200   pcms[0].pcm/pcm_count<11>
                                                       pcms[0].pcm/pcm_count_11
    SLICE_X28Y61.D6      net (fanout=3)        0.031   pcms[0].pcm/pcm_count<11>
    SLICE_X28Y61.CLK     Tah         (-Th)    -0.237   pcms[0].pcm/pcm_count<11>
                                                       pcms[0].pcm/pcm_count<11>_rt
                                                       pcms[0].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[0].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.437ns logic, 0.031ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point pcms[3].pcm/pcm_count_11 (SLICE_X36Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[3].pcm/pcm_count_11 (FF)
  Destination:          pcms[3].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[3].pcm/pcm_count_11 to pcms[3].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y45.DQ      Tcko                  0.200   pcms[3].pcm/pcm_count<11>
                                                       pcms[3].pcm/pcm_count_11
    SLICE_X36Y45.D6      net (fanout=3)        0.034   pcms[3].pcm/pcm_count<11>
    SLICE_X36Y45.CLK     Tah         (-Th)    -0.237   pcms[3].pcm/pcm_count<11>
                                                       pcms[3].pcm/pcm_count<11>_rt
                                                       pcms[3].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[3].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.437ns logic, 0.034ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 998.270ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_1mhz_BUFG/I0
  Logical resource: clk_1mhz_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_1mhz
--------------------------------------------------------------------------------
Slack: 998.361ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pcms[0].pcm/pcm_out_reg/CLK0
  Logical resource: pcms[0].pcm/pcm_out_reg/CK0
  Location pin: OLOGIC_X23Y61.CLK0
  Clock network: clk_1mhz_BUFG
--------------------------------------------------------------------------------
Slack: 998.361ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pcms[1].pcm/pcm_out_reg/CLK0
  Logical resource: pcms[1].pcm/pcm_out_reg/CK0
  Location pin: OLOGIC_X23Y60.CLK0
  Clock network: clk_1mhz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_12mhz = PERIOD TIMEGRP "clk_12mhz" 83.3333 ns HIGH 
50% INPUT_JITTER         0.01 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_12mhz = PERIOD TIMEGRP "clk_12mhz" 83.3333 ns HIGH 50% INPUT_JITTER
        0.01 ns;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKFX
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk_100mhz_i/clkfx
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;

 220 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.755ns.
--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X32Y39.D5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     60.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/sh_reg_7 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.142 - 0.155)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/sh_reg_7 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.408   mem/spi_slave/sh_reg<6>
                                                       mem/spi_slave/sh_reg_7
    SLICE_X32Y39.C2      net (fanout=3)        0.777   mem/spi_slave/sh_reg<7>
    SLICE_X32Y39.C       Tilo                  0.205   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next2
    SLICE_X32Y39.D5      net (fanout=1)        0.204   mem/spi_slave/tx_bit_next2
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.826ns logic, 0.981ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_2 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.239 - 0.264)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_2 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AMUX    Tshcko                0.488   mem/spi_slave/GND_14_o_state_reg[3]_equal_13_o
                                                       mem/spi_slave/state_reg_2
    SLICE_X32Y39.C4      net (fanout=21)       0.650   mem/spi_slave/state_reg<2>
    SLICE_X32Y39.C       Tilo                  0.205   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next2
    SLICE_X32Y39.D5      net (fanout=1)        0.204   mem/spi_slave/tx_bit_next2
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.906ns logic, 0.854ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_0 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_0 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.AQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_0
    SLICE_X32Y39.C3      net (fanout=20)       0.516   mem/spi_slave/state_reg<0>
    SLICE_X32Y39.C       Tilo                  0.205   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next2
    SLICE_X32Y39.D5      net (fanout=1)        0.204   mem/spi_slave/tx_bit_next2
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.809ns logic, 0.720ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X32Y39.D4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     60.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_1 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_1 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.AMUX    Tshcko                0.461   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_1
    SLICE_X33Y39.B4      net (fanout=21)       0.559   mem/spi_slave/state_reg<1>
    SLICE_X33Y39.B       Tilo                  0.259   mem/spi_slave/tx_bit_next1
                                                       mem/spi_slave/tx_bit_next1
    SLICE_X32Y39.D4      net (fanout=1)        0.229   mem/spi_slave/tx_bit_next1
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.933ns logic, 0.788ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_0 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_0 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.AQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_0
    SLICE_X33Y39.B1      net (fanout=20)       0.622   mem/spi_slave/state_reg<0>
    SLICE_X33Y39.B       Tilo                  0.259   mem/spi_slave/tx_bit_next1
                                                       mem/spi_slave/tx_bit_next1
    SLICE_X32Y39.D4      net (fanout=1)        0.229   mem/spi_slave/tx_bit_next1
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.863ns logic, 0.851ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_2 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.239 - 0.264)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_2 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AMUX    Tshcko                0.488   mem/spi_slave/GND_14_o_state_reg[3]_equal_13_o
                                                       mem/spi_slave/state_reg_2
    SLICE_X33Y39.B5      net (fanout=21)       0.495   mem/spi_slave/state_reg<2>
    SLICE_X33Y39.B       Tilo                  0.259   mem/spi_slave/tx_bit_next1
                                                       mem/spi_slave/tx_bit_next1
    SLICE_X32Y39.D4      net (fanout=1)        0.229   mem/spi_slave/tx_bit_next1
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.960ns logic, 0.724ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X32Y39.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     61.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_3 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         sclk_IBUF_BUFG rising at 62.500ns
  Destination Clock:    sclk_IBUF_BUFG falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_3 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.BQ      Tcko                  0.391   mem/spi_slave/state_reg<3>
                                                       mem/spi_slave/state_reg_3
    SLICE_X32Y39.D3      net (fanout=9)        0.482   mem/spi_slave/state_reg<3>
    SLICE_X32Y39.CLK     Tas                   0.213   mem/spi_slave/Mmux_sh_next241
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.604ns logic, 0.482ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/sh_reg_0 (SLICE_X37Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/sh_reg_0 (FF)
  Destination:          mem/spi_slave/sh_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_IBUF_BUFG rising at 187.500ns
  Destination Clock:    sclk_IBUF_BUFG rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/sh_reg_0 to mem/spi_slave/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.198   mem/spi_slave/sh_reg<3>
                                                       mem/spi_slave/sh_reg_0
    SLICE_X37Y38.A6      net (fanout=3)        0.022   mem/spi_slave/sh_reg<0>
    SLICE_X37Y38.CLK     Tah         (-Th)    -0.215   mem/spi_slave/sh_reg<3>
                                                       mem/spi_slave/Mmux_sh_next11
                                                       mem/spi_slave/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/addr_hold_0 (SLICE_X42Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/do_buffer_reg_0 (FF)
  Destination:          mem/addr_hold_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.417ns (0.575 - 0.992)
  Source Clock:         sclk_IBUF_BUFG rising at 187.500ns
  Destination Clock:    fastclk rising at 187.500ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.050ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/do_buffer_reg_0 to mem/addr_hold_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.AQ      Tcko                  0.200   mem/spi_slave/do_buffer_reg<1>
                                                       mem/spi_slave/do_buffer_reg_0
    SLICE_X42Y37.B5      net (fanout=2)        0.382   mem/spi_slave/do_buffer_reg<0>
    SLICE_X42Y37.CLK     Tah         (-Th)    -0.131   mem/addr_hold<3>
                                                       mem/Mmux_addr_hold[7]_addr_hold[7]_mux_13_OUT11
                                                       mem/addr_hold_0
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.331ns logic, 0.382ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/addr_hold_4 (SLICE_X43Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/do_buffer_reg_4 (FF)
  Destination:          mem/addr_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (0.575 - 0.989)
  Source Clock:         sclk_IBUF_BUFG rising at 187.500ns
  Destination Clock:    fastclk rising at 187.500ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.050ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/do_buffer_reg_4 to mem/addr_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.BQ      Tcko                  0.200   mem/spi_slave/do_buffer_reg<5>
                                                       mem/spi_slave/do_buffer_reg_4
    SLICE_X43Y37.A5      net (fanout=2)        0.355   mem/spi_slave/do_buffer_reg<4>
    SLICE_X43Y37.CLK     Tah         (-Th)    -0.215   mem/addr_hold<6>
                                                       mem/Mmux_addr_hold[7]_addr_hold[7]_mux_13_OUT52
                                                       mem/addr_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.415ns logic, 0.355ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 123.270ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: sclk_IBUF_BUFG/I0
  Logical resource: sclk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: sclk_IBUF_direct
--------------------------------------------------------------------------------
Slack: 123.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 125.000ns
  High pulse: 62.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: ssel_IBUF/SR
  Logical resource: mem/spi_slave/preload_miso/SR
  Location pin: ILOGIC_X23Y48.SR
  Clock network: ssel_IBUF
--------------------------------------------------------------------------------
Slack: 123.941ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: sclk_IBUF/CLK0
  Logical resource: mem/sclk_del_reg/CLK0
  Location pin: ILOGIC_X23Y32.CLK0
  Clock network: fastclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" 
TS_clk_12mhz /         8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;

 1162 paths analyzed, 540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.029ns.
--------------------------------------------------------------------------------

Paths for end point mem/rd_data_out_1 (SLICE_X30Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          mem/rd_data_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.244 - 0.346)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to mem/rd_data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOBDO1   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X30Y43.BX      net (fanout=2)        2.350   mem/reg_rd_data<1>
    SLICE_X30Y43.CLK     Tdick                 0.086   mem/rd_data_out<3>
                                                       mem/rd_data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (1.936ns logic, 2.350ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point mem/rd_data_out_2 (SLICE_X30Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          mem/rd_data_out_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.244 - 0.346)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to mem/rd_data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOBDO2   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X30Y43.CX      net (fanout=2)        2.024   mem/reg_rd_data<2>
    SLICE_X30Y43.CLK     Tdick                 0.086   mem/rd_data_out<3>
                                                       mem/rd_data_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (1.936ns logic, 2.024ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/rd_data_out_3 (SLICE_X30Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          mem/rd_data_out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.244 - 0.346)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to mem/rd_data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y18.DOBDO3   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X30Y43.DX      net (fanout=2)        1.977   mem/reg_rd_data<3>
    SLICE_X30Y43.CLK     Tdick                 0.086   mem/rd_data_out<3>
                                                       mem/rd_data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.936ns logic, 1.977ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
--------------------------------------------------------------------------------

Paths for end point mem/rd_data_out_3 (SLICE_X30Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/rd_data_almost_ready (FF)
  Destination:          mem/rd_data_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.078 - 0.062)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/rd_data_almost_ready to mem/rd_data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.CQ      Tcko                  0.234   mem/rd_data_almost_ready
                                                       mem/rd_data_almost_ready
    SLICE_X30Y43.CE      net (fanout=2)        0.283   mem/rd_data_almost_ready
    SLICE_X30Y43.CLK     Tckce       (-Th)     0.108   mem/rd_data_out<3>
                                                       mem/rd_data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.126ns logic, 0.283ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point mem/rd_data_out_2 (SLICE_X30Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/rd_data_almost_ready (FF)
  Destination:          mem/rd_data_out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.078 - 0.062)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/rd_data_almost_ready to mem/rd_data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.CQ      Tcko                  0.234   mem/rd_data_almost_ready
                                                       mem/rd_data_almost_ready
    SLICE_X30Y43.CE      net (fanout=2)        0.283   mem/rd_data_almost_ready
    SLICE_X30Y43.CLK     Tckce       (-Th)     0.104   mem/rd_data_out<3>
                                                       mem/rd_data_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.130ns logic, 0.283ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point mem/rd_data_out_1 (SLICE_X30Y43.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/rd_data_almost_ready (FF)
  Destination:          mem/rd_data_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.078 - 0.062)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/rd_data_almost_ready to mem/rd_data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.CQ      Tcko                  0.234   mem/rd_data_almost_ready
                                                       mem/rd_data_almost_ready
    SLICE_X30Y43.CE      net (fanout=2)        0.283   mem/rd_data_almost_ready
    SLICE_X30Y43.CLK     Tckce       (-Th)     0.102   mem/rd_data_out<3>
                                                       mem/rd_data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.132ns logic, 0.283ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem/regs/Mram_regs/CLKAWRCLK
  Logical resource: mem/regs/Mram_regs/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: fastclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem/regs/Mram_regs/CLKBRDCLK
  Logical resource: mem/regs/Mram_regs/CLKBRDCLK
  Location pin: RAMB8_X2Y18.CLKBRDCLK
  Clock network: fastclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: fastclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_12mhz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_12mhz                   |     83.333ns|     32.000ns|     41.908ns|            0|            0|            0|         1162|
| TS_clk_100mhz_i_clkfx         |     10.000ns|      5.029ns|          N/A|            0|            0|         1162|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    5.029|         |         |         |
sclk           |    4.755|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    3.523|         |    1.855|    1.429|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2710 paths, 0 nets, and 1114 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  8 17:50:47 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 321 MB



