<h2 id="Ncore3.0DVREVIEW-Date">Date</h2><p><time datetime="2018-09-20" class="date-past">20 Sep 2018</time></p><h2 id="Ncore3.0DVREVIEW-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37ee699649006ae9902c" href="https://arterisip.atlassian.net/wiki/people/624b37ee699649006ae9902c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ed Petrus (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></li><li><a class="confluence-userlink user-mention" data-account-id="624503d7f6a26900695cdf5c" href="https://arterisip.atlassian.net/wiki/people/624503d7f6a26900695cdf5c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">George Janac (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624501e9f6a26900695cde95" href="https://arterisip.atlassian.net/wiki/people/624501e9f6a26900695cde95?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Diego Botero (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3818258562006fa69311" href="https://arterisip.atlassian.net/wiki/people/624b3818258562006fa69311?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Clarino (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3800247a4b00691febf7" href="https://arterisip.atlassian.net/wiki/people/624b3800247a4b00691febf7?ref=confluence" target="_blank" data-linked-resource-id="757852" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Charlie Janac</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3779ad6b7e006aa7d820" href="https://arterisip.atlassian.net/wiki/people/624b3779ad6b7e006aa7d820?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Potter (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624501c02e101c006a8e1314" href="https://arterisip.atlassian.net/wiki/people/624501c02e101c006a8e1314?ref=confluence" target="_blank" data-linked-resource-id="669169" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Allan Lobo</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b36c9f813eb00692cb16c" href="https://arterisip.atlassian.net/wiki/people/624b36c9f813eb00692cb16c?ref=confluence" target="_blank" data-linked-resource-id="753840" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Dan Takyrbashev</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37acf3824d006a5b43ed" href="https://arterisip.atlassian.net/wiki/people/624b37acf3824d006a5b43ed?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Moez Cherif (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b36f5ed4d6b0070161efb" href="https://arterisip.atlassian.net/wiki/people/624b36f5ed4d6b0070161efb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Benny Winefeld (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b36c4ed4d6b0070161edb" href="https://arterisip.atlassian.net/wiki/people/624b36c4ed4d6b0070161edb?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Charles Huang (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b383afd5e45007047001d" href="https://arterisip.atlassian.net/wiki/people/624b383afd5e45007047001d?ref=confluence" target="_blank" data-linked-resource-id="758611" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Hema Sajja</a></li></ul><h2 id="Ncore3.0DVREVIEW-Goals">Goals</h2><h2 id="Ncore3.0DVREVIEW-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Time</th><th class="confluenceTh">Item</th><th class="confluenceTh">Presenter</th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd"><p>09/20/18</p><p>8 hr</p></td><td class="confluenceTd">Ncore 3.0 DV review</td><td class="confluenceTd">Chirag Gandhi</td><td class="confluenceTd"><ul><li>General Verification Methodology (20 mins)</li><li>NCORE 3 Verification Process<ul><li>Formal Architecture verification</li><li>RTL Verification methodology</li></ul></li><li>Unit Level Verification</li><li>System Level verification</li><li>Carbon</li><li>Release check list</li><li>Regression running and collection</li></ul></td></tr><tr><td class="confluenceTd">09/24/18</td><td class="confluenceTd">Ncore 3.0 DV review</td><td class="confluenceTd">Chirag Gandhi</td><td class="confluenceTd"><p>NCORE unit test-benches</p><p>NCORE Release Checklist Discussions</p><p>Regressions flow</p></td></tr></tbody></table></div><p><span><br/></span></p><ul><li><span>Website that describes entire Maestro flow (<a class="external-link" href="https://maestrodev.arteris.com/" rel="nofollow">https://maestrodev.arteris.com/</a>). This document is not complete. Work in progress.<br/></span></li></ul><h2 id="Ncore3.0DVREVIEW-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16162719"><li data-inline-task-id="1"><span> There needs to be a gas kit that is sitting between NCORE unit (SMI interface boundary) and Legato. This Action Item is pending from definition and implementation perspective and will lead to slight amount of change to HW design and verification process. This gas kit maps the Ncore view of SMI interface to Generic view of Legato. <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> to look into this aspect.<br/></span></li><li data-inline-task-id="4"><span><a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b37ee699649006ae9902c" href="https://arterisip.atlassian.net/wiki/people/624b37ee699649006ae9902c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ed Petrus (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="624503d7f6a26900695cdf5c" href="https://arterisip.atlassian.net/wiki/people/624503d7f6a26900695cdf5c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">George Janac (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3779ad6b7e006aa7d820" href="https://arterisip.atlassian.net/wiki/people/624b3779ad6b7e006aa7d820?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Potter (Deactivated)</a> to discuss on implementation requirements for Tool that generates Ncore3 Random configuration files. This tool will generate JSON configuration files that have all the information for DUT and Test-Bench generation. Requirements for Symphony for this tool will be different.</span></li><li data-inline-task-id="5"><span><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> to look into way of creating a TACHL based Ncore TOP to progress forward with Ncore 3.0 HW design and verification. <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a> will work on delivery of Legato TACHL code and Legato JSON configuration files. </span></li><li data-inline-task-id="10"><span><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> to discuss on why and how to enable triggering resets in middle of the simulation.</span></li><li data-inline-task-id="11"><span><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> to come up with Async FIFO that is connected to CHI-AIU. May be use what Symphony team has. <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> to look into verification aspect.</span></li><li data-inline-task-id="12"><span><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> to look into CSR Definitions and implementation of Ncore 3.0.</span></li><li class="checked" data-inline-task-id="13"><span><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> to include slides on Customer test-bench environment.</span></li><li data-inline-task-id="14"><span><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> to look into running simulations with actual 3rd party Memory model (SRAM Hard configurable macro's provided by Micron or Synopsys). <br/></span></li><li data-inline-task-id="15"><span>Need to run of simulations on 3rd party Tools/VIP's and models periodically to make sure that we do not run into any compatibility issues.</span></li><li data-inline-task-id="16"><span><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> we need to protect our CSR's with parity.</span></li><li data-inline-task-id="17"><span><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a> to discuss and come up with unified flow for running regressions and displaying regression results.</span></li><li data-inline-task-id="18"><span>Register testing must be done at System level.</span></li><li data-inline-task-id="19"><span><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> to work with <a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a> on Latency and Band width requirements for Ncore-v3.0 system and unit requirements.<br/></span></li></ul>
<p><span>Additional notes and AIs from <a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a> (09/24/18):</span></p><ol><li>Need to develop a shim layer for the SMI interfaces of all Ncore blocks to connect to Legato.</li><ol><li>Needs to be parameterizable.</li><li>Need to change the DV agents as well to match the shim layer interface</li></ol><li>JP: How do we test resilience and fault coverage? Need to address.</li><li>Need to enable TB to do resets in the middle of operations</li><li>Need to write a wrapper for Async clocks for CHI. Need additional DV for this case.</li><li>Registers for Ncore 3 blocks are not implemented. Need to implement ASAP.</li><li>Need to identify registers fields that can be changes on the fly while system is in operation and test those fields</li><li>Need to complete testing the following features:</li><ol><li>Error cases</li><li>Prod/Consumer</li><li>Performance</li><li>Ordering and Consistency</li></ol><li>Need to enforce assertions in the design files</li><li>System level score board still not started (system Checker). Need to start development.</li><li>Need to download and integrate 3<sup>rd</sup> party memory models for SRAM to be used in addition to our home grown memory models. Need to consider:</li><ol><li>Caches</li><li>Low Power</li></ol><li>Need to incorporate error injection tests</li><li>Protecting registers with parity currently not implemented in 3.0. Need to discuss if it should be implemented in 3.0 or 3.1</li><li>No Xprop running now. Need to start running.</li><li>IPXACT flow need to be instituted</li><li>What is our debug strategy in the field (debug facilities of the design)?</li><li>Need to start implementing the UPF flow ASAP</li><li>Need to define latency requirements so they can be checked in TB (Sanjay, JP)</li><li>Some blocks synthesize at 1.2GHZ for 16nm FFC. Target is 2GHZ. Gap is wide. We need to address ASAP. SRAMs can only do 1.6GHZ. </li></ol><p> </p><p>09/24/18</p><p>CHI-AIU TB AI's</p><ul><li>shim layer for the SMI interfaces is not going to affect test-bench much.</li><li>Signal myID, must be driven for every ncore unit.</li><li>For CHI AIU TB, Need to figure out all CHI issue-A/Issue-B signals.</li><li>CHI AIU bring up plan exists and almost complete but Coverage collection and analysis still pending.</li><li>CHI AIU assertions from ARM must be integrated into test-bench.<br/><br/></li></ul><p>IO-AIU TB</p><ul><li>IO-AIU is running with 4 configurations. </li></ul><p>DCE TB</p><ul><li>DCE block bring is in early bring-up.</li><li>DCE Micro architecture is done. We will have another review.</li></ul><p>DMI TB</p><ul><li>DMI need lot more configurations to address Atomics, Scratchpad and few other features.</li><li>DMI active functional coverage is under development.</li></ul><p> </p><p>DII TB</p><ul><li>2 Test plan reviews are done, need another final review with all feedback incorporated.</li></ul><p>DVE TB</p><ul><li>Nothing much done for this block.</li></ul><p>System TB</p><ul><li>Need to start C++ checker  development ASAP. Will re-use Ncore-v2.X stuff.</li><li>DMI must be able to handle CMO's to non-coherent data. RTL development needs to be done. DV infrastructure is there, knob based.</li><li>Need to add Directed tests that generate PCI ordering stimulus to gain higher confidence that Ncore-v3.0 deadlock free.</li><li>Need to add system performance tests. <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> and <a class="confluence-userlink user-mention" data-account-id="6137c753e2a0d60069b8eff7" href="https://arterisip.atlassian.net/wiki/people/6137c753e2a0d60069b8eff7?ref=confluence" target="_blank" data-linked-resource-id="327726" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">JeanPhilippe Loison</a> will come up with the requirements.</li></ul><p>CARBON testing</p><ul><li>Strapping side-band signals in Crabon models. Example is like setting configuration mode for PASS_DIRTY signal. Carbon supports these, Need to work with  <a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> on setting these knobs in configuring RTL models.<br/><br/></li></ul><p>NCORE Release Checklist Discussions</p><p><span> </span><span> </span></p><p><span>Regressions:</span></p><ul><li><span>We have more Mentor Questa licenses than server grid slots.</span></li></ul><p><span>Miscellaneous</span></p><ul><li><span> </span>Lint checking rules need a formal review</li><li>Enable CDC runs for Ncore-v3.0 and Symphony (Spyglass tool required).</li><li>Have further discussions on Power numbers.<br/><br/></li></ul><p>Notes from Day 2 of the review from <a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a>:  9/24/18</p><ol><li>CHI test bench</li><ol><li>APB interface needs to be added for RTL and DV</li><li>Need to add in RTL and DV: SMI wrapper, atomic, stashing, resiliency and error logic</li><li>Need to hook up ARM assertions</li><li>No coverage data yet. Only bring up test plan.</li></ol><li>IO-AIU test bench</li><ol><li>APB interface needs to be added for RTL and DV</li><li>Need to add in RTL and DV: SMI wrapper, atomic, stashing, resiliency and error logic</li><li>Need to hook up ARM assertions</li><li>No coverage data yet. Test plan not review-ready</li></ol><li>Discussion on old and new parameters</li><ol><li>Naming consistency problem</li><li>Need a method for defining “synonymous” parameters in CPR. Proposed to SW team recently.</li><li>Possible semantic differences: Who is responsible for understanding semantic differences (Sanjay)</li></ol><li>DCE test bench:</li><ol><li>Very early stage in RTL. Not a lot there. Need to assign a different resource since current resource is overloaded.</li></ol><li>DCE test bench:</li><ol><li>Missing: partial DTW mis-allocate, Atomics</li><li>Active in functional coverage stage</li><li>Need to develop a full test plan</li></ol><li>DII test bench</li><ol><li>Nightly regression running. Most blocks are mature. Test plan exists</li><li>Missing in RTL: CSR and resiliency</li><li>Coverage exists but preliminary</li></ol><li>DVE test bench</li><ol><li>Not started</li><li>A resource just started on the block from RTL side</li></ol><li>Top Level test bench</li><ol><li>Simple config does not include DVE and DCE</li><li>SMI agents between Legato and Ncore are different (reason explained)</li><li>System checker program not yet implemented</li><li>How do we measure performance criteria? (Sanjay will help with Criteria)</li><li>How do we check for deadlocks: Not easy to quantify</li></ol><li>Carbon</li><ol><li>Need to address signal straps</li><li>Model not yet started</li><li>10x slower than Verilog RTL</li></ol><li>Gate level simulation: No plans currently due to resources</li><li>Discussed release process</li><li>Discussed Regressions</li><li>Lint: Need to review rule deck for Spyglass (Khaleel)</li><li>CDC: Not started</li><li>UPF not started. Need to start immediately</li><li>Power Artist: Need to obtain license</li><li>DC synthesis: Need to establish flow</li><li>Power: Need a flow for estimating</li></ol><p><span><br/></span></p>