# Reading D:/intelFPGA_pro/19.2/modelsim_ase/tcl/vsim/pref.tcl
# Loading project AJAY_A3_P09
# Compile of AJAY_A3_P09.v was successful.
# Compile of AJAY_A3_P09_TB.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of AJAY_A3_P09.v was successful.
# Compile of AJAY_A3_P09_TB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.StimRAM16K
# vsim -gui work.StimRAM16K 
# Start time: 22:23:31 on Oct 11,2019
# Loading work.StimRAM16K
# Loading work.RAM16K
# Loading work.DeCoder4
# Loading work.DeCoder2
# Loading work.NotGate
# Loading work.AndGate
# Loading work.RAM4K
# Loading work.DeCoder8
# Loading work.RAM512
# Loading work.RAM64
# Loading work.RAM8
# Loading work.Reg16Bit
# Loading work.Mux8x1_16
# Loading work.Mux4x1_16
# Loading work.BinaryCell
# Loading work.Mux2x1
# Loading work.OrGate
# Loading work.DFlipFlopRE
# Loading work.DLatch
# Loading work.Mux8x1
# Loading work.Mux4x1
