// Copyright (c) Meta Platforms, Inc. and affiliates.

#pragma once

#if defined(USE_ROCM) || defined(__HIP_PLATFORM_AMD__)
#include <hip/hip_runtime.h>
#include <hip/hip_bf16.h>
#include <hip/hip_fp16.h>
#else
#include <cuda.h>
#include <cuda_bf16.h>
#include <cuda_fp16.h>
#endif

namespace meta::comms {

template <typename T>
concept SupportedTypes =
    (std::same_as<T, float> || std::same_as<T, half> ||
     std::same_as<T, __nv_bfloat16>);

template <SupportedTypes T>
static inline __device__ uint32_t
vecElementAdd(const uint32_t& a, const uint32_t& b) {
  if constexpr (std::is_same<T, float>::value) {
    const float* x = reinterpret_cast<const float*>(&a);
    const float* y = reinterpret_cast<const float*>(&b);
    float z = x[0] + y[0];
    return (reinterpret_cast<uint32_t*>(&z))[0];
  } else if constexpr (std::is_same<T, half>::value) {
    const __half* x = reinterpret_cast<const __half*>(&a);
    const __half* y = reinterpret_cast<const __half*>(&b);
    __half2 p = __halves2half2(x[0], x[1]);
    __half2 q = __halves2half2(y[0], y[1]);
    __half2 z = __hadd2(p, q);
    return (reinterpret_cast<uint32_t*>(&z))[0];
  } else if constexpr (std::is_same<T, __nv_bfloat16>::value) {
    const __nv_bfloat16* x = reinterpret_cast<const __nv_bfloat16*>(&a);
    const __nv_bfloat16* y = reinterpret_cast<const __nv_bfloat16*>(&b);
    __nv_bfloat162 p = {x[0], x[1]};
    __nv_bfloat162 q = {y[0], y[1]};
    __nv_bfloat162 z = __hadd2(p, q);
    return (reinterpret_cast<uint32_t*>(&z))[0];
  }
  return 0;
}

template <SupportedTypes T>
static inline __device__ uint4 vecElementAdd(const uint4& a, const uint4& b) {
  uint4 res{0, 0, 0, 0};
  res.x = vecElementAdd<T>(a.x, b.x);
  res.y = vecElementAdd<T>(a.y, b.y);
  res.z = vecElementAdd<T>(a.z, b.z);
  res.w = vecElementAdd<T>(a.w, b.w);
  return res;
}

template <SupportedTypes T>
static inline __device__ void copyFromSrcToDest(
    const T* __restrict__ srcbuff,
    T* __restrict__ destbuff,
    const size_t idxStart,
    const size_t idxEnd,
    const size_t idxStride) {
  for (size_t idx = idxStart; idx < idxEnd; idx += idxStride) {
    *reinterpret_cast<uint4*>(&destbuff[idx]) =
        reinterpret_cast<const uint4*>(&srcbuff[idx])[0];
  }
}

template <SupportedTypes T, int NRANKS, bool hasAcc>
static inline __device__ void reduceScatter(
    T* const* __restrict__ ipcbuffs,
    T* __restrict__ destbuff,
    const T* __restrict__ acc,
    int selfRank,
    const size_t idxStart,
    const size_t idxEnd,
    const size_t idxStride,
    int pattern) {
  /*
  This reduceScatter func handles three different patterns:
  - enable_offset is used to pick between the two patterns

  1st pattern: ReduceScatter itself
      Rank 0: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 1: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 2: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 3: chunk 0 | chunk 1 | chunk 2 | chunk 3
      ---> reduceScatter -->
      Rank 0:  sum 0
      Rank 1:  sum 1
      Rank 2:  sum 2
      Rank 3:  sum 3

  2nd pattern: ReduceScatter as the 2nd step inside AllReduce-Tree (RS + AG)
      Rank 0: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 1: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 2: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 3: chunk 0 | chunk 1 | chunk 2 | chunk 3
      ---> reduceScatter -->
      Rank 0:  sum 0  |    -    |    -    |    -
      Rank 1:    -    |  sum 1  |    -    |    -
      Rank 2:    -    |    -    |  sum 2  |    -
      Rank 3:    -    |    -    |    -    |  sum 3

  3rd pattern: reduce for AllReduce-Flat
      Rank 0: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 1: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 2: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 3: chunk 0 | chunk 1 | chunk 2 | chunk 3
      ---> reduce -->
      Rank 0:  sum 0  |  sum 1  |  sum 2  |  sum 3
      Rank 1:  sum 0  |  sum 1  |  sum 2  |  sum 3
      Rank 2:  sum 0  |  sum 1  |  sum 2  |  sum 3
      Rank 3:  sum 0  |  sum 1  |  sum 2  |  sum 3
  */

  for (size_t idx = idxStart; idx < idxEnd; idx += idxStride) {
    size_t srcIdx = (pattern == 2) ? idx : (idx + selfRank * idxEnd);
    size_t destIdx = (pattern == 1) ? (idx + selfRank * idxEnd) : idx;

    uint4 sum{0, 0, 0, 0};
    // TODO: The bias accumulation needs to be moved to stage 2 if the bias
    // vector can be different on each rank. Currently we assume the bias vector
    // is the same across ranks.
    if constexpr (hasAcc) {
      sum = reinterpret_cast<const uint4*>(&acc[srcIdx])[0];
    }

    // Pipelining read val from other ranks and accumulation
    uint4 srcVals[2];
    // Prologue: read data from first rank
    *reinterpret_cast<uint4*>(&srcVals[0]) =
        reinterpret_cast<const uint4*>(&ipcbuffs[0][srcIdx])[0];
#pragma unroll NRANKS - 1
    for (int r = 0; r < NRANKS - 1; ++r) {
      // Kick-off reading data from next rank
      *reinterpret_cast<uint4*>(&srcVals[(r + 1) & 1]) =
          reinterpret_cast<const uint4*>(
              &ipcbuffs[(r + 1) % NRANKS][srcIdx])[0];
      // Do accumulation for current rank
      sum = vecElementAdd<T>(sum, srcVals[r & 1]);
    }
    // Epilogue: accumulation for last rank
    sum = vecElementAdd<T>(sum, srcVals[(NRANKS - 1) & 1]);

    // Store to the destination buffer
    *reinterpret_cast<uint4*>(&destbuff[destIdx]) =
        *reinterpret_cast<const uint4*>(&sum);
  }
}

template <SupportedTypes T, int NRANKS>
static inline __device__ void allGather(
    T* const* __restrict__ ipcbuffs,
    T* __restrict__ destbuff,
    int selfRank,
    const size_t idxStart,
    const size_t idxEnd,
    const size_t idxStride,
    bool enable_offset) {
  /*
  This allGather func handles two different patterns:
  - enable_offset is used to pick between the two patterns

  1st pattern: AllGather itself
      Rank 0: chunk 0
      Rank 1: chunk 1
      Rank 2: chunk 2
      Rank 3: chunk 3
      ---> AllGather -->
      Rank 0: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 1: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 2: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 3: chunk 0 | chunk 1 | chunk 2 | chunk 3

  2nd pattern: AllGather as the 2nd step inside AllReduce (RS + AG)
      Rank 0: chunk 0 |    -    |    -    |    -
      Rank 1:    -    | chunk 1 |    -    |    -
      Rank 2:    -    |    -    | chunk 2 |    -
      Rank 3:    -    |    -    |    -    | chunk 3
      ---> AllGather -->
      Rank 0: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 1: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 2: chunk 0 | chunk 1 | chunk 2 | chunk 3
      Rank 3: chunk 0 | chunk 1 | chunk 2 | chunk 3
  */

  for (size_t idx = idxStart; idx < idxEnd; idx += idxStride) {
#pragma unroll NRANKS
    for (int r = 0; r < NRANKS; ++r) {
      int srcRank = (selfRank + r) % NRANKS;
      int destIdx = idx + srcRank * idxEnd;
      int srcIdx;
      if (enable_offset) {
        srcIdx = destIdx;
      } else {
        srcIdx = idx;
      }
      *reinterpret_cast<uint4*>(&destbuff[destIdx]) =
          reinterpret_cast<const uint4*>(&ipcbuffs[srcRank][srcIdx])[0];
    }
  }
}

} // namespace meta::comms
