output : ![Screenshot 2025-07-04 231235](https://github.com/user-attachments/assets/117f867f-05b5-4a6f-aef2-5964070a57ce)

output waveform : ![Screenshot 2025-07-04 221846](https://github.com/user-attachments/assets/f138ca12-270c-4ac9-b996-9312d5bb2793)





ğŸ› ï¸ I2C Protocol Implementation â€“ Write Operation (Master to Slave)
ğŸ“Œ Overview
This project implements the I2C (Inter-Integrated Circuit) Protocol in Verilog, focusing on the write operation. In this implementation:

The I2C Master sends:

a.)A 7-bit slave address

b.)A write bit (0)

c.)An 8-bit data byte

d.)The I2C Slave receives:

e.)The address and data

f.)Sends an ACK (Acknowledge) signal back to the master after each byte


ğŸ“‚ Project Structure

i2c_write_operation/
â”œâ”€â”€ master.v          # I2C master module (with FSM for write sequence)
â”œâ”€â”€ slave.v           # I2C slave module (with address match and ACK)
â”œâ”€â”€ i2c_tb.v   # Testbench to simulate the entire operation
â”œâ”€â”€ README.md         # Project documentation (this file)

ğŸ” Communication Sequence


Start Condition â†’
Send 7-bit Slave Address â†’
Send Write Bit (0) â†’
Slave ACKs â†’
Send 8-bit Data â†’
Slave ACKs â†’
Stop Condition

âš™ï¸ Modules
âœ… Master (master.v)
Generates SCL (clock) and drives the SDA line

FSM handles:

Start condition

Address transmission

Write bit

Data transmission

Wait for ACK

Stop condition

âœ… Slave (slave.v)
Listens on SCL and SDA

Checks received address against its own

Acknowledges valid address

Receives 8-bit data and stores it

Sends ACK after address and data reception



