// Seed: 2342640939
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  logic id_2;
  type_14(
      1
  );
  wire  id_3;
  logic id_4;
  logic id_5;
  assign id_3[1'd0] = 1;
  logic id_6, id_7, id_8;
  logic id_9;
  always @(*) id_6 = 1;
  logic id_10;
  assign id_7 = 1'h0;
  logic id_11;
  assign id_4 = id_1;
endmodule
