// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

// DATE "02/02/2024 17:07:46"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Trigger (
	Q,
	T,
	C,
	CLK);
output 	Q;
input 	T;
input 	C;
input 	CLK;

// Design Ports Information
// Q	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// T	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// C	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Q~output_o ;
wire \T~input_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \inst1|inst4|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita0~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita1~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita1~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita2~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita2~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita3~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita3~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita4~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita4~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita5~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita5~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita6~combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5_combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6_combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita6~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita7~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita7~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita8~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita8~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita9~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita9~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita10~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita10~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita11~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita11~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita12~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita12~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita13~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita13~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita14~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita14~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita15~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita15~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita16~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita16~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita17~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita17~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita18~combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita18~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita19~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita19~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita20~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita20~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita21~combout ;
wire \inst1|inst4|auto_generated|counter_comb_bita21~COUT ;
wire \inst1|inst4|auto_generated|counter_comb_bita22~combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout ;
wire \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4_combout ;
wire \C~input_o ;
wire \inst1|inst~q ;
wire \inst9~1_combout ;
wire \inst3~1_combout ;
wire \inst8~1_combout ;
wire [22:0] \inst1|inst4|auto_generated|counter_reg_bit ;
wire [0:0] \inst1|inst5|auto_generated|aeb_output_dffe0a ;
wire [0:0] \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \Q~output (
	.i(!\inst8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q~output_o ),
	.obar());
// synopsys translate_off
defparam \Q~output .bus_hold = "false";
defparam \Q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \T~input (
	.i(T),
	.ibar(gnd),
	.o(\T~input_o ));
// synopsys translate_off
defparam \T~input .bus_hold = "false";
defparam \T~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita0~combout  = \inst1|inst4|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst1|inst4|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst1|inst4|auto_generated|counter_reg_bit [0])

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst1|inst4|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \inst1|inst4|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita1~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [1] & (!\inst1|inst4|auto_generated|counter_comb_bita0~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [1] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita0~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [1]))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst1|inst4|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \inst1|inst4|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita2~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [2] & (\inst1|inst4|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [2] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [2] & !\inst1|inst4|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst1|inst4|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \inst1|inst4|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita3~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [3] & (!\inst1|inst4|auto_generated|counter_comb_bita2~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [3] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita2~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \inst1|inst4|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita4~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [4] & (\inst1|inst4|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [4] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [4] & !\inst1|inst4|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst1|inst4|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \inst1|inst4|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita5~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [5] & (!\inst1|inst4|auto_generated|counter_comb_bita4~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [5] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita4~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \inst1|inst4|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita6~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [6] & (\inst1|inst4|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [6] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [6] & !\inst1|inst4|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst1|inst4|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \inst1|inst4|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5_combout  = (\inst1|inst4|auto_generated|counter_reg_bit [6]) # ((\inst1|inst4|auto_generated|counter_reg_bit [5]) # ((\inst1|inst4|auto_generated|counter_reg_bit [3]) # 
// (\inst1|inst4|auto_generated|counter_reg_bit [4])))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [6]),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [5]),
	.datac(\inst1|inst4|auto_generated|counter_reg_bit [3]),
	.datad(\inst1|inst4|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5 .lut_mask = 16'hFFFE;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6_combout  = (\inst1|inst4|auto_generated|counter_reg_bit [1]) # ((\inst1|inst4|auto_generated|counter_reg_bit [0]) # (\inst1|inst4|auto_generated|counter_reg_bit [2]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [1]),
	.datac(\inst1|inst4|auto_generated|counter_reg_bit [0]),
	.datad(\inst1|inst4|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6 .lut_mask = 16'hFFFC;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita7~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [7] & (!\inst1|inst4|auto_generated|counter_comb_bita6~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [7] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita6~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \inst1|inst4|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita8~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [8] & (\inst1|inst4|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [8] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [8] & !\inst1|inst4|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst1|inst4|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \inst1|inst4|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita9~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [9] & (!\inst1|inst4|auto_generated|counter_comb_bita8~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [9] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita8~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \inst1|inst4|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita10~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [10] & (\inst1|inst4|auto_generated|counter_comb_bita9~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [10] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [10] & !\inst1|inst4|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst1|inst4|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \inst1|inst4|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita10~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita11~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [11] & (!\inst1|inst4|auto_generated|counter_comb_bita10~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [11] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita10~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita11~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita10~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [11]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita11~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita11 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \inst1|inst4|auto_generated|counter_reg_bit[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita11~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita12 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita12~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [12] & (\inst1|inst4|auto_generated|counter_comb_bita11~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [12] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita11~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita12~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [12] & !\inst1|inst4|auto_generated|counter_comb_bita11~COUT ))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita11~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita12~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita12 .lut_mask = 16'hC30C;
defparam \inst1|inst4|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \inst1|inst4|auto_generated|counter_reg_bit[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita12~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita13 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita13~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [13] & (!\inst1|inst4|auto_generated|counter_comb_bita12~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [13] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita12~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita13~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita12~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [13]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita12~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita13~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita13~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita13 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \inst1|inst4|auto_generated|counter_reg_bit[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita13~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita14 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita14~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [14] & (\inst1|inst4|auto_generated|counter_comb_bita13~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [14] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita13~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita14~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [14] & !\inst1|inst4|auto_generated|counter_comb_bita13~COUT ))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita13~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita14~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita14~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita14 .lut_mask = 16'hA50A;
defparam \inst1|inst4|auto_generated|counter_comb_bita14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \inst1|inst4|auto_generated|counter_reg_bit[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita14~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita15 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita15~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [15] & (!\inst1|inst4|auto_generated|counter_comb_bita14~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [15] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita14~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita15~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita14~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [15]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita14~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita15~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita15~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita15 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \inst1|inst4|auto_generated|counter_reg_bit[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita15~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita16 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita16~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [16] & (\inst1|inst4|auto_generated|counter_comb_bita15~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [16] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita15~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita16~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [16] & !\inst1|inst4|auto_generated|counter_comb_bita15~COUT ))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita15~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita16~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita16~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita16 .lut_mask = 16'hA50A;
defparam \inst1|inst4|auto_generated|counter_comb_bita16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \inst1|inst4|auto_generated|counter_reg_bit[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita16~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[16] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita17 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita17~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [17] & (!\inst1|inst4|auto_generated|counter_comb_bita16~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [17] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita16~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita17~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita16~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [17]))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita16~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita17~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita17~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita17 .lut_mask = 16'h5A5F;
defparam \inst1|inst4|auto_generated|counter_comb_bita17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \inst1|inst4|auto_generated|counter_reg_bit[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita17~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[17] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita18 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita18~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [18] & (\inst1|inst4|auto_generated|counter_comb_bita17~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [18] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita17~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita18~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [18] & !\inst1|inst4|auto_generated|counter_comb_bita17~COUT ))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita17~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita18~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita18~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita18 .lut_mask = 16'hC30C;
defparam \inst1|inst4|auto_generated|counter_comb_bita18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \inst1|inst4|auto_generated|counter_reg_bit[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita18~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[18] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout  = (\inst1|inst4|auto_generated|counter_reg_bit [17]) # ((\inst1|inst4|auto_generated|counter_reg_bit [18]) # ((\inst1|inst4|auto_generated|counter_reg_bit [15]) # 
// (\inst1|inst4|auto_generated|counter_reg_bit [16])))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [17]),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [18]),
	.datac(\inst1|inst4|auto_generated|counter_reg_bit [15]),
	.datad(\inst1|inst4|auto_generated|counter_reg_bit [16]),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1 .lut_mask = 16'hFFFE;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout  = (\inst1|inst4|auto_generated|counter_reg_bit [8]) # ((\inst1|inst4|auto_generated|counter_reg_bit [9]) # ((\inst1|inst4|auto_generated|counter_reg_bit [10]) # 
// (\inst1|inst4|auto_generated|counter_reg_bit [7])))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [8]),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [9]),
	.datac(\inst1|inst4|auto_generated|counter_reg_bit [10]),
	.datad(\inst1|inst4|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3 .lut_mask = 16'hFFFE;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita19 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita19~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [19] & (!\inst1|inst4|auto_generated|counter_comb_bita18~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [19] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita18~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita19~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita18~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [19]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita18~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita19~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita19~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita19 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \inst1|inst4|auto_generated|counter_reg_bit[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita19~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[19] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita20 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita20~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [20] & (\inst1|inst4|auto_generated|counter_comb_bita19~COUT  $ (GND))) # (!\inst1|inst4|auto_generated|counter_reg_bit [20] & 
// (!\inst1|inst4|auto_generated|counter_comb_bita19~COUT  & VCC))
// \inst1|inst4|auto_generated|counter_comb_bita20~COUT  = CARRY((\inst1|inst4|auto_generated|counter_reg_bit [20] & !\inst1|inst4|auto_generated|counter_comb_bita19~COUT ))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita19~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita20~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita20~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita20 .lut_mask = 16'hC30C;
defparam \inst1|inst4|auto_generated|counter_comb_bita20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \inst1|inst4|auto_generated|counter_reg_bit[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita20~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[20] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita21 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita21~combout  = (\inst1|inst4|auto_generated|counter_reg_bit [21] & (!\inst1|inst4|auto_generated|counter_comb_bita20~COUT )) # (!\inst1|inst4|auto_generated|counter_reg_bit [21] & 
// ((\inst1|inst4|auto_generated|counter_comb_bita20~COUT ) # (GND)))
// \inst1|inst4|auto_generated|counter_comb_bita21~COUT  = CARRY((!\inst1|inst4|auto_generated|counter_comb_bita20~COUT ) # (!\inst1|inst4|auto_generated|counter_reg_bit [21]))

	.dataa(gnd),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita20~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita21~combout ),
	.cout(\inst1|inst4|auto_generated|counter_comb_bita21~COUT ));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita21 .lut_mask = 16'h3C3F;
defparam \inst1|inst4|auto_generated|counter_comb_bita21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \inst1|inst4|auto_generated|counter_reg_bit[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita21~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[21] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \inst1|inst4|auto_generated|counter_comb_bita22 (
// Equation(s):
// \inst1|inst4|auto_generated|counter_comb_bita22~combout  = \inst1|inst4|auto_generated|counter_reg_bit [22] $ (!\inst1|inst4|auto_generated|counter_comb_bita21~COUT )

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|inst4|auto_generated|counter_comb_bita21~COUT ),
	.combout(\inst1|inst4|auto_generated|counter_comb_bita22~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_comb_bita22 .lut_mask = 16'hA5A5;
defparam \inst1|inst4|auto_generated|counter_comb_bita22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \inst1|inst4|auto_generated|counter_reg_bit[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst4|auto_generated|counter_comb_bita22~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4|auto_generated|counter_reg_bit [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4|auto_generated|counter_reg_bit[22] .is_wysiwyg = "true";
defparam \inst1|inst4|auto_generated|counter_reg_bit[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout  = (\inst1|inst4|auto_generated|counter_reg_bit [22]) # ((\inst1|inst4|auto_generated|counter_reg_bit [21]) # ((\inst1|inst4|auto_generated|counter_reg_bit [20]) # 
// (\inst1|inst4|auto_generated|counter_reg_bit [19])))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [22]),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [21]),
	.datac(\inst1|inst4|auto_generated|counter_reg_bit [20]),
	.datad(\inst1|inst4|auto_generated|counter_reg_bit [19]),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0 .lut_mask = 16'hFFFE;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout  = (\inst1|inst4|auto_generated|counter_reg_bit [14]) # ((\inst1|inst4|auto_generated|counter_reg_bit [11]) # ((\inst1|inst4|auto_generated|counter_reg_bit [13]) # 
// (\inst1|inst4|auto_generated|counter_reg_bit [12])))

	.dataa(\inst1|inst4|auto_generated|counter_reg_bit [14]),
	.datab(\inst1|inst4|auto_generated|counter_reg_bit [11]),
	.datac(\inst1|inst4|auto_generated|counter_reg_bit [13]),
	.datad(\inst1|inst4|auto_generated|counter_reg_bit [12]),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2 .lut_mask = 16'hFFFE;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4 (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4_combout  = (\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout ) # ((\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout ) # 
// ((\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout ) # (\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout )))

	.dataa(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~1_combout ),
	.datab(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~3_combout ),
	.datac(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~0_combout ),
	.datad(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~2_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4 .lut_mask = 16'hFFFE;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0] (
// Equation(s):
// \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w [0] = (!\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5_combout  & (!\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6_combout  & 
// !\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4_combout ))

	.dataa(gnd),
	.datab(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~5_combout ),
	.datac(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~6_combout ),
	.datad(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0]~4_combout ),
	.cin(gnd),
	.combout(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w [0]),
	.cout());
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0] .lut_mask = 16'h0003;
defparam \inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \inst1|inst5|auto_generated|aeb_output_dffe0a[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|inst5|auto_generated|aeb_output_dffe_d_wire0w [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|auto_generated|aeb_output_dffe0a[0] .is_wysiwyg = "true";
defparam \inst1|inst5|auto_generated|aeb_output_dffe0a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \C~input (
	.i(C),
	.ibar(gnd),
	.o(\C~input_o ));
// synopsys translate_off
defparam \C~input .bus_hold = "false";
defparam \C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \inst1|inst (
	.clk(\inst1|inst5|auto_generated|aeb_output_dffe0a [0]),
	.d(gnd),
	.asdata(\C~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst .is_wysiwyg = "true";
defparam \inst1|inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \inst9~1 (
// Equation(s):
// \inst9~1_combout  = (\inst1|inst~q  & (\inst9~1_combout )) # (!\inst1|inst~q  & ((!\inst3~1_combout )))

	.dataa(\inst9~1_combout ),
	.datab(\inst1|inst~q ),
	.datac(gnd),
	.datad(\inst3~1_combout ),
	.cin(gnd),
	.combout(\inst9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9~1 .lut_mask = 16'h88BB;
defparam \inst9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \inst3~1 (
// Equation(s):
// \inst3~1_combout  = (\T~input_o  & ((\inst1|inst~q  & ((\inst9~1_combout ))) # (!\inst1|inst~q  & (\inst3~1_combout )))) # (!\T~input_o  & (\inst3~1_combout ))

	.dataa(\inst3~1_combout ),
	.datab(\T~input_o ),
	.datac(\inst9~1_combout ),
	.datad(\inst1|inst~q ),
	.cin(gnd),
	.combout(\inst3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3~1 .lut_mask = 16'hE2AA;
defparam \inst3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \inst8~1 (
// Equation(s):
// \inst8~1_combout  = ((\inst3~1_combout  & !\inst1|inst~q )) # (!\inst9~1_combout )

	.dataa(\inst3~1_combout ),
	.datab(gnd),
	.datac(\inst1|inst~q ),
	.datad(\inst9~1_combout ),
	.cin(gnd),
	.combout(\inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~1 .lut_mask = 16'h0AFF;
defparam \inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign Q = \Q~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
