#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# CHECK lines automatically generated using update_encodings.py
# RUN: llc %llcflags --filetype=obj -o %t
# RUN: llvm-objdump --triple=aie2 -dr --no-print-imm-hex %t | FileCheck %s
# RUN: llc %llcflags --filetype=asm -o %t2
# RUN: llvm-mc -triple aie2 -filetype=obj -o %t %t2
# RUN: llvm-objdump --triple=aie2 -dr --no-print-imm-hex %t | FileCheck %s

---
name:            test_call
alignment:       16
body:             |
  bb.0 (align 16):
    ; VLD - Vector Loads - ag_idx_imm
    $wl3 = VLDB_dmw_ldb_ag_idx_imm $p2, 0
    $wl7 = VLDB_dmw_ldb_ag_idx_imm $p2, -64
    $wh4 = VLDB_dmw_ldb_ag_idx_imm $p5, 96
    $wh6 = VLDB_dmw_ldb_ag_idx_imm $p5, -128

    ; VLD - Vector Loads - ag_idx
    $wl3 = VLDB_dmw_ldb_ag_idx $p2, $dj4
    $wl7 = VLDB_dmw_ldb_ag_idx $p2, $dj3
    $wh4 = VLDB_dmw_ldb_ag_idx $p5, $dj2
    $wh6 = VLDB_dmw_ldb_ag_idx $p5, $dj0

    ; VLD - Vector Loads - ag_pstm_nrm
    $wl3, $p2 = VLDB_dmw_ldb_ag_pstm_nrm $p2, $m4
    $wl7, $p2 = VLDB_dmw_ldb_ag_pstm_nrm $p2, $m3
    $wh4, $p5 = VLDB_dmw_ldb_ag_pstm_nrm $p5, $m2
    $wh6, $p5 = VLDB_dmw_ldb_ag_pstm_nrm $p5, $m0

    ; VLD - Vector Loads - ag_pstm_nrm_imm
    $wl3, $p2 = VLDB_dmw_ldb_ag_pstm_nrm_imm $p2, 0
    $wl7, $p2 = VLDB_dmw_ldb_ag_pstm_nrm_imm $p2, -96
    $wh4, $p5 = VLDB_dmw_ldb_ag_pstm_nrm_imm $p5, 224
    $wh6, $p5 = VLDB_dmw_ldb_ag_pstm_nrm_imm $p5, -256

    ; VLD - Vector Loads - ag_pstm_2d
    $wl3, $p2, $dc4 = VLDB_2D $p2, $d4
    $wl7, $p2, $dc3 = VLDB_2D $p2, $d3
    $wh4, $p5, $dc2 = VLDB_2D $p5, $d2
    $wh6, $p5, $dc0 = VLDB_2D $p5, $d0

    ; VLD - Vector Loads - ag_pstm_3d
    $wl0, $p0, $dc0, $dc4 = VLDB_3D $p0, $d0_3d
    $wl2, $p2, $dc1, $dc5 = VLDB_3D $p2, $d1_3d
    $wh4, $p4, $dc2, $dc6 = VLDB_3D $p4, $d2_3d
    $wh5, $p5, $dc3, $dc7 = VLDB_3D $p5, $d3_3d
...

# CHECK: 0: 19 c8 0c 3a vldb wl3, [p2, #0]
# CHECK: 4: 19 c8 cd 3a vldb wl7, [p2, #-64]
# CHECK: 8: 19 28 6d 3d vldb wh4, [p5, #96]
# CHECK: c: 19 a8 8d 3d vldb wh6, [p5, #-128]
# CHECK: 10: 19 c8 90 3a vldb wl3, [p2, dj4]
# CHECK: 14: 19 c8 71 3a vldb wl7, [p2, dj3]
# CHECK: 18: 19 28 51 3d vldb wh4, [p5, dj2]
# CHECK: 1c: 19 a8 11 3d vldb wh6, [p5, dj0]
# CHECK: 20: 19 c8 88 3a vldb wl3, [p2], m4
# CHECK: 24: 19 c8 69 3a vldb wl7, [p2], m3
# CHECK: 28: 19 28 49 3d vldb wh4, [p5], m2
# CHECK: 2c: 19 a8 09 3d vldb wh6, [p5], m0
# CHECK: 30: 19 c8 04 3a vldb wl3, [p2], #0
# CHECK: 34: 19 c8 d5 3a vldb wl7, [p2], #-96
# CHECK: 38: 19 28 75 3d vldb wh4, [p5], #224
# CHECK: 3c: 19 a8 85 3d vldb wh6, [p5], #-256
# CHECK: 40: 19 c8 98 3a vldb.2d wl3, [p2], d4
# CHECK: 44: 19 c8 79 3a vldb.2d wl7, [p2], d3
# CHECK: 48: 19 28 59 3d vldb.2d wh4, [p5], d2
# CHECK: 4c: 19 a8 19 3d vldb.2d wh6, [p5], d0
# CHECK: 50: 19 08 00 38 vldb.3d wl0, [p0], d0
# CHECK: 54: 19 88 20 3a vldb.3d wl2, [p2], d1
# CHECK: 58: 19 28 41 3c vldb.3d wh4, [p4], d2
# CHECK: 5c: 19 68 61 3d vldb.3d wh5, [p5], d3
