#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Apr  4 09:48:42 2022
# Process ID: 2252
# Current directory: D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1
# Command line: vivado.exe -log rp_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_top.tcl
# Log file: D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/rp_top.vds
# Journal file: D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rp_top.tcl -notrace
Command: synth_design -top rp_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 923.531 ; gain = 235.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_top' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:16]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/ce_gen.vhd:27' bound to instance 'ce_gen_i' of component 'ce_gen' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/ce_gen.vhd:42]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (1#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/ce_gen.vhd:42]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:5' bound to instance 'btn_in_i' of component 'btn_in' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
INFO: [Synth 8-638] synthesizing module 'btn_in' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:18]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sync_reg' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/sync_reg.vhd:5' bound to instance 'sync_reg_i' of component 'sync_reg' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:60]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/sync_reg.vhd:12]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/sync_reg.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/sync_reg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (2#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/sync_reg.vhd:12]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/debouncer.vhd:5' bound to instance 'debouncer_i' of component 'debouncer' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:68]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/debouncer.vhd:15]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/debouncer.vhd:15]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/edge_detector.vhd:5' bound to instance 'edge_detector_i' of component 'edge_detector' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:79]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/edge_detector.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in/edge_detector.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'btn_in' (5#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:18]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:5' bound to instance 'btn_in_i' of component 'btn_in' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:5' bound to instance 'btn_in_i' of component 'btn_in' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
	Parameter DEB_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/btn_in.vhd:5' bound to instance 'btn_in_i' of component 'btn_in' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
INFO: [Synth 8-3491] module 'seg_disp_driver' declared at 'D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/.Xil/Vivado-2252-PC-095/realtime/seg_disp_driver_stub.vhdl:5' bound to instance 'seg_disp_driver_i' of component 'seg_disp_driver' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:181]
INFO: [Synth 8-638] synthesizing module 'seg_disp_driver' [D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/.Xil/Vivado-2252-PC-095/realtime/seg_disp_driver_stub.vhdl:20]
INFO: [Synth 8-3491] module 'pwm_driver' declared at 'D:/Documents/PLD/cv8/PC_08_templates/SOURCES/pwm_driver.vhd:6' bound to instance 'pwm_driver_i' of component 'pwm_driver' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:195]
INFO: [Synth 8-638] synthesizing module 'pwm_driver' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/pwm_driver.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pwm_driver' (6#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/pwm_driver.vhd:22]
INFO: [Synth 8-3491] module 'vio_pwm' declared at 'D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/.Xil/Vivado-2252-PC-095/realtime/vio_pwm_stub.vhdl:5' bound to instance 'vio_pwm_i' of component 'vio_pwm' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:212]
INFO: [Synth 8-638] synthesizing module 'vio_pwm' [D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/.Xil/Vivado-2252-PC-095/realtime/vio_pwm_stub.vhdl:26]
INFO: [Synth 8-3491] module 'ila_pwm' declared at 'D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/.Xil/Vivado-2252-PC-095/realtime/ila_pwm_stub.vhdl:5' bound to instance 'ila_pwm_i' of component 'ila_pwm' [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:233]
INFO: [Synth 8-638] synthesizing module 'ila_pwm' [D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/.Xil/Vivado-2252-PC-095/realtime/ila_pwm_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pwm_driver_i'. This will prevent further optimization [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:195]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GEN_btn_in[3].btn_in_i'. This will prevent further optimization [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GEN_btn_in[2].btn_in_i'. This will prevent further optimization [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GEN_btn_in[1].btn_in_i'. This will prevent further optimization [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GEN_btn_in[0].btn_in_i'. This will prevent further optimization [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rp_top' (7#1) [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.418 ; gain = 311.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.418 ; gain = 311.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.418 ; gain = 311.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_i'
Finished Parsing XDC File [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_i'
Parsing XDC File [d:/Documents/PLD/cv9/SOURCES/IP/vio_pwm/vio_pwm/vio_pwm_in_context.xdc] for cell 'vio_pwm_i'
Finished Parsing XDC File [d:/Documents/PLD/cv9/SOURCES/IP/vio_pwm/vio_pwm/vio_pwm_in_context.xdc] for cell 'vio_pwm_i'
Parsing XDC File [d:/Documents/PLD/cv9/SOURCES/IP/ila_pwm/ila_pwm/ila_pwm_in_context.xdc] for cell 'ila_pwm_i'
Finished Parsing XDC File [d:/Documents/PLD/cv9/SOURCES/IP/ila_pwm/ila_pwm/ila_pwm_in_context.xdc] for cell 'ila_pwm_i'
Parsing XDC File [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.xdc]
Finished Parsing XDC File [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/PLD/cv8/PC_08_templates/SOURCES/rp_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1089.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1089.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.215 ; gain = 401.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.215 ; gain = 401.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_pwm_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_pwm_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.215 ; gain = 401.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1089.215 ; gain = 401.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module pwm_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1089.215 ; gain = 401.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1089.215 ; gain = 401.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1102.000 ; gain = 414.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1102.000 ; gain = 414.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |seg_disp_driver |         1|
|2     |vio_pwm         |         1|
|3     |ila_pwm         |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |ila_pwm_bbox_2         |     1|
|2     |seg_disp_driver_bbox_0 |     1|
|3     |vio_pwm_bbox_1         |     1|
|4     |BUFG                   |     1|
|5     |CARRY4                 |     8|
|6     |LUT2                   |     1|
|7     |LUT3                   |     1|
|8     |LUT4                   |    67|
|9     |LUT5                   |     2|
|10    |LUT6                   |     2|
|11    |FDRE                   |    36|
|12    |IBUF                   |     9|
|13    |OBUF                   |    21|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------------------------+-----------+------+
|      |Instance                   |Module     |Cells |
+------+---------------------------+-----------+------+
|1     |top                        |           |   241|
|2     |  \GEN_btn_in[0].btn_in_i  |btn_in__1  |     3|
|3     |    sync_reg_i             |sync_reg_2 |     3|
|4     |  \GEN_btn_in[1].btn_in_i  |btn_in__2  |     3|
|5     |    sync_reg_i             |sync_reg_1 |     3|
|6     |  \GEN_btn_in[2].btn_in_i  |btn_in__3  |     3|
|7     |    sync_reg_i             |sync_reg_0 |     3|
|8     |  \GEN_btn_in[3].btn_in_i  |btn_in     |     3|
|9     |    sync_reg_i             |sync_reg   |     3|
|10    |  pwm_driver_i             |pwm_driver |   105|
+------+---------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.582 ; gain = 421.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1109.582 ; gain = 331.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1109.582 ; gain = 421.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1109.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1117.254 ; gain = 707.352
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/PLD/cv9/cv9_ILA/cv9_ILA.runs/synth_1/rp_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rp_top_utilization_synth.rpt -pb rp_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 09:49:31 2022...
