--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vsx475t,ff1759,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk" 
PERIOD = 3.7037 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk_div" derived from  NET 
"testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk" PERIOD = 3.7037 ns        
HIGH 50%;  multiplied by 2.00 to 7.407 nS and duty cycle corrected to HIGH 
3.703 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/mmcm_clkout2" derived from  PERIOD 
analysis for net "testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk_div" 
derived from NET "testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk" PERIOD = 
3.7037 ns        HIGH 50%; multiplied by 2.00 to 7.407 nS and duty cycle 
corrected to HIGH 3.703 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/mmcm_clkout1" derived from  PERIOD 
analysis for net "testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk_div" 
derived from NET "testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk" PERIOD = 
3.7037 ns        HIGH 50%; multiplied by 2.00 to 7.407 nS and duty cycle 
corrected to HIGH 3.703 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 123258 paths analyzed, 48607 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.898ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_in" 67 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54228 paths analyzed, 4601 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.774ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infrastructure_inst_infrastructure_inst_clk_200_mmcm = 
PERIOD TIMEGRP         "infrastructure_inst_infrastructure_inst_clk_200_mmcm" 
TS_sys_clk_n *         2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for testing2_asiaa_adc5g0/testing2_asiaa_adc5g0/adc_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|testing2_asiaa_adc5g0/testing2_|      3.704ns|      1.666ns|      3.449ns|            0|            0|            0|       123258|
|asiaa_adc5g0/adc_clk           |             |             |             |             |             |             |             |
| testing2_asiaa_adc5g0/testing2|      7.407ns|      4.000ns|      6.898ns|            0|            0|            0|       123258|
| _asiaa_adc5g0/adc_clk_div     |             |             |             |             |             |             |             |
|  testing2_asiaa_adc5g0/testing|      7.407ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  2_asiaa_adc5g0/mmcm_clkout2  |             |             |             |             |             |             |             |
|  testing2_asiaa_adc5g0/testing|      7.407ns|      6.898ns|          N/A|            0|            0|       123258|            0|
|  2_asiaa_adc5g0/mmcm_clkout1  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      9.522ns|            0|            0|            0|            0|
| TS_infrastructure_inst_infrast|      5.000ns|      4.761ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc0clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    6.898|         |         |         |
adc0clk_p      |    6.898|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    6.898|         |         |         |
adc0clk_p      |    6.898|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   13.774|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 177486 paths, 0 nets, and 44146 connections

Design statistics:
   Minimum period:  13.774ns   (Maximum frequency:  72.601MHz)


Analysis completed Fri May 10 12:19:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1371 MB



