#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x21df3f0 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x220f540_0 .var "clock", 0 0;
v0x220f710_0 .net "decode_in_alu_out", 31 0, v0x220cfd0_0;  1 drivers
o0x7fae9ea8d2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x220f7b0_0 .net "decode_in_clr", 0 0, o0x7fae9ea8d2a8;  0 drivers
o0x7fae9ea8d308 .functor BUFZ 1, C4<z>; HiZ drive
v0x220f850_0 .net "decode_in_enable", 0 0, o0x7fae9ea8d308;  0 drivers
v0x220f8f0_0 .net "decode_in_forwardAD", 0 0, v0x2204210_0;  1 drivers
v0x220f990_0 .net "decode_in_forwardBD", 0 0, v0x2204410_0;  1 drivers
v0x220fa30_0 .net "decode_in_instrD", 31 0, v0x2208e80_0;  1 drivers
v0x220fb20_0 .net "decode_in_pc_plus_4", 31 0, v0x2208f50_0;  1 drivers
v0x220fc50_0 .net "decode_in_regWriteW", 0 0, v0x220dea0_0;  1 drivers
v0x220fd80_0 .net "decode_in_write_from_wb", 31 0, v0x220ed70_0;  1 drivers
v0x220feb0_0 .net "decode_reg_in_clr", 0 0, v0x2204d30_0;  1 drivers
o0x7fae9ea8ffa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x220ff50_0 .net "decode_reg_in_enable", 0 0, o0x7fae9ea8ffa8;  0 drivers
v0x220fff0_0 .net "decode_reg_in_instr", 31 0, v0x22030c0_0;  1 drivers
v0x2210090_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x22038a0_0;  1 drivers
v0x2210130_0 .net "execute_in_ALUControlE", 2 0, v0x220b1d0_0;  1 drivers
v0x22101f0_0 .net "execute_in_ALUSrcE", 0 0, v0x220b2e0_0;  1 drivers
v0x2210290_0 .net "execute_in_ForwardAE", 1 0, v0x2204320_0;  1 drivers
v0x2210440_0 .net "execute_in_ForwardBE", 1 0, v0x2204500_0;  1 drivers
o0x7fae9ea8dd88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x22104e0_0 .net "execute_in_ForwardExecVal", 31 0, o0x7fae9ea8dd88;  0 drivers
o0x7fae9ea8dd58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2210580_0 .net "execute_in_ForwardMemVal", 31 0, o0x7fae9ea8dd58;  0 drivers
v0x2210620_0 .net "execute_in_RdE", 4 0, v0x220a9f0_0;  1 drivers
v0x22106e0_0 .net "execute_in_RegDstE", 0 0, v0x220b3d0_0;  1 drivers
v0x2210780_0 .net "execute_in_RsE", 4 0, v0x220b7e0_0;  1 drivers
v0x2210890_0 .net "execute_in_RtE", 4 0, v0x220a900_0;  1 drivers
v0x2210950_0 .net "execute_in_SignImmE", 31 0, v0x220aae0_0;  1 drivers
v0x2210a10_0 .net "execute_in_reg1", 31 0, v0x220a700_0;  1 drivers
v0x2210ad0_0 .net "execute_in_reg2", 31 0, v0x220b6d0_0;  1 drivers
v0x2210b90_0 .net "execute_reg_in_a0", 31 0, v0x21f7200_0;  1 drivers
v0x2210c50_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x21f50d0_0;  1 drivers
v0x2210d10_0 .net "execute_reg_in_alu_src", 0 0, v0x21f51d0_0;  1 drivers
v0x2210db0_0 .net "execute_reg_in_clr", 0 0, v0x2204130_0;  1 drivers
v0x2210ea0_0 .net "execute_reg_in_instruction", 31 0, L_0x22250b0;  1 drivers
v0x2210fb0_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x21f5750_0;  1 drivers
v0x2210330_0 .net "execute_reg_in_mem_write", 0 0, v0x21f58a0_0;  1 drivers
v0x2211260_0 .net "execute_reg_in_rd1", 31 0, v0x21f7550_0;  1 drivers
v0x2211390_0 .net "execute_reg_in_rd2", 31 0, v0x21f7640_0;  1 drivers
v0x22114c0_0 .net "execute_reg_in_rdE", 4 0, L_0x2225120;  1 drivers
v0x2211560_0 .net "execute_reg_in_reg_dst", 0 0, v0x21f5a40_0;  1 drivers
v0x2211600_0 .net "execute_reg_in_reg_write", 0 0, v0x21f5b00_0;  1 drivers
v0x22116a0_0 .net "execute_reg_in_rsD", 4 0, L_0x2224e70;  1 drivers
v0x2211760_0 .net "execute_reg_in_rtD", 4 0, L_0x2225010;  1 drivers
v0x2211870_0 .net "execute_reg_in_sign_immediate", 31 0, v0x21f8310_0;  1 drivers
v0x2211930_0 .net "execute_reg_in_syscall", 0 0, v0x21f5bc0_0;  1 drivers
v0x22119d0_0 .net "execute_reg_in_v0", 31 0, v0x21f7ac0_0;  1 drivers
v0x2211a90_0 .net "fetch_in_branch", 0 0, L_0x2224d60;  1 drivers
v0x2211bc0_0 .net "fetch_in_branch_addr", 31 0, v0x21b2200_0;  1 drivers
v0x2211d10_0 .net "fetch_in_enable", 0 0, v0x2204dd0_0;  1 drivers
v0x2211db0_0 .net "fetch_in_jump", 0 0, v0x21f5510_0;  1 drivers
v0x2211ee0_0 .net "fetch_in_jump_addr", 31 0, L_0x22256e0;  1 drivers
v0x2211fa0_0 .net "fetch_in_jump_reg", 0 0, v0x21f55d0_0;  1 drivers
o0x7fae9ea8d3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x22120d0_0 .net "fetch_in_jump_reg_adddr", 31 0, o0x7fae9ea8d3c8;  0 drivers
v0x2212190_0 .net "hazard_in_MemtoRegE", 0 0, v0x220af50_0;  1 drivers
v0x2212230_0 .net "hazard_in_MemtoRegM", 0 0, v0x220cba0_0;  1 drivers
v0x22122d0_0 .net "hazard_in_RegWriteE", 0 0, v0x220aff0_0;  1 drivers
v0x2212370_0 .net "hazard_in_RegWriteM", 0 0, v0x220cc40_0;  1 drivers
v0x2212410_0 .net "hazard_in_RegWriteW", 0 0, v0x220e320_0;  1 drivers
v0x2212500_0 .net "hazard_in_RsD", 4 0, L_0x2224dd0;  1 drivers
v0x2212610_0 .net "hazard_in_RsE", 4 0, v0x21ff220_0;  1 drivers
v0x2212720_0 .net "hazard_in_RtD", 4 0, L_0x2224f70;  1 drivers
v0x2212830_0 .net "hazard_in_RtE", 4 0, v0x21ff3c0_0;  1 drivers
v0x2212940_0 .net "hazard_in_WriteRegE", 4 0, v0x21feeb0_0;  1 drivers
v0x2212a50_0 .net "hazard_in_WriteRegM", 4 0, L_0x22258b0;  1 drivers
v0x2212b60_0 .net "hazard_in_WriteRegW", 4 0, L_0x2225b90;  1 drivers
v0x2212c70_0 .net "hazard_in_branchD", 0 0, v0x21f5290_0;  1 drivers
v0x2212da0_0 .net "memory_in_MemToRegM", 0 0, v0x220cd80_0;  1 drivers
v0x2211050_0 .net "memory_in_MemWriteM", 0 0, v0x220cf30_0;  1 drivers
v0x22110f0_0 .net "memory_in_RegWriteM", 0 0, v0x220cce0_0;  1 drivers
v0x2213250_0 .net "memory_in_WriteRegM", 4 0, v0x220d160_0;  1 drivers
v0x22132f0_0 .net "memory_in_WritedataM", 31 0, v0x220d070_0;  1 drivers
v0x2213390_0 .net "memory_in_a0", 31 0, v0x220d200_0;  1 drivers
v0x2213430_0 .net "memory_in_instruction", 31 0, v0x220cab0_0;  1 drivers
v0x22134d0_0 .net "memory_in_syscall", 0 0, v0x220ca10_0;  1 drivers
v0x2213570_0 .net "memory_in_v0", 31 0, v0x220d2f0_0;  1 drivers
v0x2213610_0 .net "memory_reg_in_ALUOutput", 31 0, v0x21fc4d0_0;  1 drivers
v0x22136b0_0 .net "memory_reg_in_WriteDataE", 31 0, v0x21ff7c0_0;  1 drivers
v0x2213750_0 .net "memory_reg_in_WriteRegE", 4 0, v0x21ff880_0;  1 drivers
v0x22137f0_0 .net "memory_reg_in_a0", 31 0, v0x220acb0_0;  1 drivers
v0x2213890_0 .net "memory_reg_in_instruction", 31 0, v0x220ae70_0;  1 drivers
v0x2213980_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x220b130_0;  1 drivers
v0x2213a70_0 .net "memory_reg_in_mem_write", 0 0, v0x220abf0_0;  1 drivers
v0x2213b60_0 .net "memory_reg_in_reg_write", 0 0, v0x220b090_0;  1 drivers
v0x2213c50_0 .net "memory_reg_in_syscall", 0 0, v0x220a860_0;  1 drivers
v0x2213d40_0 .net "memory_reg_in_v0", 31 0, v0x220ad90_0;  1 drivers
v0x2213e30_0 .net "wb_in_ALUOutW", 31 0, v0x220e160_0;  1 drivers
v0x2213ed0_0 .net "wb_in_MemToRegW", 0 0, v0x220df90_0;  1 drivers
v0x2213f70_0 .net "wb_in_ReadDataW", 31 0, v0x220e030_0;  1 drivers
v0x2214010_0 .net "wb_in_WriteRegW", 4 0, v0x220e240_0;  1 drivers
v0x2214100_0 .net "wb_reg_in_ALUOut", 31 0, L_0x22259b0;  1 drivers
v0x22141f0_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x2225a20;  1 drivers
v0x22142e0_0 .net "wb_reg_in_RD", 31 0, v0x2206b00_0;  1 drivers
o0x7fae9ea8fbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2214380_0 .net "wb_reg_in_RegWriteW", 0 0, o0x7fae9ea8fbe8;  0 drivers
v0x2214470_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x22254c0;  1 drivers
S_0x21de350 .scope module, "decode_module" "decode" 2 138, 3 54 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 32 "pc_plus_4_decoded"
    .port_info 4 /INPUT 32 "instrD"
    .port_info 5 /INPUT 32 "write_from_wb"
    .port_info 6 /INPUT 32 "alu_out"
    .port_info 7 /INPUT 1 "forwardAD"
    .port_info 8 /INPUT 1 "forwardBD"
    .port_info 9 /INPUT 1 "regWriteW"
    .port_info 10 /OUTPUT 1 "out1"
    .port_info 11 /OUTPUT 32 "out1a"
    .port_info 12 /OUTPUT 32 "out1b"
    .port_info 13 /OUTPUT 32 "out1c"
    .port_info 14 /OUTPUT 1 "out2"
    .port_info 15 /OUTPUT 1 "out3"
    .port_info 16 /OUTPUT 3 "out4"
    .port_info 17 /OUTPUT 1 "out5"
    .port_info 18 /OUTPUT 1 "out6"
    .port_info 19 /OUTPUT 32 "out7"
    .port_info 20 /OUTPUT 32 "out8"
    .port_info 21 /OUTPUT 5 "out9"
    .port_info 22 /OUTPUT 5 "out10"
    .port_info 23 /OUTPUT 5 "out11"
    .port_info 24 /OUTPUT 32 "out12"
    .port_info 25 /OUTPUT 1 "out13"
    .port_info 26 /OUTPUT 32 "out14"
    .port_info 27 /OUTPUT 1 "out15"
    .port_info 28 /OUTPUT 1 "out16"
    .port_info 29 /OUTPUT 1 "out17"
    .port_info 30 /OUTPUT 1 "out18"
    .port_info 31 /OUTPUT 32 "out19"
    .port_info 32 /OUTPUT 32 "out20"
    .port_info 33 /OUTPUT 5 "out21"
    .port_info 34 /OUTPUT 5 "out22"
L_0x2224790 .functor NOT 1, v0x220f540_0, C4<0>, C4<0>, C4<0>;
L_0x22250b0 .functor BUFZ 32, v0x2208e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x21f8bc0_0 .net *"_s16", 29 0, L_0x2224b90;  1 drivers
L_0x7fae9ea43060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x21f8cc0_0 .net *"_s18", 1 0, L_0x7fae9ea43060;  1 drivers
v0x21f8da0_0 .net *"_s33", 25 0, L_0x22251c0;  1 drivers
v0x21f8e60_0 .net *"_s34", 31 0, L_0x22252e0;  1 drivers
L_0x7fae9ea430f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x21f8f40_0 .net *"_s37", 5 0, L_0x7fae9ea430f0;  1 drivers
v0x21f9070_0 .net *"_s38", 31 0, L_0x22255a0;  1 drivers
v0x21f9150_0 .net *"_s40", 29 0, L_0x22253d0;  1 drivers
L_0x7fae9ea43138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x21f9230_0 .net *"_s42", 1 0, L_0x7fae9ea43138;  1 drivers
v0x21f9310_0 .net "alu_out", 31 0, v0x220cfd0_0;  alias, 1 drivers
v0x21f9460_0 .net "clear", 0 0, o0x7fae9ea8d2a8;  alias, 0 drivers
v0x21f9520_0 .net "clk", 0 0, v0x220f540_0;  1 drivers
v0x21f95e0_0 .net "enable", 0 0, o0x7fae9ea8d308;  alias, 0 drivers
v0x21f96a0_0 .net "equalD_rs_input", 31 0, v0x21f64b0_0;  1 drivers
v0x21f97b0_0 .net "equalD_rt_input", 31 0, v0x21f6c60_0;  1 drivers
v0x21f98c0_0 .net "equals_output", 0 0, v0x21f4950_0;  1 drivers
v0x21f99b0_0 .net "forwardAD", 0 0, v0x2204210_0;  alias, 1 drivers
v0x21f9a50_0 .net "forwardBD", 0 0, v0x2204410_0;  alias, 1 drivers
v0x21f9c00_0 .net "instrD", 31 0, v0x2208e80_0;  alias, 1 drivers
v0x21f9ca0_0 .net "jal", 0 0, v0x21f5400_0;  1 drivers
v0x21f9d40_0 .net "jal_address", 31 0, v0x21f3d80_0;  1 drivers
v0x21f9de0_0 .net "memRead", 0 0, v0x21f5690_0;  1 drivers
v0x21f9e80_0 .net "out1", 0 0, v0x21f5bc0_0;  alias, 1 drivers
v0x21f9f20_0 .net "out10", 20 16, L_0x2225010;  alias, 1 drivers
v0x21f9fc0_0 .net "out11", 15 11, L_0x2225120;  alias, 1 drivers
v0x21fa080_0 .net "out12", 31 0, v0x21f8310_0;  alias, 1 drivers
v0x21fa140_0 .net "out13", 0 0, v0x21f58a0_0;  alias, 1 drivers
v0x21fa1e0_0 .net "out14", 31 0, v0x21b2200_0;  alias, 1 drivers
v0x21fa2b0_0 .net "out15", 0 0, L_0x2224d60;  alias, 1 drivers
v0x21fa380_0 .net "out16", 0 0, v0x21f5510_0;  alias, 1 drivers
v0x21fa450_0 .net "out17", 0 0, v0x21f55d0_0;  alias, 1 drivers
v0x21fa520_0 .net "out18", 0 0, v0x21f5290_0;  alias, 1 drivers
v0x21fa610_0 .net "out19", 31 0, o0x7fae9ea8d3c8;  alias, 0 drivers
v0x21fa6b0_0 .net "out1a", 31 0, L_0x22250b0;  alias, 1 drivers
v0x21f9af0_0 .net "out1b", 31 0, v0x21f7200_0;  alias, 1 drivers
v0x21fa960_0 .net "out1c", 31 0, v0x21f7ac0_0;  alias, 1 drivers
v0x21faa00_0 .net "out2", 0 0, v0x21f5b00_0;  alias, 1 drivers
v0x21faaa0_0 .net "out20", 31 0, L_0x22256e0;  alias, 1 drivers
v0x21fab40_0 .net "out21", 25 21, L_0x2224dd0;  alias, 1 drivers
v0x21fac20_0 .net "out22", 20 16, L_0x2224f70;  alias, 1 drivers
v0x21fad00_0 .net "out3", 0 0, v0x21f5750_0;  alias, 1 drivers
v0x21fadd0_0 .net "out4", 2 0, v0x21f50d0_0;  alias, 1 drivers
v0x21faea0_0 .net "out5", 0 0, v0x21f51d0_0;  alias, 1 drivers
v0x21faf70_0 .net "out6", 0 0, v0x21f5a40_0;  alias, 1 drivers
v0x21fb040_0 .net "out7", 31 0, v0x21f7550_0;  alias, 1 drivers
v0x21fb130_0 .net "out8", 31 0, v0x21f7640_0;  alias, 1 drivers
v0x21fb220_0 .net "out9", 25 21, L_0x2224e70;  alias, 1 drivers
v0x21fb2e0_0 .net "pc_plus_4_decoded", 31 0, v0x2208f50_0;  alias, 1 drivers
v0x21fb3f0_0 .net "regWriteW", 0 0, v0x220dea0_0;  alias, 1 drivers
v0x21fb490_0 .net "write_data", 31 0, v0x21f8a40_0;  1 drivers
v0x21fb580_0 .net "write_from_wb", 31 0, v0x220ed70_0;  alias, 1 drivers
L_0x22245c0 .part v0x2208e80_0, 26, 6;
L_0x2224660 .part v0x2208e80_0, 0, 6;
L_0x2224800 .part v0x2208e80_0, 21, 5;
L_0x22248a0 .part v0x2208e80_0, 16, 5;
L_0x2224940 .part v0x2208e80_0, 0, 5;
L_0x22249e0 .part v0x2208e80_0, 0, 16;
L_0x2224b90 .part v0x21f8310_0, 0, 30;
L_0x2224cc0 .concat [ 2 30 0 0], L_0x7fae9ea43060, L_0x2224b90;
L_0x2224dd0 .part v0x2208e80_0, 21, 5;
L_0x2224e70 .part v0x2208e80_0, 21, 5;
L_0x2224f70 .part v0x2208e80_0, 16, 5;
L_0x2225010 .part v0x2208e80_0, 16, 5;
L_0x2225120 .part v0x2208e80_0, 11, 5;
L_0x22251c0 .part v0x2208e80_0, 0, 26;
L_0x22252e0 .concat [ 26 6 0 0], L_0x22251c0, L_0x7fae9ea430f0;
L_0x22253d0 .part L_0x22252e0, 0, 30;
L_0x22255a0 .concat [ 2 30 0 0], L_0x7fae9ea43138, L_0x22253d0;
L_0x22256e0 .arith/sum 32, L_0x22255a0, v0x2208f50_0;
S_0x21c8350 .scope module, "add_for_branch" "adder" 3 109, 4 11 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x21b2200_0 .var "adder_out", 31 0;
v0x21f3890_0 .net "in1", 31 0, L_0x2224cc0;  1 drivers
v0x21f3970_0 .net "in2", 31 0, v0x2208f50_0;  alias, 1 drivers
E_0x21bfc40 .event edge, v0x21f3890_0;
S_0x21f3ae0 .scope module, "add_for_jal" "adder" 3 110, 4 11 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x21f3d80_0 .var "adder_out", 31 0;
v0x21f3e80_0 .net "in1", 31 0, v0x2208f50_0;  alias, 1 drivers
L_0x7fae9ea430a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x21f3f70_0 .net "in2", 31 0, L_0x7fae9ea430a8;  1 drivers
E_0x21f3d00 .event edge, v0x21f3970_0;
S_0x21f40c0 .scope module, "branch_and" "and_gate" 3 115, 5 11 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "c"
L_0x2224d60 .functor AND 1, v0x21f4950_0, v0x21f5290_0, C4<1>, C4<1>;
v0x21f4310_0 .net "a", 0 0, v0x21f4950_0;  alias, 1 drivers
v0x21f43d0_0 .net "b", 0 0, v0x21f5290_0;  alias, 1 drivers
v0x21f4490_0 .net "c", 0 0, L_0x2224d60;  alias, 1 drivers
S_0x21f45e0 .scope module, "branch_logic" "equals" 3 114, 6 10 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_0"
    .port_info 1 /INPUT 32 "input_1"
    .port_info 2 /OUTPUT 1 "equal_inputs"
P_0x21f47b0 .param/l "SIZE" 0 6 20, +C4<00000000000000000000000000011111>;
v0x21f4950_0 .var "equal_inputs", 0 0;
v0x21f4a40_0 .net "input_0", 31 0, v0x21f64b0_0;  alias, 1 drivers
v0x21f4b00_0 .net "input_1", 31 0, v0x21f6c60_0;  alias, 1 drivers
E_0x21f48a0 .event edge, v0x21f4a40_0, v0x21f4b00_0;
S_0x21f4c70 .scope module, "controller" "control" 3 106, 7 23 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "jal"
    .port_info 5 /OUTPUT 1 "jumpRegister"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "memRead"
    .port_info 8 /OUTPUT 1 "memToReg"
    .port_info 9 /OUTPUT 3 "aluOp"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "aluSrc"
    .port_info 12 /OUTPUT 1 "regWrite"
    .port_info 13 /OUTPUT 1 "syscall"
v0x21f50d0_0 .var "aluOp", 2 0;
v0x21f51d0_0 .var "aluSrc", 0 0;
v0x21f5290_0 .var "branch", 0 0;
v0x21f5360_0 .net "funcCode", 5 0, L_0x2224660;  1 drivers
v0x21f5400_0 .var "jal", 0 0;
v0x21f5510_0 .var "jump", 0 0;
v0x21f55d0_0 .var "jumpRegister", 0 0;
v0x21f5690_0 .var "memRead", 0 0;
v0x21f5750_0 .var "memToReg", 0 0;
v0x21f58a0_0 .var "memWrite", 0 0;
v0x21f5960_0 .net "opcode", 31 26, L_0x22245c0;  1 drivers
v0x21f5a40_0 .var "regDst", 0 0;
v0x21f5b00_0 .var "regWrite", 0 0;
v0x21f5bc0_0 .var "syscall", 0 0;
E_0x21f5070 .event edge, v0x21f5960_0, v0x21f5360_0;
S_0x21f5ec0 .scope module, "rd1_mux" "mux" 3 112, 8 12 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x21f6040 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x21f6200_0 .net "ctrl", 0 0, v0x2204210_0;  alias, 1 drivers
v0x21f62e0_0 .net "input_one", 31 0, v0x220cfd0_0;  alias, 1 drivers
v0x21f63c0_0 .net "input_zero", 31 0, v0x21f7550_0;  alias, 1 drivers
v0x21f64b0_0 .var "out", 31 0;
E_0x21f6180 .event edge, v0x21f6200_0, v0x21f63c0_0, v0x21f62e0_0;
S_0x21f6630 .scope module, "rd2_mux" "mux" 3 113, 8 12 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x21f6800 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x21f69c0_0 .net "ctrl", 0 0, v0x2204410_0;  alias, 1 drivers
v0x21f6aa0_0 .net "input_one", 31 0, v0x220cfd0_0;  alias, 1 drivers
v0x21f6b90_0 .net "input_zero", 31 0, v0x21f7640_0;  alias, 1 drivers
v0x21f6c60_0 .var "out", 31 0;
E_0x21f6940 .event edge, v0x21f69c0_0, v0x21f6b90_0, v0x21f62e0_0;
S_0x21f6de0 .scope module, "regs" "registers" 3 107, 9 22 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal"
    .port_info 2 /INPUT 1 "reg_write"
    .port_info 3 /INPUT 5 "reg1"
    .port_info 4 /INPUT 5 "reg2"
    .port_info 5 /INPUT 5 "write_reg"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read1"
    .port_info 8 /OUTPUT 32 "read2"
    .port_info 9 /OUTPUT 32 "v0"
    .port_info 10 /OUTPUT 32 "a0"
v0x21f7200_0 .var "a0", 31 0;
v0x21f7300_0 .net "clk", 0 0, L_0x2224790;  1 drivers
v0x21f73c0_0 .var/i "i", 31 0;
v0x21f7480_0 .net "jal", 0 0, v0x21f5400_0;  alias, 1 drivers
v0x21f7550_0 .var "read1", 31 0;
v0x21f7640_0 .var "read2", 31 0;
v0x21f7710_0 .net "reg1", 25 21, L_0x2224800;  1 drivers
v0x21f77d0_0 .net "reg2", 20 16, L_0x22248a0;  1 drivers
v0x21f78b0 .array "reg_mem", 0 31, 31 0;
v0x21f7a00_0 .net "reg_write", 0 0, v0x220dea0_0;  alias, 1 drivers
v0x21f7ac0_0 .var "v0", 31 0;
v0x21f7ba0_0 .net "write_data", 31 0, v0x21f8a40_0;  alias, 1 drivers
v0x21f7c80_0 .net "write_reg", 4 0, L_0x2224940;  1 drivers
E_0x21f7120 .event negedge, v0x21f7300_0;
E_0x21f71a0 .event posedge, v0x21f7300_0;
S_0x21f7f20 .scope module, "signs" "sign_extend" 3 108, 10 11 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x21f8210_0 .net "in", 15 0, L_0x22249e0;  1 drivers
v0x21f8310_0 .var "out", 31 0;
E_0x21f8190 .event edge, v0x21f8210_0;
S_0x21f8450 .scope module, "write_mux" "mux" 3 111, 8 12 0, S_0x21de350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x21f85d0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x21f87a0_0 .net "ctrl", 0 0, v0x21f5400_0;  alias, 1 drivers
v0x21f88b0_0 .net "input_one", 31 0, v0x21f3d80_0;  alias, 1 drivers
v0x21f8970_0 .net "input_zero", 31 0, v0x220ed70_0;  alias, 1 drivers
v0x21f8a40_0 .var "out", 31 0;
E_0x21f86a0 .event edge, v0x21f5400_0, v0x21f8970_0, v0x21f3d80_0;
S_0x21fbba0 .scope module, "execute_module" "execute" 2 160, 11 3 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControlE"
    .port_info 1 /INPUT 1 "ALUSrcE"
    .port_info 2 /INPUT 1 "RegDstE"
    .port_info 3 /INPUT 32 "reg1"
    .port_info 4 /INPUT 32 "reg2"
    .port_info 5 /INPUT 5 "RsE"
    .port_info 6 /INPUT 5 "RtE"
    .port_info 7 /INPUT 5 "RdE"
    .port_info 8 /INPUT 32 "SignImmE"
    .port_info 9 /INPUT 2 "ForwardAE"
    .port_info 10 /INPUT 2 "ForwardBE"
    .port_info 11 /INPUT 32 "ForwardMemVal"
    .port_info 12 /INPUT 32 "ForwardExecVal"
    .port_info 13 /OUTPUT 5 "RsEHazard"
    .port_info 14 /OUTPUT 5 "RtEHazard"
    .port_info 15 /OUTPUT 32 "ALUOutput"
    .port_info 16 /OUTPUT 32 "WriteDataE"
    .port_info 17 /OUTPUT 5 "WriteRegE"
    .port_info 18 /OUTPUT 5 "Hazard_WriteRegE"
v0x21fe770_0 .net "ALUControlE", 2 0, v0x220b1d0_0;  alias, 1 drivers
v0x21fe850_0 .net "ALUOutput", 31 0, v0x21fc4d0_0;  alias, 1 drivers
v0x21fe920_0 .net "ALUSrcE", 0 0, v0x220b2e0_0;  alias, 1 drivers
v0x21fea20_0 .net "ForwardAE", 1 0, v0x2204320_0;  alias, 1 drivers
v0x21feaf0_0 .net "ForwardBE", 1 0, v0x2204500_0;  alias, 1 drivers
v0x21febe0_0 .net "ForwardExecVal", 31 0, o0x7fae9ea8dd88;  alias, 0 drivers
v0x21fecd0_0 .net "ForwardHandlingReg2ALU", 31 0, v0x21fd620_0;  1 drivers
v0x21fedc0_0 .net "ForwardMemVal", 31 0, o0x7fae9ea8dd58;  alias, 0 drivers
v0x21feeb0_0 .var "Hazard_WriteRegE", 4 0;
v0x21ff020_0 .net "RdE", 4 0, v0x220a9f0_0;  alias, 1 drivers
v0x21ff0e0_0 .net "RegDstE", 0 0, v0x220b3d0_0;  alias, 1 drivers
v0x21ff180_0 .net "RsE", 4 0, v0x220b7e0_0;  alias, 1 drivers
v0x21ff220_0 .var "RsEHazard", 4 0;
v0x21ff300_0 .net "RtE", 4 0, v0x220a900_0;  alias, 1 drivers
v0x21ff3c0_0 .var "RtEHazard", 4 0;
v0x21ff480_0 .net "SignImmE", 31 0, v0x220aae0_0;  alias, 1 drivers
v0x21ff570_0 .net "SrcAE", 31 0, v0x21fcd40_0;  1 drivers
v0x21ff720_0 .net "SrcBE", 31 0, v0x21fde20_0;  1 drivers
v0x21ff7c0_0 .var "WriteDataE", 31 0;
v0x21ff880_0 .var "WriteRegE", 4 0;
v0x21ff960_0 .net "WriteRegE_internal", 4 0, v0x21fe5e0_0;  1 drivers
v0x21ffa20_0 .net "reg1", 31 0, v0x220a700_0;  alias, 1 drivers
v0x21ffac0_0 .net "reg2", 31 0, v0x220b6d0_0;  alias, 1 drivers
E_0x21fbef0 .event edge, v0x21fd620_0, v0x21fe5e0_0;
S_0x21fbf50 .scope module, "ALUE" "alu" 11 51, 12 13 0, S_0x21fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
v0x21fc230_0 .net "aluop", 2 0, v0x220b1d0_0;  alias, 1 drivers
v0x21fc330_0 .net "read_data1", 31 0, v0x21fcd40_0;  alias, 1 drivers
v0x21fc410_0 .net "read_data2", 31 0, v0x21fde20_0;  alias, 1 drivers
v0x21fc4d0_0 .var "result", 31 0;
E_0x21fc1b0 .event edge, v0x21fc230_0, v0x21fc330_0, v0x21fc410_0;
S_0x21fc660 .scope module, "Mux3SrcAE" "mux3" 11 48, 13 13 0, S_0x21fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x21fc850 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x21fc990_0 .net "ctrl", 1 0, v0x2204320_0;  alias, 1 drivers
v0x21fca90_0 .net "input_00", 31 0, v0x220a700_0;  alias, 1 drivers
v0x21fcb70_0 .net "input_01", 31 0, o0x7fae9ea8dd58;  alias, 0 drivers
v0x21fcc60_0 .net "input_10", 31 0, o0x7fae9ea8dd88;  alias, 0 drivers
v0x21fcd40_0 .var "out", 31 0;
E_0x21fc920 .event edge, v0x21fc990_0, v0x21fca90_0, v0x21fcb70_0, v0x21fcc60_0;
S_0x21fcf00 .scope module, "Mux3SrcBe" "mux3" 11 49, 13 13 0, S_0x21fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctrl"
    .port_info 1 /INPUT 32 "input_00"
    .port_info 2 /INPUT 32 "input_01"
    .port_info 3 /INPUT 32 "input_10"
    .port_info 4 /OUTPUT 32 "out"
P_0x21fd080 .param/l "SIZE" 0 13 21, +C4<00000000000000000000000000011111>;
v0x21fd290_0 .net "ctrl", 1 0, v0x2204500_0;  alias, 1 drivers
v0x21fd370_0 .net "input_00", 31 0, v0x220b6d0_0;  alias, 1 drivers
v0x21fd450_0 .net "input_01", 31 0, o0x7fae9ea8dd58;  alias, 0 drivers
v0x21fd550_0 .net "input_10", 31 0, o0x7fae9ea8dd88;  alias, 0 drivers
v0x21fd620_0 .var "out", 31 0;
E_0x21fd150 .event edge, v0x21fd290_0, v0x21fd370_0, v0x21fcb70_0, v0x21fcc60_0;
S_0x21fd7d0 .scope module, "MuxSrcBE" "mux" 11 50, 8 12 0, S_0x21fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x21fd9a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x21fdb60_0 .net "ctrl", 0 0, v0x220b2e0_0;  alias, 1 drivers
v0x21fdc40_0 .net "input_one", 31 0, v0x220aae0_0;  alias, 1 drivers
v0x21fdd20_0 .net "input_zero", 31 0, v0x21fd620_0;  alias, 1 drivers
v0x21fde20_0 .var "out", 31 0;
E_0x21fdae0 .event edge, v0x21fdb60_0, v0x21fd620_0, v0x21fdc40_0;
S_0x21fdf80 .scope module, "MuxWriteRegE" "mux" 11 47, 8 12 0, S_0x21fbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 5 "input_zero"
    .port_info 2 /INPUT 5 "input_one"
    .port_info 3 /OUTPUT 5 "out"
P_0x21fe1a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000000100>;
v0x21fe330_0 .net "ctrl", 0 0, v0x220b3d0_0;  alias, 1 drivers
v0x21fe410_0 .net "input_one", 4 0, v0x220a9f0_0;  alias, 1 drivers
v0x21fe4f0_0 .net "input_zero", 4 0, v0x220a900_0;  alias, 1 drivers
v0x21fe5e0_0 .var "out", 4 0;
E_0x21fe2b0 .event edge, v0x21fe330_0, v0x21fe4f0_0, v0x21fe410_0;
S_0x21ffe70 .scope module, "fetch_module" "fetch" 2 126, 14 20 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "jump"
    .port_info 1 /INPUT 1 "jump_reg"
    .port_info 2 /INPUT 1 "branch"
    .port_info 3 /INPUT 32 "branch_addr"
    .port_info 4 /INPUT 32 "jump_reg_addr"
    .port_info 5 /INPUT 32 "jump_addr"
    .port_info 6 /INPUT 1 "enable"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "instr"
    .port_info 9 /OUTPUT 32 "pc_plus_4"
v0x2202bd0_0 .net "branch", 0 0, L_0x2224d60;  alias, 1 drivers
v0x2202c90_0 .net "branch_addr", 31 0, v0x21b2200_0;  alias, 1 drivers
v0x2202d50_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
L_0x7fae9ea43018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2202e40_0 .net "constant_four", 31 0, L_0x7fae9ea43018;  1 drivers
v0x2202ee0_0 .net "enable", 0 0, v0x2204dd0_0;  alias, 1 drivers
v0x2202fd0_0 .net "if_jump", 31 0, v0x22016a0_0;  1 drivers
v0x22030c0_0 .var "instr", 31 0;
v0x2203180_0 .net "instr_internal", 31 0, v0x2200560_0;  1 drivers
v0x2203240_0 .net "jump", 0 0, v0x21f5510_0;  alias, 1 drivers
v0x2203370_0 .net "jump_addr", 31 0, L_0x22256e0;  alias, 1 drivers
v0x2203410_0 .net "jump_or_not", 31 0, v0x2200ea0_0;  1 drivers
v0x2203520_0 .net "jump_reg", 0 0, v0x21f55d0_0;  alias, 1 drivers
v0x22035c0_0 .net "jump_reg_addr", 31 0, o0x7fae9ea8d3c8;  alias, 0 drivers
v0x22036d0_0 .net "pc", 31 0, v0x2201e30_0;  1 drivers
v0x22037e0_0 .net "pc_f", 31 0, v0x2202a60_0;  1 drivers
v0x22038a0_0 .var "pc_plus_4", 31 0;
v0x2203980_0 .net "pc_plus_4_internal", 31 0, v0x2202230_0;  1 drivers
E_0x2200150 .event edge, v0x2200de0_0, v0x2200560_0;
S_0x2200190 .scope module, "instr_mem" "instruction_memory" 14 59, 15 11 0, S_0x21ffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x2200460_0 .net "addr", 31 0, v0x2202a60_0;  alias, 1 drivers
v0x2200560_0 .var "instruction", 31 0;
v0x2200640 .array "memory", 1052672 1048576, 31 0;
v0x2200710_0 .var "real_addr", 31 0;
E_0x22003e0 .event edge, v0x2200460_0;
S_0x2200850 .scope module, "jump_mux" "mux" 14 55, 8 12 0, S_0x21ffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x2200a20 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x2200bf0_0 .net "ctrl", 0 0, v0x21f5510_0;  alias, 1 drivers
v0x2200d00_0 .net "input_one", 31 0, v0x22016a0_0;  alias, 1 drivers
v0x2200de0_0 .net "input_zero", 31 0, v0x2202230_0;  alias, 1 drivers
v0x2200ea0_0 .var "out", 31 0;
E_0x2200af0 .event edge, v0x21f5510_0, v0x2200de0_0, v0x2200d00_0;
S_0x2201030 .scope module, "jump_reg_mux" "mux" 14 54, 8 12 0, S_0x21ffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x2201200 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x22013d0_0 .net "ctrl", 0 0, v0x21f55d0_0;  alias, 1 drivers
v0x22014e0_0 .net "input_one", 31 0, o0x7fae9ea8d3c8;  alias, 0 drivers
v0x22015a0_0 .net "input_zero", 31 0, L_0x22256e0;  alias, 1 drivers
v0x22016a0_0 .var "out", 31 0;
E_0x22012d0 .event edge, v0x21f55d0_0, v0x21faaa0_0, v0x21fa610_0;
S_0x22017e0 .scope module, "next_pc" "mux" 14 56, 8 12 0, S_0x21ffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x22019b0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x2201b70_0 .net "ctrl", 0 0, L_0x2224d60;  alias, 1 drivers
v0x2201c80_0 .net "input_one", 31 0, v0x21b2200_0;  alias, 1 drivers
v0x2201d90_0 .net "input_zero", 31 0, v0x2200ea0_0;  alias, 1 drivers
v0x2201e30_0 .var "out", 31 0;
E_0x2201af0 .event edge, v0x21f4490_0, v0x2200ea0_0, v0x21b2200_0;
S_0x2201fa0 .scope module, "plus_4" "adder" 14 53, 4 11 0, S_0x21ffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "adder_out"
v0x2202230_0 .var "adder_out", 31 0;
v0x2202310_0 .net "in1", 31 0, v0x2202a60_0;  alias, 1 drivers
v0x22023b0_0 .net "in2", 31 0, L_0x7fae9ea43018;  alias, 1 drivers
S_0x2202500 .scope module, "so_fetch" "reg_f" 14 57, 16 12 0, S_0x21ffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /OUTPUT 32 "out1"
v0x22027d0_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
v0x22028c0_0 .net "enable", 0 0, v0x2204dd0_0;  alias, 1 drivers
v0x2202960_0 .net "in1", 31 0, v0x2201e30_0;  alias, 1 drivers
v0x2202a60_0 .var "out1", 31 0;
E_0x2202770 .event posedge, v0x21f9520_0;
S_0x2203cb0 .scope module, "hazard_module" "hazard" 2 190, 17 31 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "branchD"
    .port_info 2 /INPUT 5 "RsD"
    .port_info 3 /INPUT 5 "RtD"
    .port_info 4 /INPUT 5 "RsE"
    .port_info 5 /INPUT 5 "RtE"
    .port_info 6 /INPUT 1 "MemToRegE"
    .port_info 7 /INPUT 1 "RegWriteE"
    .port_info 8 /INPUT 5 "WriteRegE"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /INPUT 1 "MemToRegM"
    .port_info 11 /INPUT 1 "RegWriteM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "RegWriteW"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
L_0x2225c00 .functor AND 1, v0x21f5290_0, v0x220aff0_0, C4<1>, C4<1>;
L_0x2225f60 .functor OR 1, L_0x2225c70, L_0x2225da0, C4<0>, C4<0>;
L_0x2225fd0 .functor AND 1, L_0x2225c00, L_0x2225f60, C4<1>, C4<1>;
L_0x2226040 .functor AND 1, v0x21f5290_0, v0x220cba0_0, C4<1>, C4<1>;
L_0x2226280 .functor OR 1, L_0x22260b0, L_0x22261e0, C4<0>, C4<0>;
L_0x2226340 .functor AND 1, L_0x2226040, L_0x2226280, C4<1>, C4<1>;
L_0x2226450 .functor OR 1, L_0x2225fd0, L_0x2226340, C4<0>, C4<0>;
L_0x2226770 .functor AND 1, L_0x2226600, v0x220af50_0, C4<1>, C4<1>;
L_0x2226830 .functor OR 1, L_0x2226560, L_0x2226770, C4<0>, C4<0>;
v0x2204130_0 .var "FlushE", 0 0;
v0x2204210_0 .var "ForwardAD", 0 0;
v0x2204320_0 .var "ForwardAE", 1 0;
v0x2204410_0 .var "ForwardBD", 0 0;
v0x2204500_0 .var "ForwardBE", 1 0;
v0x2204640_0 .net "MemToRegE", 0 0, v0x220af50_0;  alias, 1 drivers
v0x2204700_0 .net "MemToRegM", 0 0, v0x220cba0_0;  alias, 1 drivers
v0x22047c0_0 .net "RegWriteE", 0 0, v0x220aff0_0;  alias, 1 drivers
v0x2204880_0 .net "RegWriteM", 0 0, v0x220cc40_0;  alias, 1 drivers
v0x22049d0_0 .net "RegWriteW", 0 0, v0x220e320_0;  alias, 1 drivers
v0x2204a90_0 .net "RsD", 4 0, L_0x2224dd0;  alias, 1 drivers
v0x2204b50_0 .net "RsE", 4 0, v0x21ff220_0;  alias, 1 drivers
v0x2204bf0_0 .net "RtD", 4 0, L_0x2224f70;  alias, 1 drivers
v0x2204c90_0 .net "RtE", 4 0, v0x21ff3c0_0;  alias, 1 drivers
v0x2204d30_0 .var "StallD", 0 0;
v0x2204dd0_0 .var "StallF", 0 0;
v0x2204e70_0 .net "WriteRegE", 4 0, v0x21feeb0_0;  alias, 1 drivers
v0x2205020_0 .net "WriteRegM", 4 0, L_0x22258b0;  alias, 1 drivers
v0x22050c0_0 .net "WriteRegW", 4 0, L_0x2225b90;  alias, 1 drivers
v0x2205160_0 .net *"_s0", 0 0, L_0x2225c00;  1 drivers
v0x2205220_0 .net *"_s10", 0 0, L_0x2226040;  1 drivers
v0x22052e0_0 .net *"_s12", 0 0, L_0x22260b0;  1 drivers
v0x22053a0_0 .net *"_s14", 0 0, L_0x22261e0;  1 drivers
v0x2205460_0 .net *"_s16", 0 0, L_0x2226280;  1 drivers
v0x2205520_0 .net *"_s18", 0 0, L_0x2226340;  1 drivers
v0x22055e0_0 .net *"_s2", 0 0, L_0x2225c70;  1 drivers
v0x22056a0_0 .net *"_s22", 0 0, L_0x2226560;  1 drivers
v0x2205760_0 .net *"_s24", 0 0, L_0x2226600;  1 drivers
v0x2205820_0 .net *"_s26", 0 0, L_0x2226770;  1 drivers
v0x22058e0_0 .net *"_s4", 0 0, L_0x2225da0;  1 drivers
v0x22059a0_0 .net *"_s6", 0 0, L_0x2225f60;  1 drivers
v0x2205a60_0 .net *"_s8", 0 0, L_0x2225fd0;  1 drivers
v0x2205b20_0 .net "branchD", 0 0, v0x21f5290_0;  alias, 1 drivers
v0x2204f10_0 .net "branchStall", 0 0, L_0x2226450;  1 drivers
v0x2205dd0_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
v0x2205e70_0 .net "lwStall", 0 0, L_0x2226830;  1 drivers
L_0x2225c70 .cmp/eq 5, v0x21feeb0_0, L_0x2224dd0;
L_0x2225da0 .cmp/eq 5, v0x21feeb0_0, L_0x2224f70;
L_0x22260b0 .cmp/eq 5, L_0x22258b0, L_0x2224dd0;
L_0x22261e0 .cmp/eq 5, L_0x22258b0, L_0x2224f70;
L_0x2226560 .cmp/eq 5, L_0x2224dd0, v0x21ff3c0_0;
L_0x2226600 .cmp/eq 5, L_0x2224f70, v0x21ff3c0_0;
S_0x2206240 .scope module, "memory_module" "memory" 2 175, 18 29 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemToRegM"
    .port_info 3 /INPUT 1 "MemWriteM"
    .port_info 4 /INPUT 32 "instruction"
    .port_info 5 /INPUT 32 "v0"
    .port_info 6 /INPUT 32 "a0"
    .port_info 7 /INPUT 32 "ALUOutM"
    .port_info 8 /INPUT 32 "WriteDataM"
    .port_info 9 /INPUT 5 "WriteRegM"
    .port_info 10 /OUTPUT 1 "RegWriteW"
    .port_info 11 /OUTPUT 1 "MemtoRegM_out"
    .port_info 12 /OUTPUT 32 "RD"
    .port_info 13 /OUTPUT 5 "WriteRegM_out"
    .port_info 14 /OUTPUT 5 "WriteRegM_out_hazard"
    .port_info 15 /OUTPUT 32 "ALUOutW"
L_0x22254c0 .functor BUFZ 5, v0x220d160_0, C4<00000>, C4<00000>, C4<00000>;
L_0x22258b0 .functor BUFZ 5, v0x220d160_0, C4<00000>, C4<00000>, C4<00000>;
L_0x22259b0 .functor BUFZ 32, v0x220cfd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2225a20 .functor BUFZ 1, v0x220cd80_0, C4<0>, C4<0>, C4<0>;
L_0x2225a90 .functor BUFZ 1, v0x220ca10_0, C4<0>, C4<0>, C4<0>;
v0x2207740_0 .net "ALUOutM", 31 0, v0x220cfd0_0;  alias, 1 drivers
v0x22078b0_0 .net "ALUOutW", 31 0, L_0x22259b0;  alias, 1 drivers
v0x2207990_0 .net "MemToRegM", 0 0, v0x220cd80_0;  alias, 1 drivers
v0x2207a30_0 .net "MemWriteM", 0 0, v0x220cf30_0;  alias, 1 drivers
v0x2207ad0_0 .net "MemtoRegM_out", 0 0, L_0x2225a20;  alias, 1 drivers
v0x2207b70_0 .net "RD", 31 0, v0x2206b00_0;  alias, 1 drivers
v0x2207c30_0 .net "RegWriteM", 0 0, v0x220cce0_0;  alias, 1 drivers
v0x2207cd0_0 .net "RegWriteW", 0 0, o0x7fae9ea8fbe8;  alias, 0 drivers
v0x2207d90_0 .net "WriteDataM", 31 0, v0x220d070_0;  alias, 1 drivers
v0x2207ee0_0 .net "WriteRegM", 4 0, v0x220d160_0;  alias, 1 drivers
v0x2207fa0_0 .net "WriteRegM_out", 4 0, L_0x22254c0;  alias, 1 drivers
v0x2208080_0 .net "WriteRegM_out_hazard", 4 0, L_0x22258b0;  alias, 1 drivers
v0x2208170_0 .net "a0", 31 0, v0x220d200_0;  alias, 1 drivers
v0x2208240_0 .net "instruction", 31 0, v0x220cab0_0;  alias, 1 drivers
v0x2208310_0 .net "syscall", 0 0, v0x220ca10_0;  alias, 1 drivers
v0x22083e0_0 .net "syscall_out", 0 0, L_0x2225a90;  1 drivers
v0x2208480_0 .net "v0", 31 0, v0x220d2f0_0;  alias, 1 drivers
S_0x22065e0 .scope module, "my_data_memory" "data_memory" 18 48, 19 13 0, S_0x2206240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /OUTPUT 32 "read_data"
v0x22068c0_0 .net "address", 31 0, v0x220cfd0_0;  alias, 1 drivers
v0x22069a0 .array "data_mem", 2147483644 2147418112, 31 0;
v0x2206a60_0 .net "mem_write", 0 0, v0x220cf30_0;  alias, 1 drivers
v0x2206b00_0 .var "read_data", 31 0;
v0x2206be0_0 .net "write_data", 31 0, v0x220d070_0;  alias, 1 drivers
E_0x2206840 .event edge, v0x21f62e0_0, v0x2206a60_0;
S_0x2206d90 .scope module, "my_sys_call" "system_call" 18 49, 20 11 0, S_0x2206240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
v0x2207090_0 .net "a0", 31 0, v0x220d200_0;  alias, 1 drivers
v0x2207190_0 .var/i "clk_counter", 31 0;
v0x2207270_0 .net "instruction", 31 0, v0x220cab0_0;  alias, 1 drivers
v0x2207330_0 .var/i "num_instructions", 31 0;
v0x2207410_0 .net "syscall_control", 0 0, v0x220ca10_0;  alias, 1 drivers
v0x2207520_0 .var/real "time_var", 0 0;
v0x22075e0_0 .net "v0", 31 0, v0x220d2f0_0;  alias, 1 drivers
E_0x2206ff0 .event edge, v0x2207270_0;
E_0x2207050/0 .event edge, v0x2207190_0, v0x2207270_0, v0x2207410_0, v0x22075e0_0;
E_0x2207050/1 .event edge, v0x2207090_0;
E_0x2207050 .event/or E_0x2207050/0, E_0x2207050/1;
S_0x2208840 .scope module, "reg_d_module" "reg_d" 2 134, 21 15 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clr"
    .port_info 3 /INPUT 32 "in1"
    .port_info 4 /INPUT 32 "in2"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
v0x2208a70_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
v0x2208ba0_0 .net "clr", 0 0, v0x2204d30_0;  alias, 1 drivers
v0x2208c70_0 .net "enable", 0 0, o0x7fae9ea8ffa8;  alias, 0 drivers
v0x2208d40_0 .net "in1", 31 0, v0x22030c0_0;  alias, 1 drivers
v0x2208de0_0 .net "in2", 31 0, v0x22038a0_0;  alias, 1 drivers
v0x2208e80_0 .var "out1", 31 0;
v0x2208f50_0 .var "out2", 31 0;
S_0x2209110 .scope module, "reg_e_module" "reg_e" 2 150, 22 47 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 3 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /INPUT 32 "in14"
    .port_info 16 /INPUT 32 "in15"
    .port_info 17 /INPUT 32 "in16"
    .port_info 18 /OUTPUT 1 "out1"
    .port_info 19 /OUTPUT 1 "out2"
    .port_info 20 /OUTPUT 1 "out3"
    .port_info 21 /OUTPUT 3 "out4"
    .port_info 22 /OUTPUT 1 "out5"
    .port_info 23 /OUTPUT 1 "out6"
    .port_info 24 /OUTPUT 32 "out7"
    .port_info 25 /OUTPUT 32 "out8"
    .port_info 26 /OUTPUT 5 "out9"
    .port_info 27 /OUTPUT 5 "out10"
    .port_info 28 /OUTPUT 5 "out11"
    .port_info 29 /OUTPUT 32 "out12"
    .port_info 30 /OUTPUT 1 "out13"
    .port_info 31 /OUTPUT 32 "out14"
    .port_info 32 /OUTPUT 32 "out15"
    .port_info 33 /OUTPUT 32 "out16"
    .port_info 34 /OUTPUT 1 "out17"
    .port_info 35 /OUTPUT 1 "out18"
v0x2209780_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
v0x2209840_0 .net "clr", 0 0, v0x2204130_0;  alias, 1 drivers
v0x2209930_0 .net "in1", 0 0, v0x21f5bc0_0;  alias, 1 drivers
v0x2209a50_0 .net "in10", 20 16, L_0x2225010;  alias, 1 drivers
v0x2209af0_0 .net "in11", 15 11, L_0x2225120;  alias, 1 drivers
v0x2209be0_0 .net "in12", 31 0, v0x21f8310_0;  alias, 1 drivers
v0x2209cd0_0 .net "in13", 0 0, v0x21f58a0_0;  alias, 1 drivers
v0x2209dc0_0 .net "in14", 31 0, v0x21f7200_0;  alias, 1 drivers
v0x2209eb0_0 .net "in15", 31 0, v0x21f7ac0_0;  alias, 1 drivers
v0x2209fe0_0 .net "in16", 31 0, L_0x22250b0;  alias, 1 drivers
v0x220a0a0_0 .net "in2", 0 0, v0x21f5b00_0;  alias, 1 drivers
v0x220a190_0 .net "in3", 0 0, v0x21f5750_0;  alias, 1 drivers
v0x220a280_0 .net "in4", 2 0, v0x21f50d0_0;  alias, 1 drivers
v0x220a370_0 .net "in5", 0 0, v0x21f51d0_0;  alias, 1 drivers
v0x220a460_0 .net "in6", 0 0, v0x21f5a40_0;  alias, 1 drivers
v0x220a550_0 .net "in7", 31 0, v0x21f7550_0;  alias, 1 drivers
v0x220a610_0 .net "in8", 31 0, v0x21f7640_0;  alias, 1 drivers
v0x220a7c0_0 .net "in9", 25 21, L_0x2224e70;  alias, 1 drivers
v0x220a860_0 .var "out1", 0 0;
v0x220a900_0 .var "out10", 20 16;
v0x220a9f0_0 .var "out11", 15 11;
v0x220aae0_0 .var "out12", 31 0;
v0x220abf0_0 .var "out13", 0 0;
v0x220acb0_0 .var "out14", 31 0;
v0x220ad90_0 .var "out15", 31 0;
v0x220ae70_0 .var "out16", 31 0;
v0x220af50_0 .var "out17", 0 0;
v0x220aff0_0 .var "out18", 0 0;
v0x220b090_0 .var "out2", 0 0;
v0x220b130_0 .var "out3", 0 0;
v0x220b1d0_0 .var "out4", 2 0;
v0x220b2e0_0 .var "out5", 0 0;
v0x220b3d0_0 .var "out6", 0 0;
v0x220a700_0 .var "out7", 31 0;
v0x220b6d0_0 .var "out8", 31 0;
v0x220b7e0_0 .var "out9", 25 21;
S_0x220be30 .scope module, "reg_m_module" "reg_m" 2 167, 23 32 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in2"
    .port_info 3 /INPUT 1 "in3"
    .port_info 4 /INPUT 1 "in4"
    .port_info 5 /INPUT 32 "in5"
    .port_info 6 /INPUT 32 "in6"
    .port_info 7 /INPUT 5 "in7"
    .port_info 8 /INPUT 32 "in8"
    .port_info 9 /INPUT 32 "in9"
    .port_info 10 /INPUT 32 "in10"
    .port_info 11 /OUTPUT 1 "out1"
    .port_info 12 /OUTPUT 1 "out2"
    .port_info 13 /OUTPUT 1 "out3"
    .port_info 14 /OUTPUT 1 "out4"
    .port_info 15 /OUTPUT 32 "out5"
    .port_info 16 /OUTPUT 32 "out6"
    .port_info 17 /OUTPUT 5 "out7"
    .port_info 18 /OUTPUT 32 "out8"
    .port_info 19 /OUTPUT 32 "out9"
    .port_info 20 /OUTPUT 32 "out10"
    .port_info 21 /OUTPUT 1 "out11"
    .port_info 22 /OUTPUT 1 "out12"
v0x220c1e0_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
v0x220c280_0 .net "in1", 0 0, v0x220a860_0;  alias, 1 drivers
v0x220c340_0 .net "in10", 31 0, v0x220ae70_0;  alias, 1 drivers
v0x220c3e0_0 .net "in2", 0 0, v0x220b090_0;  alias, 1 drivers
v0x220c480_0 .net "in3", 0 0, v0x220b130_0;  alias, 1 drivers
v0x220c570_0 .net "in4", 0 0, v0x220abf0_0;  alias, 1 drivers
v0x220c610_0 .net "in5", 31 0, v0x21fc4d0_0;  alias, 1 drivers
v0x220c700_0 .net "in6", 31 0, v0x21ff7c0_0;  alias, 1 drivers
v0x220c7a0_0 .net "in7", 4 0, v0x21ff880_0;  alias, 1 drivers
v0x220c8d0_0 .net "in8", 31 0, v0x220acb0_0;  alias, 1 drivers
v0x220c970_0 .net "in9", 31 0, v0x220ad90_0;  alias, 1 drivers
v0x220ca10_0 .var "out1", 0 0;
v0x220cab0_0 .var "out10", 31 0;
v0x220cba0_0 .var "out11", 0 0;
v0x220cc40_0 .var "out12", 0 0;
v0x220cce0_0 .var "out2", 0 0;
v0x220cd80_0 .var "out3", 0 0;
v0x220cf30_0 .var "out4", 0 0;
v0x220cfd0_0 .var "out5", 31 0;
v0x220d070_0 .var "out6", 31 0;
v0x220d160_0 .var "out7", 4 0;
v0x220d200_0 .var "out8", 31 0;
v0x220d2f0_0 .var "out9", 31 0;
S_0x220d6c0 .scope module, "reg_w_module" "reg_w" 2 181, 24 23 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in2"
    .port_info 2 /INPUT 1 "in3"
    .port_info 3 /INPUT 32 "in4"
    .port_info 4 /INPUT 32 "in5"
    .port_info 5 /INPUT 5 "in6"
    .port_info 6 /OUTPUT 1 "out2"
    .port_info 7 /OUTPUT 1 "out3"
    .port_info 8 /OUTPUT 32 "out4"
    .port_info 9 /OUTPUT 32 "out5"
    .port_info 10 /OUTPUT 5 "out6"
    .port_info 11 /OUTPUT 1 "out7"
v0x220da00_0 .net "clk", 0 0, v0x220f540_0;  alias, 1 drivers
v0x220dac0_0 .net "in2", 0 0, o0x7fae9ea8fbe8;  alias, 0 drivers
v0x220db80_0 .net "in3", 0 0, L_0x2225a20;  alias, 1 drivers
v0x220dc20_0 .net "in4", 31 0, v0x2206b00_0;  alias, 1 drivers
v0x220dd10_0 .net "in5", 31 0, L_0x22259b0;  alias, 1 drivers
v0x220de00_0 .net "in6", 4 0, L_0x22254c0;  alias, 1 drivers
v0x220dea0_0 .var "out2", 0 0;
v0x220df90_0 .var "out3", 0 0;
v0x220e030_0 .var "out4", 31 0;
v0x220e160_0 .var "out5", 31 0;
v0x220e240_0 .var "out6", 4 0;
v0x220e320_0 .var "out7", 0 0;
S_0x220e590 .scope module, "wb_module" "writeback" 2 186, 25 18 0, S_0x21df3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemToRegW"
    .port_info 1 /INPUT 32 "ReadDataW"
    .port_info 2 /INPUT 32 "ALUOutW"
    .port_info 3 /INPUT 5 "WriteRegW"
    .port_info 4 /OUTPUT 5 "WriteRegW_out"
    .port_info 5 /OUTPUT 32 "ResultW"
L_0x2225b90 .functor BUFZ 5, v0x220e240_0, C4<00000>, C4<00000>, C4<00000>;
v0x220eec0_0 .net "ALUOutW", 31 0, v0x220e160_0;  alias, 1 drivers
v0x220eff0_0 .net "MemToRegW", 0 0, v0x220df90_0;  alias, 1 drivers
v0x220f100_0 .net "ReadDataW", 31 0, v0x220e030_0;  alias, 1 drivers
v0x220f1f0_0 .net "ResultW", 31 0, v0x220ed70_0;  alias, 1 drivers
v0x220f290_0 .net "WriteRegW", 4 0, v0x220e240_0;  alias, 1 drivers
v0x220f3a0_0 .net "WriteRegW_out", 4 0, L_0x2225b90;  alias, 1 drivers
S_0x220e7b0 .scope module, "my_mux" "mux" 25 27, 8 12 0, S_0x220e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl"
    .port_info 1 /INPUT 32 "input_zero"
    .port_info 2 /INPUT 32 "input_one"
    .port_info 3 /OUTPUT 32 "out"
P_0x220e9a0 .param/l "SIZE" 0 8 19, +C4<00000000000000000000000000011111>;
v0x220eab0_0 .net "ctrl", 0 0, v0x220df90_0;  alias, 1 drivers
v0x220eba0_0 .net "input_one", 31 0, v0x220e030_0;  alias, 1 drivers
v0x220ec70_0 .net "input_zero", 31 0, v0x220e160_0;  alias, 1 drivers
v0x220ed70_0 .var "out", 31 0;
E_0x22063c0 .event edge, v0x220df90_0, v0x220e160_0, v0x220e030_0;
    .scope S_0x2201fa0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2202230_0, 0;
    %end;
    .thread T_0;
    .scope S_0x2201fa0;
T_1 ;
    %wait E_0x22003e0;
    %load/vec4 v0x2202310_0;
    %load/vec4 v0x22023b0_0;
    %add;
    %store/vec4 v0x2202230_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2201030;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x22016a0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x2201030;
T_3 ;
    %wait E_0x22012d0;
    %load/vec4 v0x22013d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x22015a0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x22014e0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x22016a0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x2200850;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2200ea0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x2200850;
T_5 ;
    %wait E_0x2200af0;
    %load/vec4 v0x2200bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x2200de0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x2200d00_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x2200ea0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x22017e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2201e30_0, 0;
    %end;
    .thread T_6;
    .scope S_0x22017e0;
T_7 ;
    %wait E_0x2201af0;
    %load/vec4 v0x2201b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x2201d90_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x2201c80_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x2201e30_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2202500;
T_8 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x2202a60_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x2202500;
T_9 ;
    %wait E_0x2202770;
    %load/vec4 v0x22028c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x2202960_0;
    %assign/vec4 v0x2202a60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2202a60_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2200190;
T_10 ;
    %end;
    .thread T_10;
    .scope S_0x2200190;
T_11 ;
    %wait E_0x22003e0;
    %load/vec4 v0x2200460_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2200560_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x2200460_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x2200710_0, 0, 32;
    %load/vec4 v0x2200710_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x2200640, 4;
    %store/vec4 v0x2200560_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2200190;
T_12 ;
    %vpi_call 15 38 "$readmemh", "add_test.v", v0x2200640 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x21ffe70;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x22038a0_0, 0;
    %end;
    .thread T_13;
    .scope S_0x21ffe70;
T_14 ;
    %wait E_0x2200150;
    %load/vec4 v0x2203980_0;
    %assign/vec4 v0x22038a0_0, 0;
    %load/vec4 v0x2203180_0;
    %assign/vec4 v0x22030c0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x2208840;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2208e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2208f50_0, 0;
    %end;
    .thread T_15;
    .scope S_0x2208840;
T_16 ;
    %wait E_0x2202770;
    %load/vec4 v0x2208ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2208e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2208f50_0, 0;
T_16.0 ;
    %load/vec4 v0x2208c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x2208d40_0;
    %assign/vec4 v0x2208e80_0, 0;
    %load/vec4 v0x2208de0_0;
    %assign/vec4 v0x2208f50_0, 0;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x21f4c70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f55d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x21f50d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f58a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f51d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f5bc0_0, 0;
    %end;
    .thread T_17;
    .scope S_0x21f4c70;
T_18 ;
    %wait E_0x21f5070;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x21f5a40_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %store/vec4 v0x21f5510_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %pad/s 1;
    %store/vec4 v0x21f5400_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x21f55d0_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %pad/s 1;
    %store/vec4 v0x21f5290_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x21f5690_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x21f5750_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x21f58a0_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x21f51d0_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x21f5b00_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5360_0;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %pad/s 1;
    %store/vec4 v0x21f5bc0_0, 0, 1;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5360_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x21f50d0_0, 0, 3;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5360_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x21f50d0_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5360_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x21f50d0_0, 0, 3;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x21f5960_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x21f5360_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x21f5960_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_18.14, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x21f50d0_0, 0, 3;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x21f50d0_0, 0, 3;
T_18.15 ;
T_18.13 ;
T_18.11 ;
T_18.9 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x21f6de0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21f7550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21f7640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21f7200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21f7ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21f73c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x21f73c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x21f73c0_0;
    %store/vec4a v0x21f78b0, 4, 0;
    %load/vec4 v0x21f73c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x21f73c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x21f6de0;
T_20 ;
    %wait E_0x21f71a0;
    %load/vec4 v0x21f7710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x21f78b0, 4;
    %store/vec4 v0x21f7550_0, 0, 32;
    %load/vec4 v0x21f77d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x21f78b0, 4;
    %store/vec4 v0x21f7640_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x21f78b0, 4;
    %store/vec4 v0x21f7ac0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x21f78b0, 4;
    %store/vec4 v0x21f7200_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x21f6de0;
T_21 ;
    %wait E_0x21f7120;
    %load/vec4 v0x21f7480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x21f7ba0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x21f78b0, 4, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x21f7a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x21f7ba0_0;
    %load/vec4 v0x21f7c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x21f78b0, 4, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x21f7f20;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21f8310_0, 0;
    %end;
    .thread T_22;
    .scope S_0x21f7f20;
T_23 ;
    %wait E_0x21f8190;
    %load/vec4 v0x21f8210_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x21f8210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x21f8310_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x21c8350;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21b2200_0, 0;
    %end;
    .thread T_24;
    .scope S_0x21c8350;
T_25 ;
    %wait E_0x21bfc40;
    %load/vec4 v0x21f3890_0;
    %load/vec4 v0x21f3970_0;
    %add;
    %store/vec4 v0x21b2200_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x21f3ae0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21f3d80_0, 0;
    %end;
    .thread T_26;
    .scope S_0x21f3ae0;
T_27 ;
    %wait E_0x21f3d00;
    %load/vec4 v0x21f3e80_0;
    %load/vec4 v0x21f3f70_0;
    %add;
    %store/vec4 v0x21f3d80_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x21f8450;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21f8a40_0, 0;
    %end;
    .thread T_28;
    .scope S_0x21f8450;
T_29 ;
    %wait E_0x21f86a0;
    %load/vec4 v0x21f87a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x21f8970_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x21f88b0_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x21f8a40_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x21f5ec0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21f64b0_0, 0;
    %end;
    .thread T_30;
    .scope S_0x21f5ec0;
T_31 ;
    %wait E_0x21f6180;
    %load/vec4 v0x21f6200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %load/vec4 v0x21f63c0_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x21f62e0_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x21f64b0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x21f6630;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21f6c60_0, 0;
    %end;
    .thread T_32;
    .scope S_0x21f6630;
T_33 ;
    %wait E_0x21f6940;
    %load/vec4 v0x21f69c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0x21f6b90_0;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x21f6aa0_0;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x21f6c60_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x21f45e0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21f4950_0, 0;
    %end;
    .thread T_34;
    .scope S_0x21f45e0;
T_35 ;
    %wait E_0x21f48a0;
    %load/vec4 v0x21f4a40_0;
    %load/vec4 v0x21f4b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x21f4950_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x2209110;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220a860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b130_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x220b1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220a700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220b6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220b7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220a900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220a9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220abf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220acb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220aff0_0, 0;
    %end;
    .thread T_36;
    .scope S_0x2209110;
T_37 ;
    %wait E_0x2202770;
    %load/vec4 v0x2209840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220a860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b130_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x220b1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220b3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220a700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220b6d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220b7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220a900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220a9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220abf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220acb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220aff0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x2209930_0;
    %assign/vec4 v0x220a860_0, 0;
    %load/vec4 v0x220a0a0_0;
    %assign/vec4 v0x220b090_0, 0;
    %load/vec4 v0x220a190_0;
    %assign/vec4 v0x220b130_0, 0;
    %load/vec4 v0x220a280_0;
    %assign/vec4 v0x220b1d0_0, 0;
    %load/vec4 v0x220a370_0;
    %assign/vec4 v0x220b2e0_0, 0;
    %load/vec4 v0x220a460_0;
    %assign/vec4 v0x220b3d0_0, 0;
    %load/vec4 v0x220a550_0;
    %assign/vec4 v0x220a700_0, 0;
    %load/vec4 v0x220a610_0;
    %assign/vec4 v0x220b6d0_0, 0;
    %load/vec4 v0x220a7c0_0;
    %assign/vec4 v0x220b7e0_0, 0;
    %load/vec4 v0x2209a50_0;
    %assign/vec4 v0x220a900_0, 0;
    %load/vec4 v0x2209af0_0;
    %assign/vec4 v0x220a9f0_0, 0;
    %load/vec4 v0x2209be0_0;
    %assign/vec4 v0x220aae0_0, 0;
    %load/vec4 v0x2209cd0_0;
    %assign/vec4 v0x220abf0_0, 0;
    %load/vec4 v0x220a190_0;
    %assign/vec4 v0x220af50_0, 0;
    %load/vec4 v0x220a0a0_0;
    %assign/vec4 v0x220aff0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x21fdf80;
T_38 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x21fe5e0_0, 0;
    %end;
    .thread T_38;
    .scope S_0x21fdf80;
T_39 ;
    %wait E_0x21fe2b0;
    %load/vec4 v0x21fe330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0x21fe4f0_0;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x21fe410_0;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x21fe5e0_0, 0, 5;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x21fc660;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21fcd40_0, 0;
    %end;
    .thread T_40;
    .scope S_0x21fc660;
T_41 ;
    %wait E_0x21fc920;
    %load/vec4 v0x21fc990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x21fca90_0;
    %store/vec4 v0x21fcd40_0, 0, 32;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x21fcb70_0;
    %store/vec4 v0x21fcd40_0, 0, 32;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x21fcc60_0;
    %store/vec4 v0x21fcd40_0, 0, 32;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x21fcf00;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21fd620_0, 0;
    %end;
    .thread T_42;
    .scope S_0x21fcf00;
T_43 ;
    %wait E_0x21fd150;
    %load/vec4 v0x21fd290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v0x21fd370_0;
    %store/vec4 v0x21fd620_0, 0, 32;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v0x21fd450_0;
    %store/vec4 v0x21fd620_0, 0, 32;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x21fd550_0;
    %store/vec4 v0x21fd620_0, 0, 32;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x21fd7d0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21fde20_0, 0;
    %end;
    .thread T_44;
    .scope S_0x21fd7d0;
T_45 ;
    %wait E_0x21fdae0;
    %load/vec4 v0x21fdb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_45.0, 8;
    %load/vec4 v0x21fdd20_0;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x21fdc40_0;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x21fde20_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x21fbf50;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21fc4d0_0, 0;
    %end;
    .thread T_46;
    .scope S_0x21fbf50;
T_47 ;
    %wait E_0x21fc1b0;
    %load/vec4 v0x21fc230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x21fc4d0_0, 0;
    %jmp T_47.6;
T_47.0 ;
    %load/vec4 v0x21fc330_0;
    %load/vec4 v0x21fc410_0;
    %and;
    %assign/vec4 v0x21fc4d0_0, 0;
    %jmp T_47.6;
T_47.1 ;
    %load/vec4 v0x21fc330_0;
    %load/vec4 v0x21fc410_0;
    %or;
    %assign/vec4 v0x21fc4d0_0, 0;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0x21fc330_0;
    %load/vec4 v0x21fc410_0;
    %add;
    %assign/vec4 v0x21fc4d0_0, 0;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0x21fc330_0;
    %load/vec4 v0x21fc410_0;
    %sub;
    %assign/vec4 v0x21fc4d0_0, 0;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0x21fc330_0;
    %load/vec4 v0x21fc410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_47.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_47.8, 8;
T_47.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_47.8, 8;
 ; End of false expr.
    %blend;
T_47.8;
    %assign/vec4 v0x21fc4d0_0, 0;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x21fbba0;
T_48 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x21ff3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x21ff220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x21ff880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x21feeb0_0, 0;
    %end;
    .thread T_48;
    .scope S_0x21fbba0;
T_49 ;
    %wait E_0x21fbef0;
    %load/vec4 v0x21fecd0_0;
    %assign/vec4 v0x21ff7c0_0, 0;
    %load/vec4 v0x21ff960_0;
    %assign/vec4 v0x21ff880_0, 0;
    %load/vec4 v0x21ff960_0;
    %assign/vec4 v0x21feeb0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x220be30;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220cf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220d070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220d160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220d200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220d2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220cba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220cc40_0, 0;
    %end;
    .thread T_50;
    .scope S_0x220be30;
T_51 ;
    %wait E_0x2202770;
    %load/vec4 v0x220c280_0;
    %assign/vec4 v0x220ca10_0, 0;
    %load/vec4 v0x220c3e0_0;
    %assign/vec4 v0x220cce0_0, 0;
    %load/vec4 v0x220c480_0;
    %assign/vec4 v0x220cd80_0, 0;
    %load/vec4 v0x220c570_0;
    %assign/vec4 v0x220cf30_0, 0;
    %load/vec4 v0x220c610_0;
    %assign/vec4 v0x220cfd0_0, 0;
    %load/vec4 v0x220c700_0;
    %assign/vec4 v0x220d070_0, 0;
    %load/vec4 v0x220c7a0_0;
    %assign/vec4 v0x220d160_0, 0;
    %load/vec4 v0x220c8d0_0;
    %assign/vec4 v0x220d200_0, 0;
    %load/vec4 v0x220d2f0_0;
    %assign/vec4 v0x220d2f0_0, 0;
    %load/vec4 v0x220cab0_0;
    %assign/vec4 v0x220cab0_0, 0;
    %load/vec4 v0x220c480_0;
    %assign/vec4 v0x220cba0_0, 0;
    %load/vec4 v0x220c3e0_0;
    %assign/vec4 v0x220cc40_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x22065e0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2206b00_0, 0;
    %end;
    .thread T_52;
    .scope S_0x22065e0;
T_53 ;
    %wait E_0x2206840;
    %load/vec4 v0x2206a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x2206be0_0;
    %load/vec4 v0x22068c0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x22069a0, 4, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x22068c0_0;
    %subi 2147418112, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x22069a0, 4;
    %store/vec4 v0x2206b00_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x2206d90;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2207190_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0x2206d90;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2207330_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x2206d90;
T_56 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x2207520_0;
    %end;
    .thread T_56;
    .scope S_0x2206d90;
T_57 ;
    %vpi_call 20 22 "$timeformat", 32'sb11111111111111111111111111111101, 32'sb00000000000000000000000000000010, "ms", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_func/r 20 23 "$realtime" {0 0 0};
    %store/real v0x2207520_0;
    %end;
    .thread T_57;
    .scope S_0x2206d90;
T_58 ;
    %wait E_0x2207050;
    %load/vec4 v0x2207190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2207190_0, 0, 32;
    %load/vec4 v0x2207270_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2207410_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x22075e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %vpi_call 20 44 "$display", "DEFAULT CASE IN SYSTEM_CALL" {0 0 0};
    %jmp T_58.5;
T_58.2 ;
    %vpi_call 20 32 "$display", "a0 is: %d", v0x2207090_0 {0 0 0};
    %jmp T_58.5;
T_58.3 ;
    %vpi_call 20 42 "$finish" {0 0 0};
    %jmp T_58.5;
T_58.5 ;
    %pop/vec4 1;
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x2206d90;
T_59 ;
    %wait E_0x2206ff0;
    %load/vec4 v0x2207330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2207330_0, 0, 32;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x220d6c0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220dea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220df90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220e030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220e160_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x220e240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x220e320_0, 0;
    %end;
    .thread T_60;
    .scope S_0x220d6c0;
T_61 ;
    %wait E_0x2202770;
    %load/vec4 v0x220dac0_0;
    %assign/vec4 v0x220dea0_0, 0;
    %load/vec4 v0x220db80_0;
    %assign/vec4 v0x220df90_0, 0;
    %load/vec4 v0x220dc20_0;
    %assign/vec4 v0x220e030_0, 0;
    %load/vec4 v0x220dd10_0;
    %assign/vec4 v0x220e160_0, 0;
    %load/vec4 v0x220de00_0;
    %assign/vec4 v0x220e240_0, 0;
    %load/vec4 v0x220dac0_0;
    %assign/vec4 v0x220e320_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x220e7b0;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x220ed70_0, 0;
    %end;
    .thread T_62;
    .scope S_0x220e7b0;
T_63 ;
    %wait E_0x22063c0;
    %load/vec4 v0x220eab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.0, 8;
    %load/vec4 v0x220ec70_0;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x220eba0_0;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x220ed70_0, 0, 32;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x2203cb0;
T_64 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2204dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2204d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2204210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2204410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2204500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2204320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2204130_0, 0;
    %end;
    .thread T_64;
    .scope S_0x2203cb0;
T_65 ;
    %wait E_0x2202770;
    %load/vec4 v0x2204b50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2204b50_0;
    %load/vec4 v0x2205020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2204880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x2204320_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x2204b50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2204b50_0;
    %load/vec4 v0x22050c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x22049d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x2204320_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2204320_0, 0;
T_65.3 ;
T_65.1 ;
    %load/vec4 v0x2204c90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2204c90_0;
    %load/vec4 v0x2205020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2204880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x2204500_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x2204c90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2204c90_0;
    %load/vec4 v0x22050c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x22049d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x2204500_0, 0;
    %jmp T_65.7;
T_65.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2204500_0, 0;
T_65.7 ;
T_65.5 ;
    %load/vec4 v0x2204a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2204a90_0;
    %load/vec4 v0x2205020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2204880_0;
    %and;
    %assign/vec4 v0x2204210_0, 0;
    %load/vec4 v0x2204bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2204bf0_0;
    %load/vec4 v0x2205020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2204880_0;
    %and;
    %assign/vec4 v0x2204410_0, 0;
    %load/vec4 v0x2204f10_0;
    %load/vec4 v0x2205e70_0;
    %or;
    %nor/r;
    %assign/vec4 v0x2204dd0_0, 0;
    %load/vec4 v0x2204f10_0;
    %load/vec4 v0x2205e70_0;
    %or;
    %nor/r;
    %assign/vec4 v0x2204d30_0, 0;
    %load/vec4 v0x2204f10_0;
    %load/vec4 v0x2205e70_0;
    %or;
    %assign/vec4 v0x2204130_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x21df3f0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x220f540_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x21df3f0;
T_67 ;
    %delay 10, 0;
    %load/vec4 v0x220f540_0;
    %inv;
    %store/vec4 v0x220f540_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x21df3f0;
T_68 ;
    %vpi_call 2 214 "$dumpfile", "pipeline_overview.vcd" {0 0 0};
    %vpi_call 2 215 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x21df3f0 {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/decode.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/equals.v";
    "src/control.v";
    "src/mux.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/execute.v";
    "src/alu.v";
    "src/mux3.v";
    "src/fetch.v";
    "src/instruction_memory.v";
    "src/reg_f.v";
    "src/hazard.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/system_call.v";
    "src/reg_d.v";
    "src/reg_e.v";
    "src/reg_m.v";
    "src/reg_w.v";
    "src/writeback.v";
