Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: mul_start_reg/Q
    (Clocked by vsysclk R)
Endpoint: unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 3958.5
    (Clock shift: 4000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 41.5)
Data arrival time: 2011.0
Slack: 1947.5
Logic depth: 28
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32     0,   50                       
mul_start_reg/CK->Q      DFF_X1*                 rr    176.1    176.1    176.1      0.0      0.0     15.4    148.6     49    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_119/A->ZN
                         INV_X32                 rf    187.6     11.5     10.9      0.6     15.3      6.3     55.7     24    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_24/A1->ZN
                         AND2_X4*                ff    248.5     60.9     60.7      0.2      5.2      8.7    107.5     24    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_25/B2->ZN
                         AOI22_X4                fr    325.7     77.2     76.9      0.3     15.3      0.3     25.8      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_26/A->ZN
                         INV_X8                  rf    331.5      5.8      5.8      0.0     50.3      0.3      3.5      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_0/A->CO
                         HA_X1                   ff    359.4     27.9     27.9      0.0      3.4      0.3      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_1/CI->CO
                         FA_X1                   ff    429.1     69.7     69.7      0.0      7.4      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_2/CI->CO
                         FA_X1                   ff    501.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_3/CI->CO
                         FA_X1                   ff    574.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_4/CI->CO
                         FA_X1                   ff    646.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_5/CI->CO
                         FA_X1                   ff    719.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_6/CI->CO
                         FA_X1                   ff    791.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_7/CI->CO
                         FA_X1                   ff    864.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_8/CI->CO
                         FA_X1                   ff    936.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_9/CI->CO
                         FA_X1                   ff   1009.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_10/CI->CO
                         FA_X1                   ff   1081.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_11/CI->CO
                         FA_X1                   ff   1154.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_12/CI->CO
                         FA_X1                   ff   1226.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_13/CI->CO
                         FA_X1                   ff   1299.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_14/CI->CO
                         FA_X1                   ff   1371.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_15/CI->CO
                         FA_X1                   ff   1444.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_16/CI->CO
                         FA_X1                   ff   1516.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_17/CI->CO
                         FA_X1                   ff   1589.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_18/CI->CO
                         FA_X1                   ff   1661.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_19/CI->CO
                         FA_X1                   ff   1734.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_20/CI->CO
                         FA_X1                   ff   1806.6     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_21/CI->CO
                         FA_X1                   ff   1879.1     72.5     72.5      0.0     15.1      0.4      3.1      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_22/CI->CO
                         FA_X1                   ff   1953.5     74.4     74.4      0.0     15.1      0.3      3.8      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_23/B->Z
                         XOR2_X1                 ff   2011.0     57.5     57.5      0.0     16.1      0.3      1.5      1    52,   51  /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
                         DFFR_X1                  f   2011.0      0.0               0.0     11.0                             52,   51  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: clk_gate_overflow_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 3912.3
    (Clock shift: 4000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 87.7)
Data arrival time: 237.8
Slack: 3674.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        4.5     91.6      6    54,  104                       
i_0_0_70/A->ZN           INV_X8                  rf    204.5      4.5      4.1      0.4      0.0      0.3      4.2      1    52,   51  /PD_TOP        (1.10)
i_0_0_67/A->ZN           OAI21_X4*               fr    237.8     33.3     33.3      0.0      3.4      0.9     29.8      3    52,   51  /PD_TOP        (1.10)
clk_gate_overflow_reg/E  CLKGATETST_X2            r    237.8      0.0               0.0     15.3                             52,   51  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[29]/Q
    (Clocked by vsysclk R)
Endpoint: c_out[29]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 3500.0
    (Clock shift: 4000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 96.1
Slack: 3403.9
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32     0,   50                       
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33    52,   51  /PD_TOP        (1.10)
c_out_reg[29]/CK->Q      DFF_X1                  rf     95.7     95.7     95.7      0.0      0.0      3.2     13.2      1    52,   51  /PD_TOP        (1.10)
c_out[29]                                         f     96.1      0.4               0.4     17.2                             55,  104                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
