{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507074363257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507074363263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 18:46:03 2017 " "Processing started: Tue Oct 03 18:46:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507074363263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074363263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult8x8 -c mult8x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult8x8 -c mult8x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074363263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507074363853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507074363853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab5a/mult_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab5a/mult_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_control-logic " "Found design unit 1: mult_control-logic" {  } { { "../lab5a/mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379900 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_control " "Found entity 1: mult_control" {  } { { "../lab5a/mult_control.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5a/mult_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab4b/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab4b/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-logic " "Found design unit 1: counter-logic" {  } { { "../lab4b/counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4b/counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379902 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../lab4b/counter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4b/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab4a/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab4a/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-logic " "Found design unit 1: reg16-logic" {  } { { "../lab4a/reg16.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4a/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379903 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../lab4a/reg16.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab4a/reg16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab3/seven_segment_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_cntrl-logic " "Found design unit 1: seven_segment_cntrl-logic" {  } { { "../lab3/seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379905 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_cntrl " "Found entity 1: seven_segment_cntrl" {  } { { "../lab3/seven_segment_cntrl.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab3/seven_segment_cntrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab2b/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab2b/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-logic " "Found design unit 1: shifter-logic" {  } { { "../lab2b/shifter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2b/shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379907 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../lab2b/shifter.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2b/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab2a/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab2a/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-logic " "Found design unit 1: mux4-logic" {  } { { "../lab2a/mux4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2a/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379909 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../lab2a/mux4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab2a/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab1b/mult4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab1b/mult4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4x4-logic " "Found design unit 1: mult4x4-logic" {  } { { "../lab1b/mult4x4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1b/mult4x4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379910 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult4x4 " "Found entity 1: mult4x4" {  } { { "../lab1b/mult4x4.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1b/mult4x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/labs/lab1a/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/labs/lab1a/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-logic " "Found design unit 1: adder-logic" {  } { { "../lab1a/adder.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1a/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379912 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../lab1a/adder.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab1a/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult8x8-logic " "Found design unit 1: mult8x8-logic" {  } { { "mult8x8.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379914 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult8x8 " "Found entity 1: mult8x8" {  } { { "mult8x8.vhd" "" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507074379914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074379914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult8x8 " "Elaborating entity \"mult8x8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507074379994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:u1 " "Elaborating entity \"mux4\" for hierarchy \"mux4:u1\"" {  } { { "mult8x8.vhd" "u1" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4x4 mult4x4:u3 " "Elaborating entity \"mult4x4\" for hierarchy \"mult4x4:u3\"" {  } { { "mult8x8.vhd" "u3" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:u4 " "Elaborating entity \"shifter\" for hierarchy \"shifter:u4\"" {  } { { "mult8x8.vhd" "u4" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u5 " "Elaborating entity \"counter\" for hierarchy \"counter:u5\"" {  } { { "mult8x8.vhd" "u5" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_control mult_control:u6 " "Elaborating entity \"mult_control\" for hierarchy \"mult_control:u6\"" {  } { { "mult8x8.vhd" "u6" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16:u7 " "Elaborating entity \"reg16\" for hierarchy \"reg16:u7\"" {  } { { "mult8x8.vhd" "u7" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:u8 " "Elaborating entity \"adder\" for hierarchy \"adder:u8\"" {  } { { "mult8x8.vhd" "u8" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_cntrl seven_segment_cntrl:u9 " "Elaborating entity \"seven_segment_cntrl\" for hierarchy \"seven_segment_cntrl:u9\"" {  } { { "mult8x8.vhd" "u9" { Text "C:/intelFPGA_lite/16.1/labs/lab5b/mult8x8.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074380224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507074381819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507074382578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507074382578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507074383002 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507074383002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507074383002 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1507074383002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507074383002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507074383103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 18:46:23 2017 " "Processing ended: Tue Oct 03 18:46:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507074383103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507074383103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507074383103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507074383103 ""}
