// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_NTT_stage_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_buf_address0,
        in_buf_ce0,
        in_buf_q0,
        in_buf_address1,
        in_buf_ce1,
        in_buf_q1,
        stage0_address0,
        stage0_ce0,
        stage0_we0,
        stage0_d0,
        stage0_address1,
        stage0_ce1,
        stage0_we1,
        stage0_d1,
        t,
        m,
        mode
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] in_buf_address0;
output   in_buf_ce0;
input  [63:0] in_buf_q0;
output  [9:0] in_buf_address1;
output   in_buf_ce1;
input  [63:0] in_buf_q1;
output  [9:0] stage0_address0;
output   stage0_ce0;
output  [7:0] stage0_we0;
output  [63:0] stage0_d0;
output  [9:0] stage0_address1;
output   stage0_ce1;
output  [7:0] stage0_we1;
output  [63:0] stage0_d1;
input  [10:0] t;
input  [9:0] m;
input  [0:0] mode;

reg ap_idle;
reg[9:0] in_buf_address0;
reg in_buf_ce0;
reg[9:0] in_buf_address1;
reg in_buf_ce1;
reg[9:0] stage0_address0;
reg stage0_ce0;
reg[7:0] stage0_we0;
reg[63:0] stage0_d0;
reg[9:0] stage0_address1;
reg stage0_ce1;
reg[7:0] stage0_we1;
reg[63:0] stage0_d1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_state32_pp0_stage1_iter15;
wire    ap_block_state34_pp0_stage1_iter16;
wire    ap_block_state36_pp0_stage1_iter17;
wire    ap_block_state38_pp0_stage1_iter18;
wire    ap_block_state40_pp0_stage1_iter19;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln99_reg_671;
reg   [0:0] icmp_ln75_reg_667;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] gm_re_tab_address0;
reg    gm_re_tab_ce0;
wire   [63:0] gm_re_tab_q0;
wire   [9:0] gm_im_tab_address0;
reg    gm_im_tab_ce0;
wire   [63:0] gm_im_tab_q0;
wire   [9:0] GMb_address0;
reg    GMb_ce0;
wire   [13:0] GMb_q0;
wire   [0:0] mode_read_read_fu_114_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
wire    ap_block_state33_pp0_stage0_iter16;
wire    ap_block_state35_pp0_stage0_iter17;
wire    ap_block_state37_pp0_stage0_iter18;
wire    ap_block_state39_pp0_stage0_iter19;
wire    ap_block_state41_pp0_stage0_iter20;
wire    ap_block_pp0_stage0_11001;
reg  signed [9:0] trunc_ln_reg_654;
reg   [9:0] n_1_reg_661;
reg   [9:0] n_1_reg_661_pp0_iter1_reg;
reg   [9:0] n_1_reg_661_pp0_iter2_reg;
reg   [9:0] n_1_reg_661_pp0_iter3_reg;
reg   [9:0] n_1_reg_661_pp0_iter4_reg;
reg   [9:0] n_1_reg_661_pp0_iter5_reg;
reg   [9:0] n_1_reg_661_pp0_iter6_reg;
reg   [9:0] n_1_reg_661_pp0_iter7_reg;
wire   [0:0] icmp_ln75_fu_305_p2;
reg   [0:0] icmp_ln75_reg_667_pp0_iter1_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter2_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter3_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter4_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter5_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter6_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter7_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter8_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter9_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter10_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter11_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter12_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter13_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter14_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter15_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter16_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter17_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter18_reg;
reg   [0:0] icmp_ln75_reg_667_pp0_iter19_reg;
wire   [0:0] icmp_ln99_fu_323_p2;
reg   [0:0] icmp_ln99_reg_671_pp0_iter1_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter2_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter3_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter4_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter5_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter6_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter7_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter8_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter9_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter10_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter11_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter12_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter13_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter14_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter15_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter16_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter17_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter18_reg;
reg   [0:0] icmp_ln99_reg_671_pp0_iter19_reg;
wire  signed [9:0] grp_fu_317_p2;
wire    ap_block_pp0_stage1_11001;
wire   [9:0] add_ln81_fu_334_p2;
reg   [9:0] add_ln81_reg_680;
wire   [9:0] grp_fu_609_p3;
reg  signed [9:0] i_reg_700;
reg  signed [9:0] i_reg_700_pp0_iter9_reg;
reg  signed [9:0] i_reg_700_pp0_iter10_reg;
reg  signed [9:0] i_reg_700_pp0_iter11_reg;
reg  signed [9:0] i_reg_700_pp0_iter12_reg;
reg  signed [9:0] i_reg_700_pp0_iter13_reg;
reg  signed [9:0] i_reg_700_pp0_iter14_reg;
reg  signed [9:0] i_reg_700_pp0_iter15_reg;
reg   [63:0] gm_re_reg_706;
reg   [63:0] gm_im_reg_711;
reg   [13:0] gm_reg_716;
wire   [63:0] zext_ln104_fu_349_p1;
reg   [63:0] zext_ln104_reg_721;
reg   [63:0] zext_ln104_reg_721_pp0_iter9_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter10_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter11_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter12_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter13_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter14_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter15_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter16_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter17_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter18_reg;
reg   [63:0] zext_ln104_reg_721_pp0_iter19_reg;
wire   [63:0] zext_ln90_fu_361_p1;
reg   [63:0] zext_ln90_reg_737;
reg   [63:0] zext_ln90_reg_737_pp0_iter9_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter10_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter11_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter12_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter13_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter14_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter15_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter16_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter17_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter18_reg;
reg   [63:0] zext_ln90_reg_737_pp0_iter19_reg;
wire   [29:0] grp_fu_616_p2;
reg   [29:0] tmp2_reg_757;
reg   [29:0] tmp2_reg_757_pp0_iter11_reg;
reg   [29:0] tmp2_reg_757_pp0_iter12_reg;
wire   [15:0] grp_fu_623_p2;
reg  signed [15:0] mul_ln105_reg_767;
reg   [14:0] trunc_ln3_reg_782;
reg   [14:0] trunc_ln3_reg_782_pp0_iter14_reg;
reg   [14:0] trunc_ln3_reg_782_pp0_iter15_reg;
reg   [14:0] trunc_ln3_reg_782_pp0_iter16_reg;
reg   [14:0] trunc_ln3_reg_782_pp0_iter17_reg;
wire   [63:0] zext_ln102_fu_411_p1;
reg   [63:0] zext_ln102_reg_788;
reg   [63:0] zext_ln102_reg_788_pp0_iter16_reg;
reg   [63:0] zext_ln102_reg_788_pp0_iter17_reg;
wire   [63:0] zext_ln88_fu_420_p1;
reg   [63:0] zext_ln88_reg_799;
reg   [63:0] zext_ln88_reg_799_pp0_iter16_reg;
reg   [63:0] zext_ln88_reg_799_pp0_iter17_reg;
reg   [63:0] zext_ln88_reg_799_pp0_iter18_reg;
reg   [63:0] in_buf_load_reg_809;
reg   [63:0] in_buf_load_1_reg_815;
reg   [63:0] y_re_reg_820;
reg   [63:0] y_im_reg_825;
reg   [15:0] u_reg_830;
reg   [15:0] u_reg_830_pp0_iter17_reg;
wire   [63:0] x_re_fu_442_p1;
reg   [63:0] x_re_reg_837;
wire   [63:0] x_im_fu_446_p1;
reg   [63:0] x_im_reg_842;
wire   [15:0] add_ln117_fu_578_p2;
reg   [15:0] add_ln117_reg_847;
wire   [63:0] grp_fu_283_p2;
reg   [63:0] add1_reg_852;
wire   [63:0] grp_fu_279_p2;
reg   [63:0] sub_reg_857;
reg   [63:0] sub1_reg_862;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire    grp_complex_mul_fu_271_ap_start;
wire    grp_complex_mul_fu_271_ap_done;
wire    grp_complex_mul_fu_271_ap_idle;
wire    grp_complex_mul_fu_271_ap_ready;
wire   [63:0] grp_complex_mul_fu_271_x_re;
wire   [63:0] grp_complex_mul_fu_271_x_im;
wire   [63:0] grp_complex_mul_fu_271_ap_return_0;
wire   [63:0] grp_complex_mul_fu_271_ap_return_1;
reg    grp_complex_mul_fu_271_ap_start_reg;
reg    ap_predicate_op112_call_state18_state17;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln81_fu_339_p1;
wire    ap_block_pp0_stage0;
wire   [9:0] stage0_addr_gep_fu_236_p3;
reg   [9:0] n_fu_110;
wire   [9:0] n_2_fu_311_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_n_1;
wire   [63:0] shl_ln_fu_543_p3;
wire   [63:0] bitcast_ln94_fu_584_p1;
wire   [63:0] shl_ln1_fu_589_p3;
wire   [63:0] bitcast_ln95_fu_597_p1;
wire   [63:0] bitcast_ln97_fu_601_p1;
wire   [63:0] bitcast_ln98_fu_605_p1;
reg   [63:0] grp_fu_279_p0;
reg   [63:0] grp_fu_283_p0;
wire  signed [9:0] grp_fu_317_p1;
wire  signed [9:0] add_ln104_fu_345_p0;
(* use_dsp48 = "no" *) wire   [9:0] add_ln104_fu_345_p2;
wire   [9:0] xor_ln90_fu_355_p2;
wire   [15:0] trunc_ln1_fu_369_p4;
wire   [30:0] grp_fu_629_p3;
wire   [9:0] xor_ln88_fu_415_p2;
wire  signed [14:0] tmp2_1_fu_459_p2;
wire   [0:0] tmp_fu_468_p3;
wire   [15:0] select_ln108_fu_476_p3;
wire  signed [15:0] sext_ln74_fu_464_p1;
wire   [15:0] tmp2_3_fu_484_p2;
wire   [16:0] zext_ln73_1_fu_453_p1;
wire   [16:0] add_ln111_fu_494_p2;
wire  signed [17:0] sext_ln111_fu_500_p1;
wire  signed [17:0] sext_ln74_1_fu_490_p1;
wire   [17:0] tmp1_1_fu_504_p2;
wire   [15:0] zext_ln107_fu_456_p1;
wire   [15:0] add_ln113_1_fu_518_p2;
wire   [0:0] tmp_1_fu_510_p3;
wire   [15:0] select_ln113_fu_529_p3;
wire   [15:0] add_ln113_2_fu_524_p2;
wire   [15:0] add_ln113_fu_537_p2;
wire   [17:0] zext_ln73_fu_450_p1;
wire   [17:0] tmp1_2_fu_552_p2;
wire   [0:0] tmp_2_fu_558_p3;
wire   [15:0] select_ln117_fu_570_p3;
wire   [15:0] trunc_ln116_fu_566_p1;
wire   [15:0] grp_fu_616_p0;
wire   [13:0] grp_fu_616_p1;
wire  signed [15:0] grp_fu_623_p0;
wire   [13:0] grp_fu_623_p1;
wire   [15:0] grp_fu_629_p0;
wire   [13:0] grp_fu_629_p1;
wire   [29:0] grp_fu_629_p2;
reg   [1:0] grp_fu_279_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
reg   [1:0] grp_fu_283_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter20_stage0;
reg    ap_idle_pp0_0to19;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to20;
reg    ap_done_pending_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op194_store_state38;
reg    ap_enable_operation_194;
reg    ap_enable_state38_pp0_iter18_stage1;
reg    ap_predicate_op203_store_state38;
reg    ap_enable_operation_203;
reg    ap_predicate_op209_store_state39;
reg    ap_enable_operation_209;
reg    ap_enable_state39_pp0_iter19_stage0;
reg    ap_predicate_op213_store_state39;
reg    ap_enable_operation_213;
reg    ap_predicate_op218_store_state40;
reg    ap_enable_operation_218;
reg    ap_enable_state40_pp0_iter19_stage1;
reg    ap_predicate_op221_store_state41;
reg    ap_enable_operation_221;
reg    ap_enable_state41_pp0_iter20_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [29:0] grp_fu_616_p00;
wire   [29:0] grp_fu_616_p10;
wire   [29:0] grp_fu_629_p00;
wire   [30:0] grp_fu_629_p20;
reg    ap_condition_792;
reg    ap_condition_798;
reg    ap_condition_1047;
reg    ap_condition_1051;
reg    ap_condition_1055;
reg    ap_condition_1059;
reg    ap_condition_1063;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_complex_mul_fu_271_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FFT_NTT_stage_1_gm_re_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_re_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_re_tab_address0),
    .ce0(gm_re_tab_ce0),
    .q0(gm_re_tab_q0)
);

FFT_NTT_stage_1_gm_im_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_im_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_im_tab_address0),
    .ce0(gm_im_tab_ce0),
    .q0(gm_im_tab_q0)
);

FFT_NTT_stage_1_GMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
GMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GMb_address0),
    .ce0(GMb_ce0),
    .q0(GMb_q0)
);

FFT_NTT_complex_mul grp_complex_mul_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_complex_mul_fu_271_ap_start),
    .ap_done(grp_complex_mul_fu_271_ap_done),
    .ap_idle(grp_complex_mul_fu_271_ap_idle),
    .ap_ready(grp_complex_mul_fu_271_ap_ready),
    .x_re(grp_complex_mul_fu_271_x_re),
    .x_im(grp_complex_mul_fu_271_x_im),
    .y_re(gm_re_reg_706),
    .y_im(gm_im_reg_711),
    .ap_return_0(grp_complex_mul_fu_271_ap_return_0),
    .ap_return_1(grp_complex_mul_fu_271_ap_return_1)
);

FFT_NTT_dadddsub_64ns_64ns_64_5_full_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_5_full_dsp_1_x_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_279_p0),
    .din1(y_re_reg_820),
    .opcode(grp_fu_279_opcode),
    .ce(1'b1),
    .dout(grp_fu_279_p2)
);

FFT_NTT_dadddsub_64ns_64ns_64_5_full_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_5_full_dsp_1_x_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_283_p0),
    .din1(y_im_reg_825),
    .opcode(grp_fu_283_opcode),
    .ce(1'b1),
    .dout(grp_fu_283_p2)
);

FFT_NTT_udiv_10ns_10s_10_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
udiv_10ns_10s_10_14_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_n_1),
    .din1(grp_fu_317_p1),
    .ce(1'b1),
    .dout(grp_fu_317_p2)
);

FFT_NTT_mac_muladd_10s_10s_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_10s_10ns_10_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_317_p2),
    .din1(trunc_ln_reg_654),
    .din2(n_1_reg_661_pp0_iter7_reg),
    .ce(1'b1),
    .dout(grp_fu_609_p3)
);

FFT_NTT_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_616_p0),
    .din1(grp_fu_616_p1),
    .ce(1'b1),
    .dout(grp_fu_616_p2)
);

FFT_NTT_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_623_p0),
    .din1(grp_fu_623_p1),
    .ce(1'b1),
    .dout(grp_fu_623_p2)
);

FFT_NTT_mac_muladd_16ns_14ns_30ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
mac_muladd_16ns_14ns_30ns_31_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_629_p0),
    .din1(grp_fu_629_p1),
    .din2(grp_fu_629_p2),
    .ce(1'b1),
    .dout(grp_fu_629_p3)
);

FFT_NTT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter20 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_complex_mul_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op112_call_state18_state17 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_complex_mul_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_complex_mul_fu_271_ap_ready == 1'b1)) begin
            grp_complex_mul_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0)))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1047)) begin
            n_fu_110 <= n_2_fu_311_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_110 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add1_reg_852 <= grp_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln117_reg_847 <= add_ln117_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln81_reg_680 <= add_ln81_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gm_im_reg_711 <= gm_im_tab_q0;
        gm_re_reg_706 <= gm_re_tab_q0;
        gm_reg_716 <= GMb_q0;
        zext_ln104_reg_721[9 : 0] <= zext_ln104_fu_349_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_700 <= grp_fu_609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_700_pp0_iter10_reg <= i_reg_700_pp0_iter9_reg;
        i_reg_700_pp0_iter11_reg <= i_reg_700_pp0_iter10_reg;
        i_reg_700_pp0_iter12_reg <= i_reg_700_pp0_iter11_reg;
        i_reg_700_pp0_iter13_reg <= i_reg_700_pp0_iter12_reg;
        i_reg_700_pp0_iter14_reg <= i_reg_700_pp0_iter13_reg;
        i_reg_700_pp0_iter15_reg <= i_reg_700_pp0_iter14_reg;
        i_reg_700_pp0_iter9_reg <= i_reg_700;
        icmp_ln75_reg_667 <= icmp_ln75_fu_305_p2;
        icmp_ln75_reg_667_pp0_iter10_reg <= icmp_ln75_reg_667_pp0_iter9_reg;
        icmp_ln75_reg_667_pp0_iter11_reg <= icmp_ln75_reg_667_pp0_iter10_reg;
        icmp_ln75_reg_667_pp0_iter12_reg <= icmp_ln75_reg_667_pp0_iter11_reg;
        icmp_ln75_reg_667_pp0_iter13_reg <= icmp_ln75_reg_667_pp0_iter12_reg;
        icmp_ln75_reg_667_pp0_iter14_reg <= icmp_ln75_reg_667_pp0_iter13_reg;
        icmp_ln75_reg_667_pp0_iter15_reg <= icmp_ln75_reg_667_pp0_iter14_reg;
        icmp_ln75_reg_667_pp0_iter16_reg <= icmp_ln75_reg_667_pp0_iter15_reg;
        icmp_ln75_reg_667_pp0_iter17_reg <= icmp_ln75_reg_667_pp0_iter16_reg;
        icmp_ln75_reg_667_pp0_iter18_reg <= icmp_ln75_reg_667_pp0_iter17_reg;
        icmp_ln75_reg_667_pp0_iter19_reg <= icmp_ln75_reg_667_pp0_iter18_reg;
        icmp_ln75_reg_667_pp0_iter1_reg <= icmp_ln75_reg_667;
        icmp_ln75_reg_667_pp0_iter2_reg <= icmp_ln75_reg_667_pp0_iter1_reg;
        icmp_ln75_reg_667_pp0_iter3_reg <= icmp_ln75_reg_667_pp0_iter2_reg;
        icmp_ln75_reg_667_pp0_iter4_reg <= icmp_ln75_reg_667_pp0_iter3_reg;
        icmp_ln75_reg_667_pp0_iter5_reg <= icmp_ln75_reg_667_pp0_iter4_reg;
        icmp_ln75_reg_667_pp0_iter6_reg <= icmp_ln75_reg_667_pp0_iter5_reg;
        icmp_ln75_reg_667_pp0_iter7_reg <= icmp_ln75_reg_667_pp0_iter6_reg;
        icmp_ln75_reg_667_pp0_iter8_reg <= icmp_ln75_reg_667_pp0_iter7_reg;
        icmp_ln75_reg_667_pp0_iter9_reg <= icmp_ln75_reg_667_pp0_iter8_reg;
        icmp_ln99_reg_671_pp0_iter10_reg <= icmp_ln99_reg_671_pp0_iter9_reg;
        icmp_ln99_reg_671_pp0_iter11_reg <= icmp_ln99_reg_671_pp0_iter10_reg;
        icmp_ln99_reg_671_pp0_iter12_reg <= icmp_ln99_reg_671_pp0_iter11_reg;
        icmp_ln99_reg_671_pp0_iter13_reg <= icmp_ln99_reg_671_pp0_iter12_reg;
        icmp_ln99_reg_671_pp0_iter14_reg <= icmp_ln99_reg_671_pp0_iter13_reg;
        icmp_ln99_reg_671_pp0_iter15_reg <= icmp_ln99_reg_671_pp0_iter14_reg;
        icmp_ln99_reg_671_pp0_iter16_reg <= icmp_ln99_reg_671_pp0_iter15_reg;
        icmp_ln99_reg_671_pp0_iter17_reg <= icmp_ln99_reg_671_pp0_iter16_reg;
        icmp_ln99_reg_671_pp0_iter18_reg <= icmp_ln99_reg_671_pp0_iter17_reg;
        icmp_ln99_reg_671_pp0_iter19_reg <= icmp_ln99_reg_671_pp0_iter18_reg;
        icmp_ln99_reg_671_pp0_iter1_reg <= icmp_ln99_reg_671;
        icmp_ln99_reg_671_pp0_iter2_reg <= icmp_ln99_reg_671_pp0_iter1_reg;
        icmp_ln99_reg_671_pp0_iter3_reg <= icmp_ln99_reg_671_pp0_iter2_reg;
        icmp_ln99_reg_671_pp0_iter4_reg <= icmp_ln99_reg_671_pp0_iter3_reg;
        icmp_ln99_reg_671_pp0_iter5_reg <= icmp_ln99_reg_671_pp0_iter4_reg;
        icmp_ln99_reg_671_pp0_iter6_reg <= icmp_ln99_reg_671_pp0_iter5_reg;
        icmp_ln99_reg_671_pp0_iter7_reg <= icmp_ln99_reg_671_pp0_iter6_reg;
        icmp_ln99_reg_671_pp0_iter8_reg <= icmp_ln99_reg_671_pp0_iter7_reg;
        icmp_ln99_reg_671_pp0_iter9_reg <= icmp_ln99_reg_671_pp0_iter8_reg;
        n_1_reg_661 <= ap_sig_allocacmp_n_1;
        n_1_reg_661_pp0_iter1_reg <= n_1_reg_661;
        n_1_reg_661_pp0_iter2_reg <= n_1_reg_661_pp0_iter1_reg;
        n_1_reg_661_pp0_iter3_reg <= n_1_reg_661_pp0_iter2_reg;
        n_1_reg_661_pp0_iter4_reg <= n_1_reg_661_pp0_iter3_reg;
        n_1_reg_661_pp0_iter5_reg <= n_1_reg_661_pp0_iter4_reg;
        n_1_reg_661_pp0_iter6_reg <= n_1_reg_661_pp0_iter5_reg;
        n_1_reg_661_pp0_iter7_reg <= n_1_reg_661_pp0_iter6_reg;
        tmp2_reg_757_pp0_iter11_reg <= tmp2_reg_757;
        tmp2_reg_757_pp0_iter12_reg <= tmp2_reg_757_pp0_iter11_reg;
        trunc_ln_reg_654 <= {{t[10:1]}};
        zext_ln104_reg_721_pp0_iter10_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter9_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter11_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter10_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter12_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter11_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter13_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter12_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter14_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter13_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter15_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter14_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter16_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter15_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter17_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter16_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter18_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter17_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter19_reg[9 : 0] <= zext_ln104_reg_721_pp0_iter18_reg[9 : 0];
        zext_ln104_reg_721_pp0_iter9_reg[9 : 0] <= zext_ln104_reg_721[9 : 0];
        zext_ln90_reg_737_pp0_iter10_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter9_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter11_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter10_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter12_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter11_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter13_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter12_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter14_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter13_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter15_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter14_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter16_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter15_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter17_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter16_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter18_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter17_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter19_reg[9 : 0] <= zext_ln90_reg_737_pp0_iter18_reg[9 : 0];
        zext_ln90_reg_737_pp0_iter9_reg[9 : 0] <= zext_ln90_reg_737[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_fu_305_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode_read_read_fu_114_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln99_reg_671 <= icmp_ln99_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln75_reg_667_pp0_iter15_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_buf_load_1_reg_815 <= in_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (icmp_ln75_reg_667_pp0_iter15_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_buf_load_reg_809 <= in_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln105_reg_767 <= grp_fu_623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub1_reg_862 <= grp_fu_283_p2;
        sub_reg_857 <= grp_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp2_reg_757 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter13_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln3_reg_782 <= {{grp_fu_629_p3[30:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln3_reg_782_pp0_iter14_reg <= trunc_ln3_reg_782;
        trunc_ln3_reg_782_pp0_iter15_reg <= trunc_ln3_reg_782_pp0_iter14_reg;
        trunc_ln3_reg_782_pp0_iter16_reg <= trunc_ln3_reg_782_pp0_iter15_reg;
        trunc_ln3_reg_782_pp0_iter17_reg <= trunc_ln3_reg_782_pp0_iter16_reg;
        u_reg_830_pp0_iter17_reg <= u_reg_830;
        zext_ln102_reg_788_pp0_iter16_reg[9 : 0] <= zext_ln102_reg_788[9 : 0];
        zext_ln102_reg_788_pp0_iter17_reg[9 : 0] <= zext_ln102_reg_788_pp0_iter16_reg[9 : 0];
        zext_ln88_reg_799_pp0_iter16_reg[9 : 0] <= zext_ln88_reg_799[9 : 0];
        zext_ln88_reg_799_pp0_iter17_reg[9 : 0] <= zext_ln88_reg_799_pp0_iter16_reg[9 : 0];
        zext_ln88_reg_799_pp0_iter18_reg[9 : 0] <= zext_ln88_reg_799_pp0_iter17_reg[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter16_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        u_reg_830 <= {{in_buf_load_reg_809[63:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter16_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        x_im_reg_842 <= x_im_fu_446_p1;
        x_re_reg_837 <= x_re_fu_442_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter15_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_im_reg_825 <= grp_complex_mul_fu_271_ap_return_1;
        y_re_reg_820 <= grp_complex_mul_fu_271_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter15_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln102_reg_788[9 : 0] <= zext_ln102_fu_411_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter15_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln88_reg_799[9 : 0] <= zext_ln88_fu_420_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln90_reg_737[9 : 0] <= zext_ln90_fu_361_p1[9 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        GMb_ce0 = 1'b1;
    end else begin
        GMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & ((icmp_ln75_reg_667 == 1'd1) | ((icmp_ln99_reg_671 == 1'd1) & (mode == 1'd1))))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & ((icmp_ln75_reg_667_pp0_iter19_reg == 1'd1) | ((icmp_ln99_reg_671_pp0_iter19_reg == 1'd1) & (mode == 1'd1))))) begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter20_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to19 = 1'b1;
    end else begin
        ap_idle_pp0_0to19 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to20 = 1'b1;
    end else begin
        ap_idle_pp0_1to20 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_n_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_110;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_667_pp0_iter16_reg == 1'd0) & (mode == 1'd1))) begin
        if ((1'b1 == ap_condition_798)) begin
            grp_fu_279_opcode = 2'd1;
        end else if ((1'b1 == ap_condition_792)) begin
            grp_fu_279_opcode = 2'd0;
        end else begin
            grp_fu_279_opcode = 'bx;
        end
    end else begin
        grp_fu_279_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_279_p0 = x_re_reg_837;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_279_p0 = x_re_fu_442_p1;
    end else begin
        grp_fu_279_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_667_pp0_iter16_reg == 1'd0) & (mode == 1'd1))) begin
        if ((1'b1 == ap_condition_798)) begin
            grp_fu_283_opcode = 2'd1;
        end else if ((1'b1 == ap_condition_792)) begin
            grp_fu_283_opcode = 2'd0;
        end else begin
            grp_fu_283_opcode = 'bx;
        end
    end else begin
        grp_fu_283_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_283_p0 = x_im_reg_842;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_283_p0 = x_im_fu_446_p1;
    end else begin
        grp_fu_283_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        in_buf_address0 = zext_ln102_fu_411_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        in_buf_address0 = zext_ln90_fu_361_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        in_buf_address0 = zext_ln104_fu_349_p1;
    end else begin
        in_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        in_buf_address1 = zext_ln88_fu_420_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        in_buf_address1 = zext_ln104_fu_349_p1;
    end else begin
        in_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_buf_ce0 = 1'b1;
    end else begin
        in_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_buf_ce1 = 1'b1;
    end else begin
        in_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        stage0_address0 = zext_ln90_reg_737_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stage0_address0 = zext_ln104_reg_721_pp0_iter19_reg;
    end else begin
        stage0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_1063)) begin
            stage0_address1 = zext_ln88_reg_799_pp0_iter18_reg;
        end else if ((1'b1 == ap_condition_1059)) begin
            stage0_address1 = zext_ln104_reg_721_pp0_iter18_reg;
        end else if ((1'b1 == ap_condition_1055)) begin
            stage0_address1 = stage0_addr_gep_fu_236_p3;
        end else if ((1'b1 == ap_condition_1051)) begin
            stage0_address1 = zext_ln102_reg_788_pp0_iter17_reg;
        end else begin
            stage0_address1 = 'bx;
        end
    end else begin
        stage0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_ce0 = 1'b1;
    end else begin
        stage0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_ce1 = 1'b1;
    end else begin
        stage0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        stage0_d0 = bitcast_ln98_fu_605_p1;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stage0_d0 = bitcast_ln97_fu_601_p1;
    end else begin
        stage0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_1063)) begin
            stage0_d1 = bitcast_ln95_fu_597_p1;
        end else if ((1'b1 == ap_condition_1059)) begin
            stage0_d1 = shl_ln1_fu_589_p3;
        end else if ((1'b1 == ap_condition_1055)) begin
            stage0_d1 = bitcast_ln94_fu_584_p1;
        end else if ((1'b1 == ap_condition_1051)) begin
            stage0_d1 = shl_ln_fu_543_p3;
        end else begin
            stage0_d1 = 'bx;
        end
    end else begin
        stage0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln75_reg_667_pp0_iter19_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln75_reg_667_pp0_iter19_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we0 = 8'd255;
    end else begin
        stage0_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we1 = 8'd255;
    end else if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we1 = 8'd192;
    end else begin
        stage0_we1 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to19 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter20_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to20 == 1'b1) & (ap_start_int == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GMb_address0 = zext_ln81_fu_339_p1;

assign add_ln104_fu_345_p0 = grp_fu_609_p3;

assign add_ln104_fu_345_p2 = ($signed(add_ln104_fu_345_p0) + $signed(trunc_ln_reg_654));

assign add_ln111_fu_494_p2 = ($signed(zext_ln73_1_fu_453_p1) + $signed(17'd118783));

assign add_ln113_1_fu_518_p2 = (zext_ln107_fu_456_p1 + select_ln108_fu_476_p3);

assign add_ln113_2_fu_524_p2 = (add_ln113_1_fu_518_p2 + u_reg_830_pp0_iter17_reg);

assign add_ln113_fu_537_p2 = (select_ln113_fu_529_p3 + add_ln113_2_fu_524_p2);

assign add_ln117_fu_578_p2 = (select_ln117_fu_570_p3 + trunc_ln116_fu_566_p1);

assign add_ln81_fu_334_p2 = ($signed(grp_fu_317_p2) + $signed(m));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1047 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln99_fu_323_p2 == 1'd0) & (icmp_ln75_fu_305_p2 == 1'd0)) | ((icmp_ln75_fu_305_p2 == 1'd0) & (mode_read_read_fu_114_p2 == 1'd0))));
end

always @ (*) begin
    ap_condition_1051 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_1055 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_1059 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1063 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_792 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_00001));
end

always @ (*) begin
    ap_condition_798 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001));
end

always @ (*) begin
    ap_enable_operation_194 = (ap_predicate_op194_store_state38 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_203 = (ap_predicate_op203_store_state38 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_store_state39 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_213 = (ap_predicate_op213_store_state39 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_store_state40 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_221 = (ap_predicate_op221_store_state41 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state38_pp0_iter18_stage1 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state39_pp0_iter19_stage0 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state40_pp0_iter19_stage1 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state41_pp0_iter20_stage0 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op112_call_state18_state17 = ((icmp_ln75_reg_667_pp0_iter7_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op194_store_state38 = ((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op203_store_state38 = ((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op209_store_state39 = ((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op213_store_state39 = ((icmp_ln75_reg_667_pp0_iter18_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op218_store_state40 = ((icmp_ln75_reg_667_pp0_iter19_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op221_store_state41 = ((icmp_ln75_reg_667_pp0_iter19_reg == 1'd0) & (mode == 1'd1));
end

assign bitcast_ln94_fu_584_p1 = grp_fu_279_p2;

assign bitcast_ln95_fu_597_p1 = add1_reg_852;

assign bitcast_ln97_fu_601_p1 = sub_reg_857;

assign bitcast_ln98_fu_605_p1 = sub1_reg_862;

assign gm_im_tab_address0 = zext_ln81_fu_339_p1;

assign gm_re_tab_address0 = zext_ln81_fu_339_p1;

assign grp_complex_mul_fu_271_ap_start = grp_complex_mul_fu_271_ap_start_reg;

assign grp_complex_mul_fu_271_x_im = in_buf_q0;

assign grp_complex_mul_fu_271_x_re = in_buf_q1;

assign grp_fu_317_p1 = {{t[10:1]}};

assign grp_fu_616_p0 = grp_fu_616_p00;

assign grp_fu_616_p00 = trunc_ln1_fu_369_p4;

assign grp_fu_616_p1 = grp_fu_616_p10;

assign grp_fu_616_p10 = gm_reg_716;

assign grp_fu_623_p0 = grp_fu_616_p2[15:0];

assign grp_fu_623_p1 = 16'd12287;

assign grp_fu_629_p0 = grp_fu_629_p00;

assign grp_fu_629_p00 = $unsigned(mul_ln105_reg_767);

assign grp_fu_629_p1 = 30'd12289;

assign grp_fu_629_p2 = grp_fu_629_p20;

assign grp_fu_629_p20 = tmp2_reg_757_pp0_iter12_reg;

assign icmp_ln75_fu_305_p2 = ((ap_sig_allocacmp_n_1 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_323_p2 = ((ap_sig_allocacmp_n_1 == 10'd255) ? 1'b1 : 1'b0);

assign mode_read_read_fu_114_p2 = mode;

assign n_2_fu_311_p2 = (ap_sig_allocacmp_n_1 + 10'd1);

assign select_ln108_fu_476_p3 = ((tmp_fu_468_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln113_fu_529_p3 = ((tmp_1_fu_510_p3[0:0] == 1'b1) ? 16'd53247 : 16'd40958);

assign select_ln117_fu_570_p3 = ((tmp_2_fu_558_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign sext_ln111_fu_500_p1 = $signed(add_ln111_fu_494_p2);

assign sext_ln74_1_fu_490_p1 = $signed(tmp2_3_fu_484_p2);

assign sext_ln74_fu_464_p1 = tmp2_1_fu_459_p2;

assign shl_ln1_fu_589_p3 = {{add_ln117_reg_847}, {48'd0}};

assign shl_ln_fu_543_p3 = {{add_ln113_fu_537_p2}, {48'd0}};

assign stage0_addr_gep_fu_236_p3 = zext_ln102_reg_788_pp0_iter17_reg;

assign tmp1_1_fu_504_p2 = ($signed(sext_ln111_fu_500_p1) + $signed(sext_ln74_1_fu_490_p1));

assign tmp1_2_fu_552_p2 = ($signed(zext_ln73_fu_450_p1) - $signed(sext_ln74_1_fu_490_p1));

assign tmp2_1_fu_459_p2 = ($signed(trunc_ln3_reg_782_pp0_iter17_reg) + $signed(15'd20479));

assign tmp2_3_fu_484_p2 = ($signed(select_ln108_fu_476_p3) + $signed(sext_ln74_fu_464_p1));

assign tmp_1_fu_510_p3 = tmp1_1_fu_504_p2[32'd17];

assign tmp_2_fu_558_p3 = tmp1_2_fu_552_p2[32'd17];

assign tmp_fu_468_p3 = tmp2_1_fu_459_p2[32'd14];

assign trunc_ln116_fu_566_p1 = tmp1_2_fu_552_p2[15:0];

assign trunc_ln1_fu_369_p4 = {{in_buf_q0[63:48]}};

assign x_im_fu_446_p1 = in_buf_load_1_reg_815;

assign x_re_fu_442_p1 = in_buf_load_reg_809;

assign xor_ln88_fu_415_p2 = (i_reg_700_pp0_iter15_reg ^ 10'd512);

assign xor_ln90_fu_355_p2 = (10'd512 ^ add_ln104_fu_345_p2);

assign zext_ln102_fu_411_p1 = $unsigned(i_reg_700_pp0_iter15_reg);

assign zext_ln104_fu_349_p1 = add_ln104_fu_345_p2;

assign zext_ln107_fu_456_p1 = trunc_ln3_reg_782_pp0_iter17_reg;

assign zext_ln73_1_fu_453_p1 = u_reg_830_pp0_iter17_reg;

assign zext_ln73_fu_450_p1 = u_reg_830_pp0_iter17_reg;

assign zext_ln81_fu_339_p1 = add_ln81_reg_680;

assign zext_ln88_fu_420_p1 = xor_ln88_fu_415_p2;

assign zext_ln90_fu_361_p1 = xor_ln90_fu_355_p2;

always @ (posedge ap_clk) begin
    zext_ln104_reg_721[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln104_reg_721_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln90_reg_737_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln102_reg_788[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln102_reg_788_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln102_reg_788_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_799[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_799_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_799_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_799_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_NTT_stage_1
