----------------------------------------------------------------------------
-- 
-- Loop Filter
--
-- Desc
--
-- Inputs: 
--
-- Outputs: 
--
-- Revision History:
-- 05/04/19 Sophia Liu Initial revision
--
----------------------------------------------------------------------------

--library ieee; 
--use ieee.std_logic_1164.all; 
--use ieee.numeric_std.all;

--library work; 
--use work.RecConstants.all;

--entity NCO is 
--    port(
--        SigIn :  in  std_logic_vector(FILTER_BITS downto 0); -- Signal input 1  
--        FreqIn :  in  std_logic_vector(FILTER_BITS downto 0); -- Signal input 2, changing freq  
--        Clk   :  in  std_logic; -- System clock input (TODO synchronous?) 
--        PhaseOut :  out  std_logic_vector(FILTER_BITS downto 0) -- num clock diff for zero crossings 
--    );
--end NCO; 

--architecture Arch of NCO is 
--	begin 
	
--end Arch; 