--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf
top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! buffer_ent/ack_db_state_OR_69_o   SLICE_X11Y9.A     SLICE_X11Y9.A1   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 199447 paths analyzed, 3235 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.885ns.
--------------------------------------------------------------------------------

Paths for end point buffer_ent/dst_ent/Mram_ram13 (RAMB16_X0Y22.DIA0), 1411 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_0 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram13 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.866ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (0.730 - 0.714)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_0 to buffer_ent/dst_ent/Mram_ram13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.476   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/blr_x_0
    SLICE_X20Y25.C4      net (fanout=2)        0.546   buffer_ent/sobel_fltr_ent/sobel_ent/blr_x<0>
    SLICE_X20Y25.C       Tilo                  0.255   buffer_ent/sobel_fltr_ent/sobel_ent/gx<0>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT
    SLICE_X20Y23.B4      net (fanout=2)        0.556   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT
    SLICE_X20Y23.BQ      Tad_logic             0.942   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_lut<0>1
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_2
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<1>_rt
    SLICE_X21Y23.C4      net (fanout=2)        0.331   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<1>
    SLICE_X21Y23.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<1>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Mmux_gx_next21
    SLICE_X21Y27.B1      net (fanout=2)        1.711   buffer_ent/sobel_fltr_ent/sobel_ent/gx_next<1>
    SLICE_X21Y27.B       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>21
    SLICE_X20Y32.B4      net (fanout=2)        0.999   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>2
    SLICE_X20Y32.B       Tilo                  0.254   buffer_ent/dst_din<4>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>33
    SLICE_X20Y34.B5      net (fanout=10)       0.468   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>2
    SLICE_X20Y34.B       Tilo                  0.254   buffer_ent/dst_din<13>
                                                       buffer_ent/mux311
    RAMB16_X0Y22.DIA0    net (fanout=1)        2.256   buffer_ent/dst_din_next<12>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram13
                                                       buffer_ent/dst_ent/Mram_ram13
    -------------------------------------------------  ---------------------------
    Total                                      9.866ns (2.999ns logic, 6.867ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/tbr_y_3 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram13 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.818ns (Levels of Logic = 7)
  Clock Path Skew:      0.007ns (0.730 - 0.723)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/tbr_y_3 to buffer_ent/dst_ent/Mram_ram13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y19.DQ      Tcko                  0.476   buffer_ent/sobel_fltr_ent/sobel_ent/tbr_y<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tbr_y_3
    SLICE_X22Y22.D5      net (fanout=1)        1.097   buffer_ent/sobel_fltr_ent/sobel_ent/tbr_y<3>
    SLICE_X22Y22.DMUX    Tilo                  0.298   buffer_ent/sobel_fltr_ent/sobel_ent/tbl_y[8]_tbr_y[8]_add_17_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT3
    SLICE_X22Y23.A5      net (fanout=2)        0.744   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT3
    SLICE_X22Y23.COUT    Topcya                0.472   buffer_ent/sobel_fltr_ent/sobel_ent/tbl_y[8]_tbr_y[8]_add_17_OUT<6>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_lut<0>4
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_cy<0>_6
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_cy<0>7
    SLICE_X22Y24.AMUX    Tcina                 0.210   buffer_ent/sobel_fltr_ent/sobel_ent/gy_next<0>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tbl_y[8]_tbr_y[8]_add_17_OUT_xor<0>_7
    SLICE_X21Y24.D6      net (fanout=7)        0.396   buffer_ent/sobel_fltr_ent/sobel_ent/tbl_y[8]_tbr_y[8]_add_17_OUT<8>
    SLICE_X21Y24.D       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gy<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Mmux_gy_next91
    SLICE_X19Y25.B1      net (fanout=9)        0.968   buffer_ent/sobel_fltr_ent/sobel_ent/gy_next<8>
    SLICE_X19Y25.B       Tilo                  0.259   buffer_ent/dst_din<1>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>11
    SLICE_X20Y32.B6      net (fanout=4)        1.025   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>1
    SLICE_X20Y32.B       Tilo                  0.254   buffer_ent/dst_din<4>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>33
    SLICE_X20Y34.B5      net (fanout=10)       0.468   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>2
    SLICE_X20Y34.B       Tilo                  0.254   buffer_ent/dst_din<13>
                                                       buffer_ent/mux311
    RAMB16_X0Y22.DIA0    net (fanout=1)        2.256   buffer_ent/dst_din_next<12>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram13
                                                       buffer_ent/dst_ent/Mram_ram13
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (2.782ns logic, 7.036ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x_0 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram13 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.795ns (Levels of Logic = 6)
  Clock Path Skew:      0.014ns (0.730 - 0.716)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x_0 to buffer_ent/dst_ent/Mram_ram13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x_0
    SLICE_X20Y25.C6      net (fanout=2)        0.426   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x<0>
    SLICE_X20Y25.C       Tilo                  0.255   buffer_ent/sobel_fltr_ent/sobel_ent/gx<0>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT
    SLICE_X20Y23.B4      net (fanout=2)        0.556   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT
    SLICE_X20Y23.BQ      Tad_logic             0.942   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<3>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_lut<0>1
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_tlr_x[8]_blr_x[8]_add_15_OUT_cy<0>_2
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<1>_rt
    SLICE_X21Y23.C4      net (fanout=2)        0.331   buffer_ent/sobel_fltr_ent/sobel_ent/tlr_x[8]_blr_x[8]_add_15_OUT<1>
    SLICE_X21Y23.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<1>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Mmux_gx_next21
    SLICE_X21Y27.B1      net (fanout=2)        1.711   buffer_ent/sobel_fltr_ent/sobel_ent/gx_next<1>
    SLICE_X21Y27.B       Tilo                  0.259   buffer_ent/sobel_fltr_ent/sobel_ent/gx<8>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>21
    SLICE_X20Y32.B4      net (fanout=2)        0.999   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_lut<0>2
    SLICE_X20Y32.B       Tilo                  0.254   buffer_ent/dst_din<4>
                                                       buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>33
    SLICE_X20Y34.B5      net (fanout=10)       0.468   buffer_ent/sobel_fltr_ent/sobel_ent/Madd_output_cy<0>2
    SLICE_X20Y34.B       Tilo                  0.254   buffer_ent/dst_din<13>
                                                       buffer_ent/mux311
    RAMB16_X0Y22.DIA0    net (fanout=1)        2.256   buffer_ent/dst_din_next<12>
    RAMB16_X0Y22.CLKA    Trdck_DIA             0.300   buffer_ent/dst_ent/Mram_ram13
                                                       buffer_ent/dst_ent/Mram_ram13
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (3.048ns logic, 6.747ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/dst_ent/Mram_ram12 (RAMB16_X1Y28.ADDRB8), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_4 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram12 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.817ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.742 - 0.771)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_4 to buffer_ent/dst_ent/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DQ       Tcko                  0.525   imx51_wb_16/address<4>
                                                       imx51_wb_16/address_4
    SLICE_X18Y15.B4      net (fanout=3)        0.966   imx51_wb_16/address<4>
    SLICE_X18Y15.COUT    Topcyb                0.448   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<6>
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_lut<4>_INV_0
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<6>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<6>
    SLICE_X18Y16.CMUX    Tcinc                 0.289   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<10>
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<10>
    SLICE_X16Y16.A3      net (fanout=1)        0.586   buffer_ent/GND_27_o_GND_27_o_sub_3_OUT<9>
    SLICE_X16Y16.AMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<0>
                                                       buffer_ent/Mmux_mem_addr141
    RAMB16_X1Y28.ADDRB8  net (fanout=32)       6.274   buffer_ent/mem_addr<9>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.400   buffer_ent/dst_ent/Mram_ram12
                                                       buffer_ent/dst_ent/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                      9.817ns (1.988ns logic, 7.829ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_8 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram12 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.741ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.742 - 0.768)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_8 to buffer_ent/dst_ent/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.DQ       Tcko                  0.525   imx51_wb_16/address<8>
                                                       imx51_wb_16/address_8
    SLICE_X18Y16.B4      net (fanout=3)        1.017   imx51_wb_16/address<8>
    SLICE_X18Y16.CMUX    Topbc                 0.613   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<10>
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_lut<8>_INV_0
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<10>
    SLICE_X16Y16.A3      net (fanout=1)        0.586   buffer_ent/GND_27_o_GND_27_o_sub_3_OUT<9>
    SLICE_X16Y16.AMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<0>
                                                       buffer_ent/Mmux_mem_addr141
    RAMB16_X1Y28.ADDRB8  net (fanout=32)       6.274   buffer_ent/mem_addr<9>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.400   buffer_ent/dst_ent/Mram_ram12
                                                       buffer_ent/dst_ent/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                      9.741ns (1.864ns logic, 7.877ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imx51_wb_16/address_3 (FF)
  Destination:          buffer_ent/dst_ent/Mram_ram12 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.742 - 0.770)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imx51_wb_16/address_3 to buffer_ent/dst_ent/Mram_ram12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.CQ       Tcko                  0.430   imx51_wb_16/address<3>
                                                       imx51_wb_16/address_3
    SLICE_X18Y15.A5      net (fanout=3)        0.910   imx51_wb_16/address<3>
    SLICE_X18Y15.COUT    Topcya                0.472   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<6>
                                                       imx51_wb_16/address<3>_rt
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<6>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<6>
    SLICE_X18Y16.CMUX    Tcinc                 0.289   buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<10>
                                                       buffer_ent/Msub_GND_27_o_GND_27_o_sub_3_OUT<15:0>_cy<10>
    SLICE_X16Y16.A3      net (fanout=1)        0.586   buffer_ent/GND_27_o_GND_27_o_sub_3_OUT<9>
    SLICE_X16Y16.AMUX    Tilo                  0.326   buffer_ent/sobel_fltr_ent/src_addr_reg[13]_current_line[13]_mux_76_OUT<0>
                                                       buffer_ent/Mmux_mem_addr141
    RAMB16_X1Y28.ADDRB8  net (fanout=32)       6.274   buffer_ent/mem_addr<9>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.400   buffer_ent/dst_ent/Mram_ram12
                                                       buffer_ent/dst_ent/Mram_ram12
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (1.917ns logic, 7.773ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/src_frame_ent/Mram_ram2 (RAMB16_X0Y0.ADDRB8), 454 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/y_9 (FF)
  Destination:          buffer_ent/src_frame_ent/Mram_ram2 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.919ns (Levels of Logic = 4)
  Clock Path Skew:      0.094ns (0.706 - 0.612)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/y_9 to buffer_ent/src_frame_ent/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.DQ      Tcko                  0.525   buffer_ent/sobel_fltr_ent/y<9>
                                                       buffer_ent/sobel_fltr_ent/y_9
    SLICE_X12Y29.A4      net (fanout=6)        1.259   buffer_ent/sobel_fltr_ent/y<9>
    SLICE_X12Y29.AMUX    Topaa                 0.456   buffer_ent/sobel_fltr_ent/Madd_n0228_cy<12>
                                                       buffer_ent/sobel_fltr_ent/Madd_n0228_lut<9>
                                                       buffer_ent/sobel_fltr_ent/Madd_n0228_cy<12>
    SLICE_X14Y22.B4      net (fanout=3)        1.348   buffer_ent/sobel_fltr_ent/n0228<9>
    SLICE_X14Y22.BMUX    Topbb                 0.428   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_50_OUT<13:0>_cy<11>
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_50_OUT<13:0>_lut<9>_INV_0
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_50_OUT<13:0>_cy<11>
    SLICE_X12Y19.D5      net (fanout=1)        0.866   buffer_ent/sobel_fltr_ent/GND_29_o_GND_29_o_sub_50_OUT<9>
    SLICE_X12Y19.CMUX    Topdc                 0.456   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_713
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_713_F
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_713
    SLICE_X13Y24.D6      net (fanout=1)        0.872   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_713
    SLICE_X13Y24.D       Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<9>
                                                       buffer_ent/sobel_fltr_ent/state<3>_inv_inv131
    RAMB16_X0Y0.ADDRB8   net (fanout=16)       3.050   buffer_ent/src_addr_next<9>
    RAMB16_X0Y0.CLKB     Trcck_ADDRB           0.400   buffer_ent/src_frame_ent/Mram_ram2
                                                       buffer_ent/src_frame_ent/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.919ns (2.524ns logic, 7.395ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/y_7 (FF)
  Destination:          buffer_ent/src_frame_ent/Mram_ram2 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.888ns (Levels of Logic = 6)
  Clock Path Skew:      0.094ns (0.706 - 0.612)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/y_7 to buffer_ent/src_frame_ent/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.DQ      Tcko                  0.430   buffer_ent/sobel_fltr_ent/y<7>
                                                       buffer_ent/sobel_fltr_ent/y_7
    SLICE_X12Y17.C6      net (fanout=7)        0.903   buffer_ent/sobel_fltr_ent/y<7>
    SLICE_X12Y17.CMUX    Topcc                 0.495   buffer_ent/sobel_fltr_ent/Madd_n0238_cy<8>
                                                       buffer_ent/sobel_fltr_ent/Madd_n0238_lut<7>
                                                       buffer_ent/sobel_fltr_ent/Madd_n0238_cy<8>
    SLICE_X18Y19.D5      net (fanout=3)        1.541   buffer_ent/sobel_fltr_ent/n0238<7>
    SLICE_X18Y19.COUT    Topcyd                0.290   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<7>
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_lut<7>_INV_0
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<7>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<7>
    SLICE_X18Y20.BMUX    Tcinb                 0.277   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<11>
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<11>
    SLICE_X13Y21.D6      net (fanout=1)        0.682   buffer_ent/sobel_fltr_ent/GND_29_o_GND_29_o_sub_83_OUT<9>
    SLICE_X13Y21.D       Tilo                  0.259   buffer_ent/sobel_fltr_ent/y<11>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_613_SW0
    SLICE_X13Y24.C4      net (fanout=1)        0.806   N172
    SLICE_X13Y24.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<9>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_613
    SLICE_X13Y24.D5      net (fanout=1)        0.234   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_613
    SLICE_X13Y24.D       Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<9>
                                                       buffer_ent/sobel_fltr_ent/state<3>_inv_inv131
    RAMB16_X0Y0.ADDRB8   net (fanout=16)       3.050   buffer_ent/src_addr_next<9>
    RAMB16_X0Y0.CLKB     Trcck_ADDRB           0.400   buffer_ent/src_frame_ent/Mram_ram2
                                                       buffer_ent/src_frame_ent/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (2.669ns logic, 7.219ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_ent/sobel_fltr_ent/y_6 (FF)
  Destination:          buffer_ent/src_frame_ent/Mram_ram2 (RAM)
  Requirement:          10.526ns
  Data Path Delay:      9.845ns (Levels of Logic = 6)
  Clock Path Skew:      0.094ns (0.706 - 0.612)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_ent/sobel_fltr_ent/y_6 to buffer_ent/src_frame_ent/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.BQ      Tcko                  0.430   buffer_ent/sobel_fltr_ent/y<7>
                                                       buffer_ent/sobel_fltr_ent/y_6
    SLICE_X12Y17.B5      net (fanout=6)        0.705   buffer_ent/sobel_fltr_ent/y<6>
    SLICE_X12Y17.CMUX    Topbc                 0.650   buffer_ent/sobel_fltr_ent/Madd_n0238_cy<8>
                                                       buffer_ent/sobel_fltr_ent/Madd_n0238_lut<6>
                                                       buffer_ent/sobel_fltr_ent/Madd_n0238_cy<8>
    SLICE_X18Y19.D5      net (fanout=3)        1.541   buffer_ent/sobel_fltr_ent/n0238<7>
    SLICE_X18Y19.COUT    Topcyd                0.290   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<7>
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_lut<7>_INV_0
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<7>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<7>
    SLICE_X18Y20.BMUX    Tcinb                 0.277   buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<11>
                                                       buffer_ent/sobel_fltr_ent/Msub_GND_29_o_GND_29_o_sub_83_OUT<13:0>_cy<11>
    SLICE_X13Y21.D6      net (fanout=1)        0.682   buffer_ent/sobel_fltr_ent/GND_29_o_GND_29_o_sub_83_OUT<9>
    SLICE_X13Y21.D       Tilo                  0.259   buffer_ent/sobel_fltr_ent/y<11>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_613_SW0
    SLICE_X13Y24.C4      net (fanout=1)        0.806   N172
    SLICE_X13Y24.C       Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<9>
                                                       buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_613
    SLICE_X13Y24.D5      net (fanout=1)        0.234   buffer_ent/sobel_fltr_ent/Mmux_src_addr_next_613
    SLICE_X13Y24.D       Tilo                  0.259   buffer_ent/sobel_fltr_ent/src_addr_reg<9>
                                                       buffer_ent/sobel_fltr_ent/state<3>_inv_inv131
    RAMB16_X0Y0.ADDRB8   net (fanout=16)       3.050   buffer_ent/src_addr_next<9>
    RAMB16_X0Y0.CLKB     Trcck_ADDRB           0.400   buffer_ent/src_frame_ent/Mram_ram2
                                                       buffer_ent/src_frame_ent/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (2.824ns logic, 7.021ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point buffer_ent/sobel_fltr_ent/bm_px_0 (SLICE_X22Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/sobel_fltr_ent/bm_px_0 (FF)
  Destination:          buffer_ent/sobel_fltr_ent/bm_px_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/sobel_fltr_ent/bm_px_0 to buffer_ent/sobel_fltr_ent/bm_px_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.200   buffer_ent/sobel_fltr_ent/bm_px<3>
                                                       buffer_ent/sobel_fltr_ent/bm_px_0
    SLICE_X22Y16.A6      net (fanout=1)        0.018   buffer_ent/sobel_fltr_ent/bm_px<0>
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.190   buffer_ent/sobel_fltr_ent/bm_px<3>
                                                       buffer_ent/sobel_fltr_ent/Mmux_bm_px_next11
                                                       buffer_ent/sobel_fltr_ent/bm_px_0
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/sobel_fltr_ent/bm_px_3 (SLICE_X22Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/sobel_fltr_ent/bm_px_3 (FF)
  Destination:          buffer_ent/sobel_fltr_ent/bm_px_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/sobel_fltr_ent/bm_px_3 to buffer_ent/sobel_fltr_ent/bm_px_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.DQ      Tcko                  0.200   buffer_ent/sobel_fltr_ent/bm_px<3>
                                                       buffer_ent/sobel_fltr_ent/bm_px_3
    SLICE_X22Y16.D6      net (fanout=1)        0.018   buffer_ent/sobel_fltr_ent/bm_px<3>
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.190   buffer_ent/sobel_fltr_ent/bm_px<3>
                                                       buffer_ent/sobel_fltr_ent/Mmux_bm_px_next41
                                                       buffer_ent/sobel_fltr_ent/bm_px_3
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point buffer_ent/sobel_fltr_ent/dst_addr_reg_2 (SLICE_X22Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buffer_ent/sobel_fltr_ent/dst_addr_reg_2 (FF)
  Destination:          buffer_ent/sobel_fltr_ent/dst_addr_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buffer_ent/sobel_fltr_ent/dst_addr_reg_2 to buffer_ent/sobel_fltr_ent/dst_addr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.DQ      Tcko                  0.200   buffer_ent/sobel_fltr_ent/dst_addr_reg<2>
                                                       buffer_ent/sobel_fltr_ent/dst_addr_reg_2
    SLICE_X22Y29.D6      net (fanout=1)        0.018   buffer_ent/sobel_fltr_ent/dst_addr_reg<2>
    SLICE_X22Y29.CLK     Tah         (-Th)    -0.190   buffer_ent/sobel_fltr_ent/dst_addr_reg<2>
                                                       buffer_ent/sobel_fltr_ent/Mmux_dst_addr_next71
                                                       buffer_ent/sobel_fltr_ent/dst_addr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buffer_ent/dst_ent/Mram_ram1/CLKA
  Logical resource: buffer_ent/dst_ent/Mram_ram1/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buffer_ent/dst_ent/Mram_ram1/CLKB
  Logical resource: buffer_ent/dst_ent/Mram_ram1/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buffer_ent/dst_ent/Mram_ram2/CLKA
  Logical resource: buffer_ent/dst_ent/Mram_ram2/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ext_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk        |    9.885|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 199447 paths, 0 nets, and 4106 connections

Design statistics:
   Minimum period:   9.885ns{1}   (Maximum frequency: 101.163MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 22 18:45:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



