// Seed: 2257389160
module module_0 ();
  supply0 id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output uwire id_7
);
  assign id_5 = 1 ? -1 : id_4;
  parameter id_9 = -1;
  wire id_11, id_12;
  xor primCall (id_0, id_11, id_12, id_2, id_3, id_4, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output logic id_0,
    output logic id_1,
    output tri1  id_2,
    input  logic id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  tri   id_7,
    input  tri   id_8,
    input  wor   id_9
);
  assign id_0 = id_3;
  tri0 id_11;
  module_0 modCall_1 ();
  wire id_12 = id_12;
  wire id_13;
  assign id_11 = (-1);
  always id_1 <= id_3;
  wire id_14, id_15;
  wire id_16;
endmodule
