
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Mon Sep  4 23:45:43 2023
Host:		AVLSI-PC22 (x86_64 w/Linux 2.6.32-431.el6.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU X3450 @ 2.67GHz 8192KB)
OS:		Red Hat Enterprise Linux Server release 6.5 (Santiago)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net {GND GNDO}
<CMD> set init_lef_file {../lef_files/header6_V55.lef ../lef_files/fsa0m_a_generic_core.lef ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef ../lef_files/foa0a_o_t33_generic_cd_io.lef ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog alu_innovus.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file pads_alu.io
<CMD> set init_pwr_net {VDD VDDO}
<CMD> init_design
#% Begin Load MMMC data ... (date=09/04 23:52:42, mem=504.4M)
#% End Load MMMC data ... (date=09/04 23:52:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=504.6M, current mem=504.6M)

Loading LEF file ../lef_files/header6_V55.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/header6_V55.lef at line 1262.

Loading LEF file ../lef_files/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_files/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_files/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef at line 16495.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FSA0M_A_GENERIC_CORE_ANT_V55.6.lef at line 16495.

Loading LEF file ../lef_files/foa0a_o_t33_generic_cd_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_files/foa0a_o_t33_generic_cd_io.lef at line 1.
**ERROR: (IMPLF-40):	Macro 'PADPOC6MC' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
**ERROR: (IMPLF-40):	Macro 'PADPOC6MD' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_files/foa0a_o_t33_generic_cd_io.lef at line 2107.

Loading LEF file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef at line 713.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_files/FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef at line 713.
**WARN: (IMPLF-61):	388 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Sep  4 23:52:42 2023
viaInitial ends at Mon Sep  4 23:52:42 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.view
Reading worst_case timing library '/Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading best_case timing library '/Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=23.9M, fe_cpu=1.81min, fe_real=7.03min, fe_mem=718.8M) ***
#% Begin Load netlist data ... (date=09/04 23:52:45, mem=526.3M)
*** Begin netlist parsing (mem=718.8M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 382 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'alu_innovus.v'

*** Memory Usage v#1 (Current mem = 718.812M, initial mem = 274.980M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=718.8M) ***
#% End Load netlist data ... (date=09/04 23:52:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=535.0M, current mem=535.0M)
Top level cell is alu_top_module.
Hooked 764 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell alu_top_module ...
*** Netlist is unique.
** info: there are 810 modules.
** info: there are 207 stdCell insts.
** info: there are 31 Pad insts.

*** Memory Usage v#1 (Current mem = 756.234M, initial mem = 274.980M) ***
Reading IO assignment file "pads_alu.io" ...
Adjusting Core to Bottom to: 0.1600.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 6.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.062 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.041 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: setup
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: hold
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'alu_synthesys_report.sdc' ...
Current (total cpu=0:01:50, real=0:07:03, peak res=749.2M, current mem=749.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_synthesys_report.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_synthesys_report.sdc, Line 10).

**WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File alu_synthesys_report.sdc, Line 13).

alu_top_module
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 16).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 16).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File alu_synthesys_report.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File alu_synthesys_report.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk_in' (File alu_synthesys_report.sdc, Line 27).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File alu_synthesys_report.sdc, Line 27).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 28).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 30).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 33).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 34).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 35).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_in' (File alu_synthesys_report.sdc, Line 36).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File alu_synthesys_report.sdc, Line 37).

INFO (CTE): Reading of timing constraints file alu_synthesys_report.sdc completed, with 23 Warnings and 21 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=760.5M, current mem=760.5M)
Current (total cpu=0:01:50, real=0:07:03, peak res=760.5M, current mem=760.5M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell YA2GSC; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell XMC; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-40             2  Macro '%s' references a site '%s' that h...
WARNING   IMPLF-58           388  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
WARNING   IMPSYC-2             2  Timing information is not defined for ce...
WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     TCLCMD-265           1  No matching clock found for '%s'         
WARNING   TCLCMD-513          31  The software could not find a matching o...
ERROR     TCLCMD-917          61  Cannot find '%s' that match '%s'         
WARNING   TCLCMD-1041          1  current_design should use the top cell a...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 1228 warning(s), 64 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -fplanOrigin center -site core_5040 -r 1.24066496164 0.37852 35 35 35 35
Adjusting Core to Bottom to: 35.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 0.93 in metal6 is different from 0.88 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-136.23, -175.28) (-126.23, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (126.07, -175.28) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -175.28) (136.07, -165.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 163.98) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-151.23, -190.28) (-141.23, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (141.07, -190.28) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -190.28) (151.07, -180.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 178.98) (151.07, 188.98)
addRing created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via2  |        8       |        0       |
| metal3 |        4       |       NA       |
|  via3  |        8       |        0       |
| metal4 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-136.23, -175.28) (-126.23, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-136.23, -175.28) (-126.23, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (126.07, -175.28) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (126.07, -175.28) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -175.28) (136.07, -165.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -175.28) (136.07, -165.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 163.98) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 163.98) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-151.23, -190.28) (-141.23, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-151.23, -190.28) (-141.23, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (141.07, -190.28) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (141.07, -190.28) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -190.28) (151.07, -180.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -190.28) (151.07, -180.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 178.98) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 178.98) (151.07, 188.98)
addRing created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via4  |        8       |        0       |
| metal5 |        4       |       NA       |
|  via5  |        8       |        0       |
| metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1012.0M)
Ring generation is complete.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal2 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 16 wires.
ViaGen created 128 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |       32       |        0       |
| metal2 |       16       |       NA       |
|  via2  |       32       |        0       |
|  via3  |       32       |        0       |
|  via4  |       32       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal4 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (10.98, -175.28) (13.98, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (43.99, -175.28) (46.99, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (77.00, -175.28) (80.00, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (110.01, -175.28) (113.01, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-47.04, -190.28) (-44.04, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-14.03, -190.28) (-11.03, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (18.98, -190.28) (21.98, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (51.99, -190.28) (54.99, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (85.00, -190.28) (88.00, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (118.01, -190.28) (121.01, 188.98)
addStripe created 16 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal6 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-121.06, -175.28) (-118.06, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-88.05, -175.28) (-85.05, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-55.04, -175.28) (-52.04, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-22.03, -175.28) (-19.03, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (10.98, -175.28) (13.98, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (10.98, -175.28) (13.98, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (43.99, -175.28) (46.99, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (43.99, -175.28) (46.99, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (77.00, -175.28) (80.00, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (77.00, -175.28) (80.00, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (110.01, -175.28) (113.01, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (110.01, -175.28) (113.01, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-113.06, -190.28) (-110.06, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-80.05, -190.28) (-77.05, 188.98)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via5  |       32       |        0       |
| metal6 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal1 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 300 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        6       |       NA       |
|   via  |       60       |        0       |
|  via2  |       60       |        0       |
|  via3  |       60       |        0       |
|  via4  |       60       |        0       |
|  via5  |       60       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal3 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -160.06) (136.07, -157.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -6.80) (136.07, -3.80)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 146.46) (136.07, 149.46)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -152.06) (151.07, -149.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 1.20) (151.07, 4.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 154.46) (151.07, 157.46)
addStripe created 6 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -160.06) (136.07, -157.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -160.06) (136.07, -157.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -6.80) (136.07, -3.80)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -6.80) (136.07, -3.80)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 146.46) (136.07, 149.46)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 146.46) (136.07, 149.46)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -152.06) (151.07, -149.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -152.06) (151.07, -149.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 1.20) (151.07, 4.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 1.20) (151.07, 4.20)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 154.46) (151.07, 157.46)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 154.46) (151.07, 157.46)
addStripe created 6 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal5 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1018.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1018.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -158.559998) (136.070007, -158.559998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -5.300000) (136.070007, -5.300000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, 147.960007) (136.070007, 147.960007) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, -150.559998) (151.070007, -150.559998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 2.700000) (151.070007, 2.700000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 155.960007) (151.070007, 155.960007) because same wire already exists.
Stripe generation is complete.
<CMD> ::uiSetTool defineArea ::uiPGRepair::getArea
<CMD> uiSetTool select
<CMD> ::uiSetTool defineArea ::uiPGRepair::getArea
<CMD> uiSetTool select
<CMD> uiSetTool layerBlk
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box -126.39100 84.26000 -59.76700 166.56100 -type hard
<CMD> createPlaceBlockage -box -114.63400 -166.56100 -38.21200 -96.01800 -type partial -density 5
<CMD> createPlaceBlockage -box 22.53400 90.13900 140.10700 160.68300 -type soft -density 25
<CMD> createPlaceBlockage -box 49.96800 -170.48000 126.39000 -66.62500 -type hard
<CMD> createPlaceBlockage -box -110.71500 -64.66500 -51.92800 52.90800 -type macroOnly
<CMD> undo
<CMD> undo
<CMD> zoomSelected
<CMD> redo
<CMD> redo
<CMD> uiSetTool select
<CMD> selectDensityArea -111.14 -69.34 -51.62 56.66 100 defScreenName
<CMD> deleteSelectedFromFPlan
<CMD> gui_select -rect {-128.35100 41.15000 -63.68600 -23.51500}
<CMD> gui_select -rect {-118.55300 21.55500 -65.64500 -33.31200}
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> gui_select -rect {-929.80500 374.27300 -765.20300 270.41700}
<CMD> gui_select -rect {-124.43200 41.15000 -79.36200 -37.23100}
<CMD> gui_select -rect {-132.27000 29.39300 -79.36200 -29.39300}
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool addWire
<CMD> setEditMode -type regular
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool move
<CMD> uiSetTool move
<CMD> uiSetTool addPoly
<CMD> uiSetTool p2pRoute
<CMD> uiSetTool addBusGuide
<CMD> uiSetTool addWire
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addWire
<CMD> uiSetTool copy
<CMD> uiSetTool move
<CMD> selectInst VDD
<CMD> uiSetTool move
<CMD> uiSetTool move
<CMD> uiSetTool flightline
<CMD> uiSetTool addPoly
<CMD> editAddPoly -89.16 48.989
<CMD> uiSetTool addBusGuide
<CMD> uiSetTool addVia
<CMD> getExtractRCMode -relative_c_th -quiet
<CMD> getExtractRCMode -coupling_c_th -quiet
<CMD> getExtractRCMode -total_c_th -quiet
<CMD> getDesignMode -pessimisticMode -quiet
<CMD> getExtractRCMode -lefTechFileMap -quiet
<CMD> getExtractRCMode -turboReduce -quiet
<CMD> getExtractRCMode -coupled -quiet
<CMD> uiSetTool addVia
<CMD> uiSetTool addVia
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectObject Module top1
<CMD> deselectAll
<CMD> selectObject Module top1
<CMD> gui_select -rect {-588.84400 -262.57900 -526.13800 -446.77600}
<CMD> deselectAll
<CMD> selectObject Module top1
<CMD> deselectAll
<CMD> selectObject Module top1
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> deselectAll
<CMD> gui_select -rect {44.08900 1.96000 579.04500 -111.69400}
<CMD> deselectAll
<CMD> gui_select -rect {-118.55300 152.84500 67.60400 -117.57300}
<CMD> gui_select -rect {-20.57600 72.50300 65.64400 -80.34100}
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box -93.07900 17.63600 -22.53500 96.01800 -type hard
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> setDrawView place
<CMD> redo
<CMD> redo
<CMD> redo
<CMD> uiSetTool cut
<CMD> setObjFPlanBoxList LayerShape (-93160,16340,-22480,96980) {{-93.16000 74.46300 -22.48000 96.98000} {-22.48000 45.07000 -20.57600 74.46300} {-93.16000 45.07000 -63.68600 74.46300} {-93.16000 16.34000 -22.48000 45.07000}}
<CMD> setObjFPlanBoxList LayerShape (-93160,16340,-20620,96980) {{-93.16000 76.82000 -22.48000 96.98000} {-93.16000 58.78600 -63.40000 76.82000} {-22.48000 46.58000 -20.62000 76.82000} {-79.36200 46.58000 -63.40000 58.78600} {-79.36200 16.34000 -22.48000 46.58000} {-98.95800 16.34000 -93.16000 58.78600} {-98.95800 -3.91900 -79.36200 16.34000}}
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> setObjFPlanBoxList LayerShape (-98740,-3820,-20620,96980) {{-93.16000 76.82000 -22.48000 96.98000} {-93.16000 56.66000 -63.40000 76.82000} {-22.48000 46.58000 -20.62000 76.82000} {-78.90000 46.58000 -63.40000 56.66000} {-78.90000 27.43400 -71.52400 46.58000} {-78.90000 16.34000 -22.48000 27.43400} {-98.74000 16.34000 -93.16000 56.66000} {-98.74000 -3.82000 -78.90000 16.34000}}
<CMD> uiSetTool select
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> selectObstruct -93.16 16.34 -22.48 96.98 defScreenName
<CMD> deleteSelectedFromFPlan
<CMD> uiSetTool layerBlk
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box -114.63400 -45.07000 -16.65700 29.39300 -type macroOnly
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal6 right metal6} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal5 |        4       |       NA       |
|  via5  |        8       |        0       |
| metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal4 right metal4} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (-136.23, -175.28) (-126.23, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (126.07, -175.28) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-136.23, -175.28) (136.07, -165.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-136.23, 163.98) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (-151.23, -190.28) (-141.23, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal6 at (141.07, -190.28) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-151.23, -190.28) (151.07, -180.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal5 at (-151.23, 178.98) (151.07, 188.98)
addRing created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        4       |       NA       |
|  via3  |        8       |        0       |
| metal4 |        4       |       NA       |
|  via4  |        8       |        0       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (-136.23, -175.28) (-126.23, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (-136.23, -175.28) (-126.23, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (126.07, -175.28) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (126.07, -175.28) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-136.23, -175.28) (136.07, -165.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-136.23, -175.28) (136.07, -165.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-136.23, 163.98) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-136.23, 163.98) (136.07, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (-151.23, -190.28) (-141.23, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (-151.23, -190.28) (-141.23, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal4 at (141.07, -190.28) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal2 & metal6 at (141.07, -190.28) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-151.23, -190.28) (151.07, -180.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-151.23, -190.28) (151.07, -180.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal3 at (-151.23, 178.98) (151.07, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal1 & metal5 at (-151.23, 178.98) (151.07, 188.98)
addRing created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
|  via2  |        8       |        0       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VDD} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1038.0M)
Ring generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal2 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 16 wires.
ViaGen created 128 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |       32       |        0       |
| metal2 |       16       |       NA       |
|  via2  |       32       |        0       |
|  via3  |       32       |        0       |
|  via4  |       32       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal4 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (10.98, -175.28) (13.98, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (43.99, -175.28) (46.99, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (77.00, -175.28) (80.00, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (110.01, -175.28) (113.01, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-47.04, -190.28) (-44.04, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (-14.03, -190.28) (-11.03, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (18.98, -190.28) (21.98, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (51.99, -190.28) (54.99, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (85.00, -190.28) (88.00, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal2 at (118.01, -190.28) (121.01, 188.98)
addStripe created 16 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal6 -direction vertical -width 3 -spacing 5 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-121.06, -175.28) (-118.06, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-121.06, -175.28) (-118.06, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-88.05, -175.28) (-85.05, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-88.05, -175.28) (-85.05, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-55.04, -175.28) (-52.04, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-55.04, -175.28) (-52.04, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-22.03, -175.28) (-19.03, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-22.03, -175.28) (-19.03, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (10.98, -175.28) (13.98, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (10.98, -175.28) (13.98, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (43.99, -175.28) (46.99, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (43.99, -175.28) (46.99, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (77.00, -175.28) (80.00, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (77.00, -175.28) (80.00, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (110.01, -175.28) (113.01, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (110.01, -175.28) (113.01, 173.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-113.06, -190.28) (-110.06, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-113.06, -190.28) (-110.06, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal2 at (-80.05, -190.28) (-77.05, 188.98)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal6 & metal4 at (-80.05, -190.28) (-77.05, 188.98)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via5  |       32       |        0       |
| metal6 |       16       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal1 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 400 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        8       |       NA       |
|   via  |       80       |        0       |
|  via2  |       80       |        0       |
|  via3  |       80       |        0       |
|  via4  |       80       |        0       |
|  via5  |       80       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal3 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -160.06) (136.07, -157.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, -57.89) (136.07, -54.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 44.28) (136.07, 47.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-136.23, 146.45) (136.07, 149.45)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -152.06) (151.07, -149.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, -49.89) (151.07, -46.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 52.28) (151.07, 55.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal3 & metal1 at (-151.23, 154.45) (151.07, 157.45)
addStripe created 8 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -160.06) (136.07, -157.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -160.06) (136.07, -157.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, -57.89) (136.07, -54.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, -57.89) (136.07, -54.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 44.28) (136.07, 47.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 44.28) (136.07, 47.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-136.23, 146.45) (136.07, 149.45)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-136.23, 146.45) (136.07, 149.45)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -152.06) (151.07, -149.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -152.06) (151.07, -149.06)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, -49.89) (151.07, -46.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, -49.89) (151.07, -46.89)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 52.28) (151.07, 55.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 52.28) (151.07, 55.28)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal1 at (-151.23, 154.45) (151.07, 157.45)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal5 & metal3 at (-151.23, 154.45) (151.07, 157.45)
addStripe created 8 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal5 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VDD} -layer metal5 -direction horizontal -width 3 -spacing 5 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1040.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1040.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -158.559998) (136.070007, -158.559998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, -56.389999) (136.070007, -56.389999) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, 45.779999) (136.070007, 45.779999) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-136.229996, 147.949997) (136.070007, 147.949997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, -150.559998) (151.070007, -150.559998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, -48.389999) (151.070007, -48.389999) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 53.779999) (151.070007, 53.779999) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-151.229996, 155.949997) (151.070007, 155.949997) because same wire already exists.
Stripe generation is complete.
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.20244 path_group
AAE DB initialization (MEM=1091.37 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1091.37)
Total number of fetched objects 259
End delay calculation. (MEM=1210.96 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1183.89 CPU=0:00:00.2 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1169.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.6 mem=1179.7M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.2 mem=1184.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 121 (46.4%) nets
3		: 52 (19.9%) nets
4     -	14	: 87 (33.3%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 1 (0.4%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=207 (0 fixed + 207 movable) #buf cell=0 #inv cell=30 #block=0 (0 floating + 0 preplaced)
#ioInst=40 #net=259 #term=851 #term/net=3.29, #fixedIo=40, #floatIo=0, #fixedPin=31, #floatPin=0
stdCell: 207 single + 0 double + 0 multi
Total standard cell length = 0.6708 (mm), area = 0.0034 (mm^2)
Estimated cell power/ground rail width = 0.630 um
Average module density = 0.067.
Density for the design = 0.067.
       = stdcell_area 1082 sites (3381 um^2) / alloc_area 16067 sites (50205 um^2).
Pin Density = 0.03464.
            = total # of pins 851 / total area 24570.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.298e+04 (5.93e+03 7.05e+03)
              Est.  stn bbox = 1.402e+04 (6.34e+03 7.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1240.9M
Iteration  2: Total net bbox = 1.298e+04 (5.93e+03 7.05e+03)
              Est.  stn bbox = 1.402e+04 (6.34e+03 7.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1240.9M
Iteration  3: Total net bbox = 1.128e+04 (5.29e+03 6.00e+03)
              Est.  stn bbox = 1.240e+04 (5.77e+03 6.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1242.3M
Active setup views:
    setup
Iteration  4: Total net bbox = 1.069e+04 (5.01e+03 5.67e+03)
              Est.  stn bbox = 1.175e+04 (5.47e+03 6.28e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1242.3M
Iteration  5: Total net bbox = 1.081e+04 (5.56e+03 5.26e+03)
              Est.  stn bbox = 1.189e+04 (6.06e+03 5.83e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1243.3M
Iteration  6: Total net bbox = 1.212e+04 (5.64e+03 6.48e+03)
              Est.  stn bbox = 1.333e+04 (6.20e+03 7.13e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1243.3M
Iteration  7: Total net bbox = 1.214e+04 (5.64e+03 6.51e+03)
              Est.  stn bbox = 1.345e+04 (6.24e+03 7.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1244.8M
Iteration  8: Total net bbox = 1.214e+04 (5.64e+03 6.51e+03)
              Est.  stn bbox = 1.345e+04 (6.24e+03 7.21e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1266.0M
Iteration  9: Total net bbox = 1.339e+04 (6.23e+03 7.16e+03)
              Est.  stn bbox = 1.465e+04 (6.82e+03 7.84e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1268.0M
Iteration 10: Total net bbox = 1.340e+04 (6.22e+03 7.18e+03)
              Est.  stn bbox = 1.478e+04 (6.87e+03 7.91e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1268.0M
Iteration 11: Total net bbox = 1.340e+04 (6.22e+03 7.18e+03)
              Est.  stn bbox = 1.478e+04 (6.87e+03 7.91e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1268.0M
Iteration 12: Total net bbox = 1.340e+04 (6.22e+03 7.18e+03)
              Est.  stn bbox = 1.478e+04 (6.87e+03 7.91e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1268.0M
*** cost = 1.340e+04 (6.22e+03 7.18e+03) (cpu for global=0:00:01.8) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:01.4 real: 0:00:01.4
Core Placement runtime cpu: 0:00:01.5 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:11 mem=1284.0M) ***
Total net bbox length = 1.340e+04 (6.224e+03 7.181e+03) (ext = 5.748e+03)
Move report: Detail placement moves 207 insts, mean move: 2.83 um, max move: 18.56 um
	Max move on inst (top1/g3190): (32.40, 19.08) --> (16.58, 16.34)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1288.0MB
Summary Report:
Instances move: 207 (out of 207 movable)
Instances flipped: 0
Mean displacement: 2.83 um
Max displacement: 18.56 um (Instance: top1/g3190) (32.401, 19.081) -> (16.58, 16.34)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
Total net bbox length = 1.332e+04 (6.130e+03 7.186e+03) (ext = 5.758e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1288.0MB
*** Finished refinePlace (0:05:11 mem=1288.0M) ***
*** End of Placement (cpu=0:00:10.3, real=0:00:12.0, mem=1288.0M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 35 )
Density distribution unevenness ratio = 65.625%
*** Free Virtual Timing Model ...(mem=1288.0M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.20244 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1271.81)
Total number of fetched objects 259
End delay calculation. (MEM=1303.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1303.7 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1289.50 MB )
[NR-eGR] Read 1164 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1289.50 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.381968e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1299.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1299.50 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1299.50 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1299.50 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1299.50 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[NR-eGR] metal2  (2V) length: 6.022800e+03um, number of vias: 1125
[NR-eGR] metal3  (3H) length: 6.451070e+03um, number of vias: 88
[NR-eGR] metal4  (4V) length: 1.649200e+03um, number of vias: 5
[NR-eGR] metal5  (5H) length: 2.046000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.414353e+04um, number of vias: 1976
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 1299.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 1201.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 909.1M, totSessionCpu=0:05:18 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -fixCap                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 910.1M, totSessionCpu=0:05:18 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 916.2M, totSessionCpu=0:05:21 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1231.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1231.30 MB )
[NR-eGR] Read 1164 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.382976e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.07%)   ( 0.07%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1231.30 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1231.30 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1231.30 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.30 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[NR-eGR] metal2  (2V) length: 5.983040e+03um, number of vias: 1110
[NR-eGR] metal3  (3H) length: 6.482690e+03um, number of vias: 91
[NR-eGR] metal4  (4V) length: 1.666560e+03um, number of vias: 2
[NR-eGR] metal5  (5H) length: 1.364000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.414593e+04um, number of vias: 1961
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1231.30 MB )
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1231.301M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1238.09)
Total number of fetched objects 259
End delay calculation. (MEM=1272 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1272 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:23 mem=1272.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 960.8M, totSessionCpu=0:05:23 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1244.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1244.3M) ***
The useful skew maximum allowed delay is: 0.3
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:23.5/0:25:53.6 (0.2), mem = 1245.3M

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:05:27.4/0:25:57.4 (0.2), mem = 1366.1M

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:27.5/0:25:57.5 (0.2), mem = 1316.1M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|   0.000|   0.000|     5.18%|   0:00:00.0| 1335.2M|     setup|       NA| NA                |
+--------+--------+----------+------------+--------+----------+---------+-------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1335.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1335.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:05:39.4/0:26:09.4 (0.2), mem = 1316.1M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:41.7/0:26:11.7 (0.2), mem = 1335.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.18%|        -|   0.000|   0.000|   0:00:00.0| 1335.2M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1356.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:05:42.9/0:26:12.9 (0.2), mem = 1356.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1316.73M, totSessionCpu=0:05:43).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1318.73 MB )
[NR-eGR] Read 1164 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.381968e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1319.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  5: Total net bbox = 1.101e+04 (5.33e+03 5.67e+03)
              Est.  stn bbox = 1.208e+04 (5.82e+03 6.26e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.2M
Iteration  6: Total net bbox = 1.157e+04 (5.27e+03 6.30e+03)
              Est.  stn bbox = 1.272e+04 (5.77e+03 6.95e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1305.2M
Iteration  7: Total net bbox = 1.180e+04 (5.39e+03 6.41e+03)
              Est.  stn bbox = 1.295e+04 (5.90e+03 7.05e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1305.2M
Iteration  8: Total net bbox = 1.225e+04 (5.60e+03 6.65e+03)
              Est.  stn bbox = 1.342e+04 (6.12e+03 7.30e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1305.2M
Iteration  9: Total net bbox = 1.265e+04 (5.84e+03 6.81e+03)
              Est.  stn bbox = 1.384e+04 (6.37e+03 7.47e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1305.2M
Move report: Timing Driven Placement moves 207 insts, mean move: 16.51 um, max move: 68.28 um
	Max move on inst (top1/g3296): (6.66, 6.26) --> (2.99, -58.35)

Finished Incremental Placement (cpu=0:00:01.6, real=0:00:02.0, mem=1305.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:45 mem=1311.9M) ***
Total net bbox length = 1.266e+04 (5.817e+03 6.842e+03) (ext = 6.071e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 207 insts, mean move: 2.11 um, max move: 11.13 um
	Max move on inst (top1/g3109): (56.18, -39.69) --> (50.68, -34.06)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1315.0MB
Summary Report:
Instances move: 207 (out of 207 movable)
Instances flipped: 0
Mean displacement: 2.11 um
Max displacement: 11.13 um (Instance: top1/g3109) (56.181, -39.694) -> (50.68, -34.06)
	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1315.0MB
*** Finished refinePlace (0:05:45 mem=1315.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1315.00 MB )
[NR-eGR] Read 1164 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.12%)   ( 0.12%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1315.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1315.00 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1315.00 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1315.00 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1315.00 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[NR-eGR] metal2  (2V) length: 5.434520e+03um, number of vias: 1067
[NR-eGR] metal3  (3H) length: 5.973050e+03um, number of vias: 116
[NR-eGR] metal4  (4V) length: 1.918840e+03um, number of vias: 11
[NR-eGR] metal5  (5H) length: 8.525000e+01um, number of vias: 3
[NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[NR-eGR] Total length: 1.345758e+04um, number of vias: 1955
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1300.8M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1300.8M)
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1300.797M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 996.4M, totSessionCpu=0:05:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1291.82)
Total number of fetched objects 259
End delay calculation. (MEM=1323.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1323.71 CPU=0:00:00.1 REAL=0:00:00.0)
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:45.0/0:26:15.0 (0.2), mem = 1339.7M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1374.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.6 (1.0), totSession cpu/real = 0:05:56.6/0:26:26.7 (0.2), mem = 1355.7M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:56.6/0:26:26.7 (0.2), mem = 1309.7M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1330.8M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1330.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:06:08.2/0:26:38.2 (0.2), mem = 1311.7M
End: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:08.2/0:26:38.3 (0.2), mem = 1328.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.18%|        -|   0.000|   0.000|   0:00:00.0| 1328.8M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1328.8M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.9M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.9M|
|     5.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:06:09 mem=1347.9M) ***
Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1347.9MB
Summary Report:
Instances move: 0 (out of 207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1347.9MB
*** Finished refinePlace (0:06:09 mem=1347.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1347.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1367.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:06:09.3/0:26:39.4 (0.2), mem = 1367.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1309.88M, totSessionCpu=0:06:09).
Begin: GigaOpt postEco DRV Optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:09.3/0:26:39.4 (0.2), mem = 1309.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1329.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1329.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:06:12.1/0:26:42.2 (0.2), mem = 1309.9M
End: GigaOpt postEco DRV Optimization

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1295.680M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1295.68 MB )
[NR-eGR] Read 1164 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.12%)   ( 0.12%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1296.74 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1294.74)
Total number of fetched objects 259
End delay calculation. (MEM=1326.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1326.63 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:12 mem=1326.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:54, real = 0:00:55, mem = 1040.7M, totSessionCpu=0:06:12 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:56, mem = 1041.9M, totSessionCpu=0:06:12 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:55, real = 0:00:56, mem = 1243.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): const
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1 sinks and 0 clock gates.
    Found 1 implicit ignore or stop or exclude pin - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/const was created. It contains 1 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for worst_case:setup.late...
Turning off fast DC mode./nClock tree timing engine global stage delay update for worst_case:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectObject IO_Pin clk_in
<CMD> selectInst clk
<CMD> selectObject Net clk_in
<CMD> zoomSelected
<CMD> deselectObject Net clk_in
<CMD> deselectInst clk
<CMD> deselectObject IO_Pin clk_in
<CMD> selectObject IO_Pin clk_in
<CMD> selectInst clk
<CMD> selectObject Net clk_in
<CMD> zoomSelected
<CMD> deselectObject Net clk_in
<CMD> deselectInst clk
<CMD> deselectObject IO_Pin clk_in
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 957.6M, totSessionCpu=0:06:51 **
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -activeHoldViews                { hold }
setOptMode -activeSetupViews               { setup }
setOptMode -autoSetupViews                 { setup}
setOptMode -autoTDGRSetupViews             { setup}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          forcedIdeal
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 980.9M, totSessionCpu=0:06:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1296.1M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1284.53)
Total number of fetched objects 259
End delay calculation. (MEM=1271.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1271.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:54 mem=1271.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 998.0M, totSessionCpu=0:06:54 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1245.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1245.0M) ***
*** Starting optimizing excluded clock nets MEM= 1245.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1245.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:53.8/0:30:09.4 (0.2), mem = 1245.0M
*** DrvOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:07:02.2/0:30:17.8 (0.2), mem = 1369.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:02.3/0:30:17.9 (0.2), mem = 1369.0M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|   0.000|   0.000|     5.18%|   0:00:00.0| 1388.1M|     setup|       NA| NA                |
+--------+--------+----------+------------+--------+----------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1388.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1388.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.8 (1.0), totSession cpu/real = 0:07:14.1/0:30:29.7 (0.2), mem = 1369.0M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:14.2/0:30:29.8 (0.2), mem = 1318.0M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1341.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:07:25.6/0:30:41.2 (0.2), mem = 1322.0M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:25.7/0:30:41.2 (0.2), mem = 1320.0M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1341.1M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1341.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:07:37.0/0:30:52.5 (0.2), mem = 1322.0M
End: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:37.0/0:30:52.6 (0.2), mem = 1339.1M
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.18%|        -|   0.100|   0.000|   0:00:00.0| 1339.1M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1359.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:07:38 mem=1359.7M) ***
Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1359.7MB
Summary Report:
Instances move: 0 (out of 207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1359.7MB
*** Finished refinePlace (0:07:38 mem=1359.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1359.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1378.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:38.2/0:30:53.8 (0.2), mem = 1378.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1321.66M, totSessionCpu=0:07:38).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1321.66 MB )
[NR-eGR] Read 1164 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1164
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310400e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.12%)   ( 0.12%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1321.66 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1321.66 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1321.66 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1321.66 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[NR-eGR] metal2  (2V) length: 5.434528e+03um, number of vias: 1083
[NR-eGR] metal3  (3H) length: 5.973058e+03um, number of vias: 132
[NR-eGR] metal4  (4V) length: 1.918863e+03um, number of vias: 57
[NR-eGR] metal5  (5H) length: 8.527300e+01um, number of vias: 3
[NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[NR-eGR] Total length: 1.345764e+04um, number of vias: 2033
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1307.46 MB )
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1307.461M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1305.46)
Total number of fetched objects 259
End delay calculation. (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:38.6/0:30:54.1 (0.2), mem = 1338.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1389.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:07:41.3/0:30:56.9 (0.2), mem = 1370.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:41 mem=1370.1M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 211 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 67.572%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1370.1MB
Summary Report:
Instances move: 0 (out of 207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1370.1MB
*** Finished refinePlace (0:07:41 mem=1370.1M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:41.4/0:30:56.9 (0.2), mem = 1370.1M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1389.2M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1389.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:07:50.5/0:31:06.1 (0.3), mem = 1370.1M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1355.898M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1353.9)
Total number of fetched objects 259
End delay calculation. (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1338.09 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:51 mem=1338.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1065.2M, totSessionCpu=0:07:51 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1066.1M, totSessionCpu=0:07:51 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1010.4M, totSessionCpu=0:07:51 **
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -activeSetupViews               { setup }
setOptMode -autoSetupViews                 { setup}
setOptMode -autoTDGRSetupViews             { setup}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1015.1M, totSessionCpu=0:07:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1281.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:57 mem=1379.6M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1363.36)
*** Calculating scaling factor for best_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1347.55 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1347.55 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:07:57 mem=1347.6M)

Active hold views:
 hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:57 mem=1362.8M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:57 mem=1362.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_EJVgve -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:07:57 mem=1394.2M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: setup

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1115.0M, totSessionCpu=0:08:00 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:00.1/0:31:17.3 (0.3), mem = 1380.2M
*info: Run optDesign holdfix with 1 thread.
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:08:00.1/0:31:17.3 (0.3), mem = 1380.2M

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1116.9M, totSessionCpu=0:08:00 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1396.48)
*** Calculating scaling factor for best_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1400.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1400.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:08:01 mem=1400.5M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_HpZEW5 -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1117.9M, totSessionCpu=0:08:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> ctd_win -side none -id ctd_window
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VCC -instanceBasename {} -override -verbose
208 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename {} -override -verbose
208 new gnd-pin connections were made to global net 'GND'.
<CMD> globalNetConnect VDDO -type tiehi
<CMD> globalNetConnect GNDO -type tielo
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1066.69 (MB), peak = 1152.46 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1323.2M, init mem=1340.0M)
*info: Placed = 207           
*info: Unplaced = 0           
Placement Density:5.18%(3381/65308)
Placement Density (including fixed std cells):5.18%(3381/65308)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1340.0M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1340.0M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  5 00:19:51 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=266)
#WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Sep  5 00:19:51 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [1.620 - 1.980] has 3 nets.
#Voltage range [0.000 - 1.980] has 260 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.84 (MB), peak = 1152.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1077.61 (MB), peak = 1152.46 (MB)
#
#Finished routing data preparation on Tue Sep  5 00:19:52 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.46 (MB)
#Total memory = 1077.73 (MB)
#Peak memory = 1152.46 (MB)
#
#
#Start global routing on Tue Sep  5 00:19:52 2023
#
#
#Start global routing initialization on Tue Sep  5 00:19:52 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Sep  5 00:19:52 2023
#
#Start routing resource analysis on Tue Sep  5 00:19:52 2023
#
#Routing resource analysis is done on Tue Sep  5 00:19:52 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         275        1265        9579    75.36%
#  metal2         V         184        1081        9579    75.21%
#  metal3         H         273        1267        9579    74.67%
#  metal4         V         183        1082        9579    75.21%
#  metal5         H        1174         366        9579    18.30%
#  metal6         V         611         232        9579    18.33%
#  --------------------------------------------------------------
#  Total                   2702      64.42%       57474    56.18%
#
#
#
#
#Global routing data preparation is done on Tue Sep  5 00:19:52 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.34 (MB), peak = 1152.46 (MB)
#
#
#Global routing initialization is done on Tue Sep  5 00:19:52 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.41 (MB), peak = 1152.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.11 (MB), peak = 1152.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.21 (MB), peak = 1152.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 36 (skipped).
#Total number of routable nets = 230.
#Total number of nets in the design = 266.
#
#230 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             230  
#-----------------------------
#        Total             230  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             230  
#-----------------------------
#        Total             230  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 14524 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 1100 um.
#Total wire length on LAYER metal2 = 6434 um.
#Total wire length on LAYER metal3 = 5552 um.
#Total wire length on LAYER metal4 = 1436 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1373
#Up-Via Summary (total 1373):
#           
#-----------------------
# metal1            762
# metal2            493
# metal3            118
#-----------------------
#                  1373 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.87 (MB)
#Total memory = 1083.61 (MB)
#Peak memory = 1152.46 (MB)
#
#Finished global routing on Tue Sep  5 00:19:52 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.71 (MB), peak = 1152.46 (MB)
#Start Track Assignment.
#Done with 379 horizontal wires in 4 hboxes and 371 vertical wires in 3 hboxes.
#Done with 91 horizontal wires in 4 hboxes and 99 vertical wires in 3 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1035.96 	  0.04%  	  0.00% 	  0.04%
# metal2      6386.80 	  0.18%  	  0.00% 	  0.16%
# metal3      5474.66 	  0.25%  	  0.00% 	  0.24%
# metal4      1435.28 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       14332.70  	  0.18% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 15082 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 1553 um.
#Total wire length on LAYER metal2 = 6389 um.
#Total wire length on LAYER metal3 = 5694 um.
#Total wire length on LAYER metal4 = 1446 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1373
#Up-Via Summary (total 1373):
#           
#-----------------------
# metal1            762
# metal2            493
# metal3            118
#-----------------------
#                  1373 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.12 (MB), peak = 1152.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.91 (MB)
#Total memory = 1083.12 (MB)
#Peak memory = 1152.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1       15       16
#	metal2        2        1        3
#	Totals        3       16       19
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1091.21 (MB), peak = 1152.46 (MB)
#start 1st optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1       24       25
#	metal2        1        0        1
#	Totals        2       24       26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.43 (MB), peak = 1152.46 (MB)
#start 2nd optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       27       27
#	Totals       27       27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1089.88 (MB), peak = 1152.46 (MB)
#start 3rd optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.64 (MB), peak = 1152.46 (MB)
#start 4th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.58 (MB), peak = 1152.46 (MB)
#start 5th optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       24       24
#	metal2        1        0        1
#	Totals        1       24       25
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.18 (MB), peak = 1152.46 (MB)
#start 6th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.83 (MB), peak = 1152.46 (MB)
#start 7th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       26       26
#	Totals       26       26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.69 (MB), peak = 1152.46 (MB)
#start 8th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       26       26
#	Totals       26       26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.86 (MB), peak = 1152.46 (MB)
#start 9th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.98 (MB), peak = 1152.46 (MB)
#start 10th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       30       30
#	metal2        1        0        1
#	Totals        1       30       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.57 (MB), peak = 1152.46 (MB)
#start 11th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.49 (MB), peak = 1152.46 (MB)
#start 12th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.40 (MB), peak = 1152.46 (MB)
#start 13th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       36       36
#	Totals       36       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.42 (MB), peak = 1152.46 (MB)
#start 14th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.27 (MB), peak = 1152.46 (MB)
#start 15th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       26       26
#	metal2        1        0        1
#	Totals        1       26       27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1090.33 (MB), peak = 1152.46 (MB)
#start 16th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       35       35
#	metal2        1        0        1
#	Totals        1       35       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.29 (MB), peak = 1152.46 (MB)
#start 17th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       33       33
#	metal2        2        0        2
#	Totals        2       33       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.33 (MB), peak = 1152.46 (MB)
#start 18th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       30       30
#	metal2        1        0        1
#	Totals        1       30       31
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.41 (MB), peak = 1152.46 (MB)
#start 19th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.34 (MB), peak = 1152.46 (MB)
#start 20th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       32       32
#	Totals       32       32
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.76 (MB), peak = 1152.46 (MB)
#start 21th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       32       32
#	Totals       32       32
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.62 (MB), peak = 1152.46 (MB)
#start 22th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.74 (MB), peak = 1152.46 (MB)
#start 23th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.75 (MB), peak = 1152.46 (MB)
#start 24th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       35       35
#	metal2        1        0        1
#	Totals        1       35       36
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.77 (MB), peak = 1156.72 (MB)
#start 25th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.60 (MB), peak = 1156.72 (MB)
#start 26th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.98 (MB), peak = 1156.72 (MB)
#start 27th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       36       36
#	Totals       36       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.98 (MB), peak = 1156.72 (MB)
#start 28th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.02 (MB), peak = 1156.72 (MB)
#start 29th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.07 (MB), peak = 1156.72 (MB)
#start 30th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.23 (MB), peak = 1156.72 (MB)
#start 31th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.23 (MB), peak = 1156.72 (MB)
#start 32th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       34       34
#	Totals       34       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.23 (MB), peak = 1156.72 (MB)
#start 33th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.05 (MB), peak = 1156.72 (MB)
#start 34th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       35       35
#	metal2        1        0        1
#	Totals        1       35       36
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1093.06 (MB), peak = 1156.72 (MB)
#start 35th optimization iteration ...
#   number of violations = 29
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       29       29
#	Totals       29       29
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.06 (MB), peak = 1156.72 (MB)
#start 36th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       34       34
#	Totals       34       34
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1090.90 (MB), peak = 1166.89 (MB)
#start 37th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.12 (MB), peak = 1168.36 (MB)
#start 38th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.16 (MB), peak = 1168.77 (MB)
#start 39th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1091.79 (MB), peak = 1187.70 (MB)
#start 40th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       36       36
#	Totals       36       36
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.83 (MB), peak = 1187.70 (MB)
#start 41th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       35       35
#	metal2        1        0        1
#	Totals        1       35       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.93 (MB), peak = 1187.70 (MB)
#start 42th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1090.88 (MB), peak = 1187.70 (MB)
#start 43th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       37       37
#	Totals       37       37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.22 (MB), peak = 1187.70 (MB)
#start 44th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       36       36
#	Totals       36       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.22 (MB), peak = 1187.70 (MB)
#start 45th optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       24       24
#	Totals       24       24
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.23 (MB), peak = 1187.70 (MB)
#start 46th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.28 (MB), peak = 1187.70 (MB)
#start 47th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       36       36
#	Totals       36       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.30 (MB), peak = 1187.70 (MB)
#start 48th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       32       32
#	Totals       32       32
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 49th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       36       36
#	Totals       36       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 50th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       33       33
#	metal2        1        0        1
#	Totals        1       33       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 51th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       32       32
#	Totals       32       32
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 52th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 53th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       32       32
#	metal2        1        0        1
#	Totals        1       32       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 54th optimization iteration ...
#   number of violations = 32
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       32       32
#	Totals       32       32
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 55th optimization iteration ...
#   number of violations = 27
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       27       27
#	Totals       27       27
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 56th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 57th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 58th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 59th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       34       34
#	metal2        1        0        1
#	Totals        1       34       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 60th optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	metal1       35        0       35
#	metal2        0        1        1
#	Totals       35        1       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 61th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 62th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       34       34
#	Totals       34       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 63th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       34       34
#	Totals       34       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 64th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 65th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       34       34
#	Totals       34       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 66th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 67th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       37       37
#	Totals       37       37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 68th optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       38       38
#	Totals       38       38
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 69th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       37       37
#	Totals       37       37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 70th optimization iteration ...
#   number of violations = 35
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       35       35
#	Totals       35       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 71th optimization iteration ...
#   number of violations = 33
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       33       33
#	Totals       33       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 72th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 73th optimization iteration ...
#   number of violations = 31
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       31       31
#	Totals       31       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 74th optimization iteration ...
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0       33       33
#	metal2        1        0        1
#	Totals        1       33       34
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 75th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#start 76th optimization iteration ...
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.02 (MB), peak = 1187.70 (MB)
#Complete Detail Routing.
#Total wire length = 15596 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 2122 um.
#Total wire length on LAYER metal2 = 7100 um.
#Total wire length on LAYER metal3 = 4832 um.
#Total wire length on LAYER metal4 = 1527 um.
#Total wire length on LAYER metal5 = 9 um.
#Total wire length on LAYER metal6 = 6 um.
#Total number of vias = 1311
#Up-Via Summary (total 1311):
#           
#-----------------------
# metal1            755
# metal2            445
# metal3            105
# metal4              4
# metal5              2
#-----------------------
#                  1311 
#
#Total number of DRC violations = 30
#Total number of violations on LAYER metal1 = 30
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:01:32
#Elapsed time = 00:01:32
#Increased memory = 7.55 (MB)
#Total memory = 1090.68 (MB)
#Peak memory = 1187.70 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.10 (MB), peak = 1187.70 (MB)
#
#Total wire length = 15596 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 2122 um.
#Total wire length on LAYER metal2 = 7100 um.
#Total wire length on LAYER metal3 = 4832 um.
#Total wire length on LAYER metal4 = 1527 um.
#Total wire length on LAYER metal5 = 9 um.
#Total wire length on LAYER metal6 = 6 um.
#Total number of vias = 1311
#Up-Via Summary (total 1311):
#           
#-----------------------
# metal1            755
# metal2            445
# metal3            105
# metal4              4
# metal5              2
#-----------------------
#                  1311 
#
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER metal1 = 30
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#
#
#Total wire length = 15596 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 2122 um.
#Total wire length on LAYER metal2 = 7100 um.
#Total wire length on LAYER metal3 = 4832 um.
#Total wire length on LAYER metal4 = 1527 um.
#Total wire length on LAYER metal5 = 9 um.
#Total wire length on LAYER metal6 = 6 um.
#Total number of vias = 1311
#Up-Via Summary (total 1311):
#           
#-----------------------
# metal1            755
# metal2            445
# metal3            105
# metal4              4
# metal5              2
#-----------------------
#                  1311 
#
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER metal1 = 30
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1091.06 (MB), peak = 1187.70 (MB)
#CELL_VIEW alu_top_module,init has 30 DRC violations
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER metal1 = 30
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  5 00:21:26 2023
#
#
#Start Post Route Wire Spread.
#Done with 92 horizontal wires in 7 hboxes and 113 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 15822 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 2155 um.
#Total wire length on LAYER metal2 = 7191 um.
#Total wire length on LAYER metal3 = 4898 um.
#Total wire length on LAYER metal4 = 1561 um.
#Total wire length on LAYER metal5 = 10 um.
#Total wire length on LAYER metal6 = 6 um.
#Total number of vias = 1311
#Up-Via Summary (total 1311):
#           
#-----------------------
# metal1            755
# metal2            445
# metal3            105
# metal4              4
# metal5              2
#-----------------------
#                  1311 
#
#
#Start DRC checking..
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.31 (MB), peak = 1187.70 (MB)
#CELL_VIEW alu_top_module,init has 30 DRC violations
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER metal1 = 30
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#   number of violations = 30
#
#    By Layer and Type :
#	          Short   Totals
#	metal1       30       30
#	Totals       30       30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.31 (MB), peak = 1187.70 (MB)
#CELL_VIEW alu_top_module,init has 30 DRC violations
#Total number of DRC violations = 30
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER metal1 = 30
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Post Route wire spread is done.
#Total wire length = 15822 um.
#Total half perimeter of net bounding box = 14150 um.
#Total wire length on LAYER metal1 = 2155 um.
#Total wire length on LAYER metal2 = 7191 um.
#Total wire length on LAYER metal3 = 4898 um.
#Total wire length on LAYER metal4 = 1561 um.
#Total wire length on LAYER metal5 = 10 um.
#Total wire length on LAYER metal6 = 6 um.
#Total number of vias = 1311
#Up-Via Summary (total 1311):
#           
#-----------------------
# metal1            755
# metal2            445
# metal3            105
# metal4              4
# metal5              2
#-----------------------
#                  1311 
#
#detailRoute Statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:34
#Increased memory = 7.84 (MB)
#Total memory = 1090.96 (MB)
#Peak memory = 1187.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:01:35
#Increased memory = -3.33 (MB)
#Total memory = 1064.58 (MB)
#Peak memory = 1187.70 (MB)
#Number of warnings = 53
#Total number of warnings = 76
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  5 00:21:26 2023
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
#routeDesign: cpu time = 00:01:35, elapsed time = 00:01:36, memory = 1041.76 (MB), peak = 1187.70 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> zoomBox -1002.30800 -94.84200 1002.30700 853.57800
<CMD> zoomBox -1929.97700 -477.03400 1910.23700 1339.84100
<CMD> zoomBox -611.38700 66.21400 619.70100 648.66400
<CMD> zoomBox -265.28100 208.80500 280.96000 467.24200
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> uiSetTool select
<CMD> selectWire -136.2300 -57.8900 136.0700 -54.8900 5 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -136.2300 -57.8900 136.0700 -54.8900 3 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -136.2300 -57.8900 136.0700 -54.8900 1 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -151.2300 -49.8900 151.0700 -46.8900 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -151.2300 -49.8900 151.0700 -46.8900 3 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -151.2300 -49.8900 151.0700 -46.8900 1 VDD
<CMD> deleteSelectedFromFPlan
<CMD> zoomBox -265.28200 -230.53800 280.96000 27.89900
<CMD> zoomBox -210.60600 -194.53300 184.05600 -7.81100
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND GNDO VDD VDDO } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Tue Sep  5 00:22:58 2023 ***
SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 2.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND GNDO VDD VDDO"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2440.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 32 used
Read in 247 components
  207 core components: 0 unplaced, 207 placed, 0 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
Read in 31 logical pins
Read in 1 blockages
Read in 31 nets
Read in 5 special nets, 4 routed
Read in 416 terminals
4 nets selected.

Begin power routing ...
**WARN: (IMPSR-1239):	Wire segment (155.77 97.12) (155.77 99.08) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 78.64) (155.77 82.28) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 70.24) (155.77 72.20) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 -19.92) (155.77 -17.96) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 -40.64) (155.77 -34.76) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 82.00) (155.15 97.40) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 71.92) (155.15 78.92) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 -35.04) (155.15 -19.64) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 -47.36) (155.15 -45.40) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 97.26) (155.91 97.26) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 82.14) (155.91 82.14) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 78.78) (155.91 78.78) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 72.06) (155.91 72.06) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 -19.78) (155.91 -19.78) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 -34.90) (155.91 -34.90) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.53 -45.68) (154.53 -40.36) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.53 -59.12) (154.53 -57.16) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.53 -86.00) (154.53 -84.04) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.39 -40.50) (155.91 -40.50) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.39 -45.54) (155.29 -45.54) on layer metal4 has no shape definition.
**WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
**WARN: (IMPSR-1242):	Before power routing: 377 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
**WARN: (EMS-27):	Message (IMPSR-1239) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
**WARN: (IMPSR-1242):	Before power routing: 65 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDDO.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDDO. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GNDO.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GNDO. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GNDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net GNDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 118
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 4
  Number of Followpin connections: 62
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2443.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 167 wires.
ViaGen created 102 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       160      |       NA       |
|   via  |       96       |        0       |
|  via2  |        6       |        0       |
| metal3 |        3       |       NA       |
| metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -210.60600 -213.20500 184.05600 -26.48300
<CMD> zoomBox -134.81700 -167.28800 71.20000 -69.81800
<CMD> zoomBox -186.82300 -198.79600 148.64100 -40.08200
<CMD> zoomBox -210.60700 -213.20600 184.05700 -26.48300
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1044.8M, totSessionCpu=0:10:26 **
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { hold }
setOptMode -activeSetupViews                                    { setup }
setOptMode -autoHoldViews                                       { hold}
setOptMode -autoSetupViews                                      { setup}
setOptMode -autoTDGRSetupViews                                  { setup}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1020.4M, totSessionCpu=0:10:29 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1285.9M, init mem=1285.9M)
Pre-route DRC Violation:	1
*info: Placed = 207           
*info: Unplaced = 0           
Placement Density:5.18%(3381/65308)
Placement Density (including fixed std cells):5.18%(3381/65308)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1285.9M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1012.4M, totSessionCpu=0:10:32 **
**INFO: User settings:
setExtractRCMode -basic                    true
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   postRoute
setExtractRCMode -extended                 false
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -SIAware                   true
setOptMode -activeHoldViews                { hold }
setOptMode -activeSetupViews               { setup }
setOptMode -autoHoldViews                  { hold}
setOptMode -autoSetupViews                 { setup}
setOptMode -autoTDGRSetupViews             { setup}
setOptMode -autoViewHoldTargetSlack        0
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1017.1M, totSessionCpu=0:10:34 **
setExtractRCMode -engine preRoute
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1286.9M)
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1286.867M)
AAE DB initialization (MEM=1315.48 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1405.51)
*** Calculating scaling factor for worst_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1416.78 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1389.7 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:10:35 mem=1389.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1089.3M, totSessionCpu=0:10:35 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1350.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1350.0M) ***
*** Starting optimizing excluded clock nets MEM= 1350.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1350.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:35.2/0:37:55.1 (0.3), mem = 1350.0M
*** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:10:43.2/0:38:03.1 (0.3), mem = 1374.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:43.2/0:38:03.1 (0.3), mem = 1374.0M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|   0.000|   0.000|     5.18%|   0:00:00.0| 1393.0M|     setup|       NA| NA                |
+--------+--------+----------+------------+--------+----------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1393.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1393.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 0:10:54.9/0:38:14.8 (0.3), mem = 1374.0M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:55.0/0:38:14.9 (0.3), mem = 1370.0M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1393.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:11:06.4/0:38:26.3 (0.3), mem = 1374.0M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:06.4/0:38:26.4 (0.3), mem = 1372.0M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1393.1M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1393.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:11:17.7/0:38:37.6 (0.3), mem = 1374.0M
End: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:17.7/0:38:37.6 (0.3), mem = 1391.1M
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.18%|        -|   0.100|   0.000|   0:00:00.0| 1391.1M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1411.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:11:19 mem=1411.6M) ***
Total net bbox length = 1.263e+04 (5.768e+03 6.861e+03) (ext = 6.089e+03)
Move report: Detail placement moves 1 insts, mean move: 0.62 um, max move: 0.62 um
	Max move on inst (top1/g3150): (81.68, -49.18) --> (81.06, -49.18)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.6MB
Summary Report:
Instances move: 1 (out of 207 movable)
Instances flipped: 3
Mean displacement: 0.62 um
Max displacement: 0.62 um (Instance: top1/g3150) (81.68, -49.18) -> (81.06, -49.18)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: MOAI1S
Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1411.6MB
*** Finished refinePlace (0:11:19 mem=1411.6M) ***
*** maximum move = 0.62 um ***
*** Finished re-routing un-routed nets (1411.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1430.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:11:18.9/0:38:38.8 (0.3), mem = 1430.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1373.65M, totSessionCpu=0:11:19).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1373.65 MB )
[NR-eGR] Read 1257 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1257
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310904e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         8( 0.14%)   ( 0.14%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1373.65 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1373.65 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1373.65 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1373.65 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[NR-eGR] metal2  (2V) length: 5.283608e+03um, number of vias: 1079
[NR-eGR] metal3  (3H) length: 5.914158e+03um, number of vias: 132
[NR-eGR] metal4  (4V) length: 2.055223e+03um, number of vias: 53
[NR-eGR] metal5  (5H) length: 1.416930e+02um, number of vias: 3
[NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[NR-eGR] Total length: 1.344060e+04um, number of vias: 2025
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1359.45 MB )
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1359.445M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1357.45)
Total number of fetched objects 259
End delay calculation. (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:19.3/0:38:39.2 (0.3), mem = 1390.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1441.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1441.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:11:22.0/0:38:41.9 (0.3), mem = 1422.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:22 mem=1422.1M) ***
Density distribution unevenness ratio = 67.572%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.1MB
Summary Report:
Instances move: 0 (out of 207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.1MB
*** Finished refinePlace (0:11:22 mem=1422.1M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:22.1/0:38:42.0 (0.3), mem = 1422.1M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1441.2M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1441.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:11:31.2/0:38:51.2 (0.3), mem = 1422.1M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1407.883M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1405.88)
Total number of fetched objects 259
End delay calculation. (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1390.08 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:11:31 mem=1390.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1108.3M, totSessionCpu=0:11:31 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1109.1M, totSessionCpu=0:11:32 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1052.9M, totSessionCpu=0:11:32 **
**INFO: User settings:
setExtractRCMode -basic                    true
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   preRoute
setExtractRCMode -extended                 false
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -activeSetupViews               { setup }
setOptMode -autoSetupViews                 { setup}
setOptMode -autoTDGRSetupViews             { setup}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1057.6M, totSessionCpu=0:11:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1330.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:37 mem=1431.7M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1415.47)
*** Calculating scaling factor for best_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1399.66 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1399.66 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:11:37 mem=1399.7M)

Active hold views:
 hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:11:38 mem=1414.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:11:38 mem=1414.9M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_sAjHpa -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:11:38 mem=1446.0M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: setup

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1157.3M, totSessionCpu=0:11:40 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:40.4/0:39:01.8 (0.3), mem = 1432.0M
*info: Run optDesign holdfix with 1 thread.
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.3), totSession cpu/real = 0:11:40.4/0:39:01.8 (0.3), mem = 1433.0M

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1159.1M, totSessionCpu=0:11:40 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1449.3)
*** Calculating scaling factor for best_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1453.32 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1453.32 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:11:41 mem=1453.3M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_UBSnPP -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1158.2M, totSessionCpu=0:11:42 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> fit
<CMD> zoomBox -770.17400 -272.32100 460.91100 310.12800
<CMD> zoomBox -521.38400 -187.49900 368.07400 233.32000
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> pan 0.86900 306.93200
<CMD> zoomBox -520.51500 -151.32900 235.52400 206.36700
<CMD> zoomBox -533.94800 -185.10800 355.51000 235.71100
<CMD> pan 0.00000 338.40600
<CMD> pan -0.86900 329.71200
<CMD> panCenter -443.52400 43.56000
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> zoomBox -510.42900 -143.89500 245.61000 213.80100
<CMD> zoomBox -416.09000 -124.38400 226.54300 179.65700
<CMD> zoomBox -559.40800 -186.39300 330.05000 234.42600
<CMD> zoomBox -650.54900 -225.82600 395.87400 269.25600
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.55 (MB), peak = 1194.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeExpDirtyAreaEco                          false
setNanoRouteMode -routeExpSignatureEco                          false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -extended                                      false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1367.7M, init mem=1384.4M)
*info: Placed = 207           
*info: Unplaced = 0           
Placement Density:5.18%(3381/65308)
Placement Density (including fixed std cells):5.18%(3381/65308)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1384.4M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1384.4M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  5 00:26:28 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=266)
#WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Sep  5 00:26:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [1.620 - 1.980] has 3 nets.
#Voltage range [0.000 - 1.980] has 260 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.89 (MB), peak = 1194.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.89 (MB), peak = 1194.45 (MB)
#
#Finished routing data preparation on Tue Sep  5 00:26:28 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.79 (MB)
#Total memory = 1105.89 (MB)
#Peak memory = 1194.45 (MB)
#
#
#Start global routing on Tue Sep  5 00:26:28 2023
#
#
#Start global routing initialization on Tue Sep  5 00:26:28 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Sep  5 00:26:28 2023
#
#Start routing resource analysis on Tue Sep  5 00:26:28 2023
#
#Routing resource analysis is done on Tue Sep  5 00:26:28 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         279        1261        9579    75.40%
#  metal2         V         184        1081        9579    75.21%
#  metal3         H         279        1261        9579    74.67%
#  metal4         V         183        1082        9579    75.21%
#  metal5         H        1179         361        9579    18.30%
#  metal6         V         611         232        9579    18.33%
#  --------------------------------------------------------------
#  Total                   2716      64.26%       57474    56.19%
#
#
#
#
#Global routing data preparation is done on Tue Sep  5 00:26:28 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.80 (MB), peak = 1194.45 (MB)
#
#
#Global routing initialization is done on Tue Sep  5 00:26:28 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.80 (MB), peak = 1194.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.02 (MB), peak = 1194.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.02 (MB), peak = 1194.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 36 (skipped).
#Total number of routable nets = 230.
#Total number of nets in the design = 266.
#
#228 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             228  
#-----------------------------
#        Total             228  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             230  
#-----------------------------
#        Total             230  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 14704 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 939 um.
#Total wire length on LAYER metal2 = 6376 um.
#Total wire length on LAYER metal3 = 5808 um.
#Total wire length on LAYER metal4 = 1580 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1340
#Up-Via Summary (total 1340):
#           
#-----------------------
# metal1            761
# metal2            501
# metal3             78
#-----------------------
#                  1340 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.26 (MB)
#Total memory = 1107.14 (MB)
#Peak memory = 1194.45 (MB)
#
#Finished global routing on Tue Sep  5 00:26:28 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.23 (MB), peak = 1194.45 (MB)
#Start Track Assignment.
#Done with 344 horizontal wires in 4 hboxes and 322 vertical wires in 3 hboxes.
#Done with 88 horizontal wires in 4 hboxes and 80 vertical wires in 3 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       398.44 	  0.10%  	  0.00% 	  0.10%
# metal2      5555.48 	  0.22%  	  0.00% 	  0.18%
# metal3      5485.08 	  0.20%  	  0.00% 	  0.18%
# metal4      1335.88 	  0.02%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       12774.88  	  0.19% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 15269 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1387 um.
#Total wire length on LAYER metal2 = 6336 um.
#Total wire length on LAYER metal3 = 5955 um.
#Total wire length on LAYER metal4 = 1591 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1340
#Up-Via Summary (total 1340):
#           
#-----------------------
# metal1            761
# metal2            501
# metal3             78
#-----------------------
#                  1340 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.30 (MB), peak = 1194.45 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.20 (MB)
#Total memory = 1106.30 (MB)
#Peak memory = 1194.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        2        2
#	metal2        3        1        4
#	Totals        3        3        6
#4 out of 247 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.5% of the total area is being checked for drcs
#0.5% of the total area was checked
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        2        2
#	metal2        3        1        4
#	Totals        3        3        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1109.95 (MB), peak = 1194.45 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        2        0        2
#	Totals        3        2        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.07 (MB), peak = 1194.45 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        2        2
#	metal2        1        0        1
#	Totals        1        2        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.30 (MB), peak = 1194.45 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.11 (MB), peak = 1194.45 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.32 (MB), peak = 1194.45 (MB)
#Complete Detail Routing.
#Total wire length = 15582 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1900 um.
#Total wire length on LAYER metal2 = 7084 um.
#Total wire length on LAYER metal3 = 4984 um.
#Total wire length on LAYER metal4 = 1614 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.26 (MB)
#Total memory = 1110.56 (MB)
#Peak memory = 1194.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1111.91 (MB), peak = 1194.45 (MB)
#
#Total wire length = 15582 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1900 um.
#Total wire length on LAYER metal2 = 7084 um.
#Total wire length on LAYER metal3 = 4984 um.
#Total wire length on LAYER metal4 = 1614 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 15582 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1900 um.
#Total wire length on LAYER metal2 = 7084 um.
#Total wire length on LAYER metal3 = 4984 um.
#Total wire length on LAYER metal4 = 1614 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.91 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  5 00:26:32 2023
#
#
#Start Post Route Wire Spread.
#Done with 70 horizontal wires in 7 hboxes and 95 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 15750 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7166 um.
#Total wire length on LAYER metal3 = 5037 um.
#Total wire length on LAYER metal4 = 1634 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.93 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.93 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 15750 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7166 um.
#Total wire length on LAYER metal3 = 5037 um.
#Total wire length on LAYER metal4 = 1634 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 4.29 (MB)
#Total memory = 1110.58 (MB)
#Peak memory = 1194.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -33.00 (MB)
#Total memory = 1068.73 (MB)
#Peak memory = 1194.45 (MB)
#Number of warnings = 53
#Total number of warnings = 130
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  5 00:26:33 2023
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1063.41 (MB), peak = 1194.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.6M, totSessionCpu=0:12:10 **
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeExpDirtyAreaEco                          false
setNanoRouteMode -routeExpSignatureEco                          false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -extended                                      false
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { hold }
setOptMode -activeSetupViews                                    { setup }
setOptMode -autoHoldViews                                       { hold}
setOptMode -autoSetupViews                                      { setup}
setOptMode -autoTDGRSetupViews                                  { setup}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1041.2M, totSessionCpu=0:12:12 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1316.6M, init mem=1316.6M)
*info: Placed = 207           
*info: Unplaced = 0           
Placement Density:5.18%(3381/65308)
Placement Density (including fixed std cells):5.18%(3381/65308)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1316.6M)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLERAC FILLER8 FILLER4 FILLER2 FILLERCC FILLERBC FILLER4C FILLER16 FILLER1 FILLER2C FILLER32 FILLER8C -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 250 filler insts (cell FILLERCC / prefix FILLER).
*INFO:   Added 35 filler insts (cell FILLER32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERBC / prefix FILLER).
*INFO:   Added 56 filler insts (cell FILLER16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLERAC / prefix FILLER).
*INFO:   Added 108 filler insts (cell FILLER8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER8C / prefix FILLER).
*INFO:   Added 119 filler insts (cell FILLER4 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER4C / prefix FILLER).
*INFO:   Added 160 filler insts (cell FILLER2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLER2C / prefix FILLER).
*INFO:   Added 142 filler insts (cell FILLER1 / prefix FILLER).
*INFO: Total 870 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 870 new insts, 870 new pwr-pin connections were made to global net 'VDD'.
870 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> zoomBox -650.54900 -77.30200 395.87400 417.78000
<CMD> zoomBox -350.34200 44.44200 195.89900 302.87900
<CMD> zoomBox -193.63300 107.99400 91.51000 242.90000
<CMD> zoomBox -67.69700 124.09000 23.71400 167.33800
<CMD> zoomBox -105.03400 119.31800 43.81300 189.74000
<CMD> zoomBox -122.10900 117.13500 53.00500 199.98500
<CMD> zoomBox -193.63700 107.99200 91.51000 242.90000
<CMD> fit
<CMD> zoomBox -718.45900 -322.49800 729.87600 362.73600
<CMD> zoomBox -607.60500 -263.24800 623.48100 319.20100
<CMD> zoomBox -513.37800 -212.88600 533.04500 282.19600
<CMD> zoomBox -433.28600 -170.07800 456.17400 250.74200
<CMD> zoomBox -216.34500 -54.12700 247.96000 165.54400
<CMD> zoomBox -124.92700 -5.26500 160.21700 129.64200
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> addWellTap -cell FILLER4C -cellInterval 50 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 49.600 (microns) as a multiple of cell FILLER4C's techSite 'core_5040' width of 0.620 microns
Type 'man IMPSP-5134' for more detail.
For 325 new insts, 325 new pwr-pin connections were made to global net 'VDD'.
325 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 325 well-taps <FILLER4C> cells (prefix WELLTAP).
<CMD> gui_select -rect {-76.70600 50.42600 -60.81800 28.12700}
<CMD> deselectAll
<CMD> selectInst FILLER__1_695
<CMD> deselectAll
<CMD> selectInst WELLTAP_198
<CMD> zoomBox -98.94800 -2.03700 49.90000 68.38600
<CMD> zoomBox -83.16800 24.51100 -17.12100 55.75900
<CMD> zoomBox -75.32900 37.69900 -50.41800 49.48500
<CMD> zoomBox -74.61700 38.89700 -53.44200 48.91500
<CMD> zoomBox -79.67800 30.38500 -31.95400 52.96400
<CMD> zoomBox -94.70100 5.11300 31.84000 64.98200
<CMD> zoomBox -116.79000 -32.04000 125.62500 82.65100
<CMD> addEndCap -preCap FILLER8C -postCap FILLER4C -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 13.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -160.060).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -155.020).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -149.980).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -144.940).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -139.900).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -134.860).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -129.820).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -124.780).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -119.740).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -114.700).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -109.660).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -104.620).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -99.580).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -94.540).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -89.500).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -84.460).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -79.420).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -74.380).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -69.340).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILLER8C) at (-121.060, -64.300).
Type 'man IMPSP-5119' for more detail.
**WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Inserted 0 pre-endcap <FILLER8C> cells (prefix ENDCAP).
Inserted 19 post-endcap <FILLER4C> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 19 new insts, 19 new pwr-pin connections were made to global net 'VDD'.
19 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> zoomBox -153.92400 -61.62000 181.59900 97.12200
<CMD> zoomBox -238.00700 -128.59700 308.33800 129.88900
<CMD> deselectAll
<CMD> selectInst WELLTAP_91
<CMD> zoomBox -373.91400 -175.91300 515.72000 244.98900
<CMD> zoomBox -436.06700 -197.55200 610.56100 297.62700
<CMD> zoomBox -321.08400 -157.52100 435.10500 200.24600
<CMD> zoomBox -276.17900 -141.88700 366.58200 162.21500
<CMD> zoomBox -63.67000 -99.24600 221.52900 35.68700
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> deselectAll
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> deleteFiller -cell TIE1 TIE0 FILLERCC FILLER4C FILLER64 FILLER8 FILLER8C FILLERAC FILLERBC FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1
Deleted 0 physical inst  (cell TIE1 / prefix -).
Deleted 0 physical inst  (cell TIE0 / prefix -).
Deleted 250 physical insts (cell FILLERCC / prefix -).
Deleted 344 physical insts (cell FILLER4C / prefix -).
Deleted 0 physical inst  (cell FILLER64 / prefix -).
Deleted 108 physical insts (cell FILLER8 / prefix -).
Deleted 0 physical inst  (cell FILLER8C / prefix -).
Deleted 0 physical inst  (cell FILLERAC / prefix -).
Deleted 0 physical inst  (cell FILLERBC / prefix -).
Deleted 119 physical insts (cell FILLER4 / prefix -).
Deleted 35 physical insts (cell FILLER32 / prefix -).
Deleted 0 physical inst  (cell FILLER2C / prefix -).
Deleted 160 physical insts (cell FILLER2 / prefix -).
Deleted 56 physical insts (cell FILLER16 / prefix -).
Deleted 142 physical insts (cell FILLER1 / prefix -).
Total physical insts deleted = 1214.
<CMD> addEndCap -preCap FILLER8C -postCap FILLER4C -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 13.
Minimum number of sites for row blockage       = 1.
Inserted 63 pre-endcap <FILLER8C> cells (prefix ENDCAP).
Inserted 63 post-endcap <FILLER4C> cells (prefix ENDCAP).
For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
126 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> selectInst ENDCAP_39
<CMD> deselectAll
<CMD> selectInst ENDCAP_37
<CMD> deselectAll
<CMD> selectInst ENDCAP_37
<CMD> deselectAll
<CMD> selectInst ENDCAP_39
<CMD> deselectAll
<CMD> selectInst ENDCAP_39
<CMD> deselectAll
<CMD> selectInst ENDCAP_37
<CMD> deselectAll
<CMD> selectInst ENDCAP_37
<CMD> deselectAll
<CMD> selectInst ENDCAP_37
<CMD> deleteFiller -cell TIE1 TIE0 FILLERCC FILLER4C FILLER64 FILLER8 FILLER8C FILLERAC FILLERBC FILLER4 FILLER32 FILLER2C FILLER2 FILLER16 FILLER1
Deleted 0 physical inst  (cell TIE1 / prefix -).
Deleted 0 physical inst  (cell TIE0 / prefix -).
Deleted 0 physical inst  (cell FILLERCC / prefix -).
Deleted 63 physical insts (cell FILLER4C / prefix -).
Deleted 0 physical inst  (cell FILLER64 / prefix -).
Deleted 0 physical inst  (cell FILLER8 / prefix -).
Deleted 63 physical insts (cell FILLER8C / prefix -).
Deleted 0 physical inst  (cell FILLERAC / prefix -).
Deleted 0 physical inst  (cell FILLERBC / prefix -).
Deleted 0 physical inst  (cell FILLER4 / prefix -).
Deleted 0 physical inst  (cell FILLER32 / prefix -).
Deleted 0 physical inst  (cell FILLER2C / prefix -).
Deleted 0 physical inst  (cell FILLER2 / prefix -).
Deleted 0 physical inst  (cell FILLER16 / prefix -).
Deleted 0 physical inst  (cell FILLER1 / prefix -).
Total physical insts deleted = 126.
<CMD> selectWire -121.0600 -175.2800 -118.0600 173.9800 6 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -121.0600 -175.2800 -118.0600 173.9800 4 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -121.0600 -175.2800 -118.0600 173.9800 2 GND
<CMD> deleteSelectedFromFPlan
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> selectWire 118.0100 -190.2800 121.0100 188.9800 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 118.0100 -190.2800 121.0100 188.9800 4 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 118.0100 -190.2800 121.0100 188.9800 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 6 GND
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 4 GND
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 2 GND
<CMD> deselectAll
<CMD> selectWire 110.0100 -175.2800 113.0100 173.9800 2 GND
<CMD> deleteSelectedFromFPlan
<CMD> zoomBox 77.97400 -51.49500 185.54000 -0.60400
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> selectWire -113.0600 -190.2800 -110.0600 188.9800 6 VDD
<CMD> zoomBox -192.24700 -55.59600 -65.69900 4.27600
<CMD> zoomBox -242.76800 -72.77500 -36.70600 24.71700
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -113.0600 -190.2800 -110.0600 188.9800 4 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire -113.0600 -190.2800 -110.0600 188.9800 2 VDD
<CMD> deleteSelectedFromFPlan
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.17 (MB), peak = 1194.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeExpDirtyAreaEco                          false
setNanoRouteMode -routeExpSignatureEco                          false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1312.6M, init mem=1312.6M)
*info: Placed = 207           
*info: Unplaced = 0           
Placement Density:5.18%(3381/65308)
Placement Density (including fixed std cells):5.18%(3381/65308)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1312.6M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1312.6M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  5 00:35:28 2023
#
#Warning: design is detail-routed. Trial route is skipped!
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=266)
#WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Sep  5 00:35:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [1.620 - 1.980] has 3 nets.
#Voltage range [0.000 - 1.980] has 260 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.60 (MB), peak = 1194.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.60 (MB), peak = 1194.45 (MB)
#
#Finished routing data preparation on Tue Sep  5 00:35:28 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.84 (MB)
#Total memory = 1041.60 (MB)
#Peak memory = 1194.45 (MB)
#
#
#Start global routing on Tue Sep  5 00:35:28 2023
#
#
#Start global routing initialization on Tue Sep  5 00:35:28 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.84 (MB)
#Total memory = 1041.60 (MB)
#Peak memory = 1194.45 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.00 (MB), peak = 1194.45 (MB)
#Complete Detail Routing.
#Total wire length = 15750 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7166 um.
#Total wire length on LAYER metal3 = 5037 um.
#Total wire length on LAYER metal4 = 1634 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.05 (MB)
#Total memory = 1041.64 (MB)
#Peak memory = 1194.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1043.00 (MB), peak = 1194.45 (MB)
#
#Total wire length = 15750 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7166 um.
#Total wire length on LAYER metal3 = 5037 um.
#Total wire length on LAYER metal4 = 1634 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 15750 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7166 um.
#Total wire length on LAYER metal3 = 5037 um.
#Total wire length on LAYER metal4 = 1634 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.37 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  5 00:35:30 2023
#
#
#Start Post Route Wire Spread.
#Done with 11 horizontal wires in 7 hboxes and 8 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.45 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1044.45 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.50 (MB)
#Total memory = 1043.10 (MB)
#Peak memory = 1194.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.47 (MB)
#Total memory = 1042.64 (MB)
#Peak memory = 1194.45 (MB)
#Number of warnings = 53
#Total number of warnings = 184
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  5 00:35:30 2023
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1042.58 (MB), peak = 1194.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> fit
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.58 (MB), peak = 1194.45 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           53.6
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeExpDirtyAreaEco                          false
setNanoRouteMode -routeExpSignatureEco                          false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1318.8M, init mem=1318.8M)
*info: Placed = 207           
*info: Unplaced = 0           
Placement Density:5.18%(3381/65308)
Placement Density (including fixed std cells):5.18%(3381/65308)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1318.8M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1318.8M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  5 00:36:00 2023
#
#Warning: design is detail-routed. Trial route is skipped!
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCC3O of instance VDDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GNDO of instance GNDO is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[7] of net result_out_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[6] of net result_out_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[5] of net result_out_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[4] of net result_out_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[3] of net result_out_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[2] of net result_out_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[1] of net result_out_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/result_out_out[0] of net result_out_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_carry_out of net flag_carry_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/flag_zero_out of net flag_zero_out because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[7] of net A_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[6] of net A_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[5] of net A_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[4] of net A_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[3] of net A_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[2] of net A_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[1] of net A_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_in[0] of net A_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[7] of net B_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B_in[6] of net B_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=266)
#WARNING (NRDB-51) SPECIAL_NET GNDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET VDDO has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-733) PIN A_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN A_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[0] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[1] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[2] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[3] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[4] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[5] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[6] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN B_in[7] in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN clk_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN en_in in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_carry_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (NRDB-733) PIN flag_zero_out in CELL_VIEW alu_top_module does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Tue Sep  5 00:36:00 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [1.620 - 1.980] has 3 nets.
#Voltage range [0.000 - 1.980] has 260 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
# metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5000
# metal2       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal4       V   Track-Pitch = 0.6200    Line-2-Via Pitch = 0.5600
# metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# metal6       V   Track-Pitch = 0.9300    Line-2-Via Pitch = 0.8800
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.94 (MB), peak = 1194.45 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.94 (MB), peak = 1194.45 (MB)
#
#Finished routing data preparation on Tue Sep  5 00:36:00 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.79 (MB)
#Total memory = 1046.94 (MB)
#Peak memory = 1194.45 (MB)
#
#
#Start global routing on Tue Sep  5 00:36:00 2023
#
#
#Start global routing initialization on Tue Sep  5 00:36:00 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.79 (MB)
#Total memory = 1046.94 (MB)
#Peak memory = 1194.45 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.29 (MB), peak = 1194.45 (MB)
#Complete Detail Routing.
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 1046.94 (MB)
#Peak memory = 1194.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1048.29 (MB), peak = 1194.45 (MB)
#
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.38 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  5 00:36:02 2023
#
#
#Start Post Route Wire Spread.
#Done with 10 horizontal wires in 7 hboxes and 1 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.45 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.45 (MB), peak = 1194.45 (MB)
#CELL_VIEW alu_top_module,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 15759 um.
#Total half perimeter of net bounding box = 14152 um.
#Total wire length on LAYER metal1 = 1912 um.
#Total wire length on LAYER metal2 = 7174 um.
#Total wire length on LAYER metal3 = 5039 um.
#Total wire length on LAYER metal4 = 1635 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 1301
#Up-Via Summary (total 1301):
#           
#-----------------------
# metal1            767
# metal2            446
# metal3             88
#-----------------------
#                  1301 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.16 (MB)
#Total memory = 1047.10 (MB)
#Peak memory = 1194.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.07 (MB)
#Total memory = 1046.64 (MB)
#Peak memory = 1194.45 (MB)
#Number of warnings = 53
#Total number of warnings = 238
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  5 00:36:03 2023
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1046.58 (MB), peak = 1194.45 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND GNDO VDD VDDO } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Tue Sep  5 00:36:20 2023 ***
SPECIAL ROUTE ran on directory: /Design/MTECH/MTECH2021/EE_GRP11/Desktop/Cadence_22/Sourav/alu_design_2/innovus_new
SPECIAL ROUTE ran on machine: AVLSI-PC22 (Linux 2.6.32-431.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND GNDO VDD VDDO"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2446.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 32 used
Read in 247 components
  207 core components: 0 unplaced, 207 placed, 0 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
Read in 31 logical pins
Read in 1 blockages
Read in 31 nets
Read in 5 special nets, 4 routed
Read in 416 terminals
4 nets selected.

Begin power routing ...
**WARN: (IMPSR-1239):	Wire segment (155.77 97.12) (155.77 99.08) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 78.64) (155.77 82.28) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 70.24) (155.77 72.20) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 -19.92) (155.77 -17.96) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.77 -40.64) (155.77 -34.76) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 82.00) (155.15 97.40) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 71.92) (155.15 78.92) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 -35.04) (155.15 -19.64) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.15 -47.36) (155.15 -45.40) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 97.26) (155.91 97.26) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 82.14) (155.91 82.14) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 78.78) (155.91 78.78) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 72.06) (155.91 72.06) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 -19.78) (155.91 -19.78) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (155.01 -34.90) (155.91 -34.90) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.53 -45.68) (154.53 -40.36) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.53 -59.12) (154.53 -57.16) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.53 -86.00) (154.53 -84.04) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.39 -40.50) (155.91 -40.50) on layer metal4 has no shape definition.
**WARN: (IMPSR-1239):	Wire segment (154.39 -45.54) (155.29 -45.54) on layer metal4 has no shape definition.
**WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
**WARN: (IMPSR-1242):	Before power routing: 391 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
**WARN: (EMS-27):	Message (IMPSR-1239) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSR-1973):	Same Warning messages will be suppressed after 20 warnings
**WARN: (IMPSR-1242):	Before power routing: 73 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDDO.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDDO. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net GNDO.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net GNDO. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GNDO. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net GNDO. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net GND. Use 'CLASS CORE' pad pins of net GND to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 22
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2448.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 22 wires.
ViaGen created 22 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       22       |       NA       |
|   via  |       22       |        0       |
+--------+----------------+----------------+
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1050.9M, totSessionCpu=0:13:56 **
**INFO: User settings:
setExtractRCMode -basic                    true
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   postRoute
setExtractRCMode -extended                 false
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -SIAware                   true
setOptMode -activeHoldViews                { hold }
setOptMode -activeSetupViews               { setup }
setOptMode -autoHoldViews                  { hold}
setOptMode -autoSetupViews                 { setup}
setOptMode -autoTDGRSetupViews             { setup}
setOptMode -autoViewHoldTargetSlack        0
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1052.8M, totSessionCpu=0:13:58 **
setExtractRCMode -engine preRoute
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1331.4M)
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1331.438M)
AAE DB initialization (MEM=1360.05 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1446.95)
*** Calculating scaling factor for worst_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1458.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1431.15 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:13:59 mem=1431.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1122.5M, totSessionCpu=0:13:59 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1390.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1390.4M) ***
*** Starting optimizing excluded clock nets MEM= 1390.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1390.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:59.0/0:50:48.2 (0.3), mem = 1390.4M
*** DrvOpt [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:14:06.7/0:50:55.9 (0.3), mem = 1414.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:06.7/0:50:56.0 (0.3), mem = 1414.4M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
+--------+--------+----------+------------+--------+----------+---------+-------------------+
|   0.000|   0.000|     5.18%|   0:00:00.0| 1433.5M|     setup|       NA| NA                |
+--------+--------+----------+------------+--------+----------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1433.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1433.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:14:18.3/0:51:07.6 (0.3), mem = 1414.4M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:18.4/0:51:07.6 (0.3), mem = 1408.4M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1431.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:14:29.8/0:51:19.1 (0.3), mem = 1412.4M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:29.8/0:51:19.1 (0.3), mem = 1410.4M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1431.5M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS -922337203685477.500 TNS 0.000; all paths WNS -922337203685477.500 TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1431.5M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:14:41.1/0:51:30.3 (0.3), mem = 1412.4M
End: GigaOpt Optimization in TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:41.1/0:51:30.4 (0.3), mem = 1429.5M
Usable buffer cells for single buffer setup transform:
BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.18%|        -|   0.100|   0.000|   0:00:00.0| 1429.5M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
|     5.18%|        0|   0.100|   0.000|   0:00:00.0| 1450.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** Starting refinePlace (0:14:42 mem=1450.1M) ***
Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.1MB
Summary Report:
Instances move: 0 (out of 207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.263e+04 (5.771e+03 6.861e+03) (ext = 6.089e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.1MB
*** Finished refinePlace (0:14:42 mem=1450.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1450.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1469.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:14:42.3/0:51:31.6 (0.3), mem = 1469.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1412.09M, totSessionCpu=0:14:42).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1412.09 MB )
[NR-eGR] Read 1195 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 624
[NR-eGR] #PG Blockages       : 1195
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=259  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 228 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 228 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.310904e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         8( 0.14%)   ( 0.14%) 
[NR-eGR]  metal3  (3)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1412.09 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1412.09 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1412.09 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.09 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 758
[NR-eGR] metal2  (2V) length: 5.278008e+03um, number of vias: 1077
[NR-eGR] metal3  (3H) length: 5.919738e+03um, number of vias: 134
[NR-eGR] metal4  (4V) length: 2.060823e+03um, number of vias: 53
[NR-eGR] metal5  (5H) length: 1.361130e+02um, number of vias: 3
[NR-eGR] metal6  (6V) length: 4.592000e+01um, number of vias: 0
[NR-eGR] Total length: 1.344060e+04um, number of vias: 2025
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1397.89 MB )
Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1397.891M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1395.89)
Total number of fetched objects 259
End delay calculation. (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:42.7/0:51:31.9 (0.3), mem = 1428.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.18| 0:00:00.0|  1479.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1479.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:14:45.4/0:51:34.7 (0.3), mem = 1460.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:14:45 mem=1460.5M) ***
Density distribution unevenness ratio = 67.572%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1460.5MB
Summary Report:
Instances move: 0 (out of 207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1460.5MB
*** Finished refinePlace (0:14:45 mem=1460.5M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:45.5/0:51:34.7 (0.3), mem = 1460.5M
*info: 31 io nets excluded
*info: 1 clock net excluded
*info: 5 special nets excluded.
*info: 7 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.18
OptDebug: Start of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1479.6M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS - TNS 0.000
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1479.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:14:54.6/0:51:43.9 (0.3), mem = 1460.5M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'alu_top_module' of instances=247 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1446.328M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1444.33)
Total number of fetched objects 259
End delay calculation. (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1428.52 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:14:55 mem=1428.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 1140.2M, totSessionCpu=0:14:55 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 1140.9M, totSessionCpu=0:14:55 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1084.8M, totSessionCpu=0:14:55 **
**INFO: User settings:
setExtractRCMode -basic                    true
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   preRoute
setExtractRCMode -extended                 false
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -eng_copyNetPropToNewNet   true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -activeSetupViews               { setup }
setOptMode -autoSetupViews                 { setup}
setOptMode -autoTDGRSetupViews             { setup}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1089.5M, totSessionCpu=0:14:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1372.6M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:01 mem=1471.0M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1454.79)
*** Calculating scaling factor for best_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1438.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1438.98 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:15:01 mem=1439.0M)

Active hold views:
 hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:15:01 mem=1454.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:15:01 mem=1454.2M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_tiqq7p -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:15:02 mem=1486.0M ***

*Info: minBufDelay = 127.0 ps, libStdDelay = 53.6 ps, minBufSize = 12499200 (4.0)
*Info: worst delay setup view: setup

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1191.3M, totSessionCpu=0:15:04 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:04.2/0:51:54.9 (0.3), mem = 1472.0M
*info: Run optDesign holdfix with 1 thread.
Info: 31 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (2.4), totSession cpu/real = 0:15:04.2/0:51:54.9 (0.3), mem = 1472.0M

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1193.0M, totSessionCpu=0:15:04 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: alu_top_module
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1488.37)
*** Calculating scaling factor for best_case libraries using the default operating condition of each library.
Total number of fetched objects 259
End delay calculation. (MEM=1492.38 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1492.38 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:15:05 mem=1492.4M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn/timingGraph.tgz -dir /tmp/innovus_temp_20244_AVLSI-PC22_EE_GRP11_sHeBUU/opt_timing_graph_Vk1TTn -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup 
Hold  views included:
 hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1190.8M, totSessionCpu=0:15:05 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> addEndCap -preCap FILLER8C -postCap FILLER4C -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 13.
Minimum number of sites for row blockage       = 1.
Inserted 63 pre-endcap <FILLER8C> cells (prefix ENDCAP).
Inserted 63 post-endcap <FILLER4C> cells (prefix ENDCAP).
For 126 new insts, 126 new pwr-pin connections were made to global net 'VDD'.
126 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> zoomBox -460.92500 -214.75900 585.49800 280.32300
<CMD> zoomBox -178.32000 -79.32400 367.92200 179.11300
<CMD> zoomBox -92.67700 -38.28000 301.98400 148.44100
<CMD> zoomBox 31.36800 21.16600 206.48300 104.01600
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 55.35600 -40.81200 181.87800 19.04800
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> addWellTap -cell FILLER4C -cellInterval 100 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 99.820 (microns) as a multiple of cell FILLER4C's techSite 'core_5040' width of 0.620 microns
Type 'man IMPSP-5134' for more detail.
For 189 new insts, 189 new pwr-pin connections were made to global net 'VDD'.
189 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 189 well-taps <FILLER4C> cells (prefix WELLTAP).
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> selectInst WELLTAP_118
<CMD> deselectAll
<CMD> selectInst WELLTAP_118
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> deselectAll
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> selectInst ENDCAP_80
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomBox -124.31300 24.61100 -46.61100 61.37300
<CMD> panPage -1 0
<CMD> zoomBox -139.93000 33.39600 -99.36700 52.58700
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLER8C -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 2093 filler insts (cell FILLER8C / prefix FILLER).
*INFO: Total 2093 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 2093 new insts, 2093 new pwr-pin connections were made to global net 'VDD'.
2093 new gnd-pin connections were made to global net 'GND'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side n
Added 64 of filler cell 'EMPTY1C' on top side.
<CMD> zoomBox 153.97600 29.57800 188.45400 45.89000
<CMD> zoomBox 152.12600 27.63900 192.68900 46.83000
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox -658.64400 -307.27200 789.69200 377.96200
<CMD> zoomBox -410.34600 -186.65900 636.07700 308.42300
<CMD> zoomBox -160.89000 -65.48300 481.74500 238.55900
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side s
Added 64 of filler cell 'EMPTY1C' on bottom side.
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
Added 80 of filler cell 'EMPTY1C' on left side.
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
Added 0 of filler cell 'EMPTY1C' on left side.
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side w
Added 0 of filler cell 'EMPTY1C' on left side.
<CMD> zoomBox -105.86100 -46.54400 440.37900 211.89200
<CMD> zoomBox 14.46700 -5.13000 349.92700 153.58200
<CMD> zoomBox -225.63500 -87.76600 530.41100 269.93300
<CMD> zoomBox -496.82600 -181.10400 734.26800 401.34900
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
Added 80 of filler cell 'EMPTY1C' on right side.
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
Added 0 of filler cell 'EMPTY1C' on right side.
<CMD> addIoFiller -cell EMPTY1C -prefix FILLER -side e
Added 0 of filler cell 'EMPTY1C' on right side.
<CMD> zoomBox -314.49000 -435.40100 574.97500 -14.57900
<CMD> zoomBox -131.30500 -339.78300 414.93900 -81.34500
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox -18.80500 -48.46800 316.65700 110.24500
<CMD> zoomBox 50.28300 -12.40500 256.29900 85.06500
<CMD> zoomBox 102.83900 15.02800 210.38300 65.90900
<CMD> zoomBox 134.76600 31.69500 182.48600 54.27200
<CMD> zoomBox 154.57200 38.03200 169.87200 45.27100
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> zoomBox 146.79300 38.48100 159.79900 44.63400
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> fit
<CMD> zoomBox -362.76400 -208.14100 393.27600 149.55500
<CMD> zoomBox -147.33700 -118.51800 188.12500 40.19500
<CMD> zoomBox -65.20700 -84.34900 109.91000 -1.49800
<CMD> zoomBox -40.31600 -73.99400 86.20600 -14.13400
<CMD> zoomBox -30.59500 -69.95000 76.94900 -19.06900
<CMD> zoomBox -4.26500 -58.99700 51.87500 -32.43600
<CMD> zoomBox 0.04700 -57.20300 47.76700 -34.62600
<CMD> zoomBox 9.47800 -53.27900 38.78400 -39.41400
<CMD> fit
<CMD> zoomBox -539.60400 -240.04900 506.81900 255.03300
<CMD> zoomBox -344.61700 -141.37100 298.01700 162.67100
<CMD> zoomBox -191.90800 -73.57800 93.23500 61.32800
<CMD> zoomBox -238.69100 -94.34700 155.97000 92.37400
<CMD> zoomBox -450.06000 -188.18200 439.40600 232.64100
setup hold
const
alu_synthesys_report.sdc
best_case worst_case
best_case worst_case
default_rc_corner
<CMD> generateCapTbl -ict .ict -output .capTbl -shrinkFactor 1.0
**ERROR: (IMPTCM-113):	Option "-lef" is required when option "[ -shrinkFactor ]" is specified. Type 'man generateCapTbl' for more details.
<CMD> generateCapTbl -ict .ict -output .capTbl -lef ../lef_files/header6_V55.lef -shrinkFactor 1.0
Info: Running the command:
	generateCapTbl  -ict .ict -output .capTbl -lef ../lef_files/header6_V55.lef -shrinkFactor 1.0 
Info: Using default coyote.
**ERROR: (IMPSYUTIL-96):	Cannot open (for read) ICT File file: '.ict'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
default_rc_corner
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'alu_top_module' of instances=2943 and nets=266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu_top_module.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1474.961M)
<CMD> rcOut -setload alu_top_module.setload

Usage: rcOut [-help] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6963):	<CMD> rcOut -setres alu_top_module.setres

Usage: rcOut [-help] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-setres" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6965):	<CMD> rcOut -spf alu_top_module.spf

Usage: rcOut [-help] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef alu_top_module.spef
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_top_module.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report alu_top_module.drc.rpt          # string, default="", user setting
 *** Starting Verify DRC (MEM: 1460.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 702 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc      Mar   CShort   Totals
	metal1      226      143        0        0      369
	metal2      166       26       25        0      217
	via2          0        0        0       19       19
	metal3       72       13        0        0       85
	metal4       12        0        0        0       12
	Totals      476      182       25       19      702

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 1.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -325.08000 -123.03700 317.56100 181.00800
<CMD> zoomBox -169.54000 -41.96400 165.92400 116.75000
<CMD> zoomBox -274.83100 -88.94400 271.42000 169.49700
<CMD> zoomBox -322.98300 -110.42900 319.66600 193.62000
<CMD> zoomBox -199.11400 -55.16100 195.55300 131.56300
<CMD> zoomBox -98.98200 -38.93400 107.03800 58.53800
<CMD> zoomBox -46.71200 -30.46400 60.83300 20.41800
<CMD> zoomBox -6.01800 -0.08600 15.15500 9.93100
<CMD> selectInst FILLER__1_990
<CMD> zoomBox -13.59800 -9.17000 34.12400 13.40800
<CMD> zoomBox -30.67900 -29.64200 76.87800 21.24500
<CMD> zoomBox -112.64700 -127.89100 282.07500 58.85900
<CMD> zoomBox -132.53000 -151.72300 331.84900 67.98300
<CMD> zoomBox -351.43400 -414.10600 879.85400 168.43900
<CMD> zoomBox -572.26300 -678.79900 1432.68400 269.77800
<CMD> zoomBox -230.17300 -518.35900 1218.40200 166.98800
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep  5 00:50:25 2023
  Total CPU time:     0:17:44
  Total real time:    1:04:44
  Peak memory (main): 1199.99MB


*** Memory Usage v#1 (Current mem = 1460.758M, initial mem = 274.980M) ***
*** Message Summary: 1728 warning(s), 92 error(s)

--- Ending "Innovus" (totcpu=0:17:36, real=1:04:42, mem=1460.8M) ---
