INFO-FLOW: Workspace C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1 opened at Sat Dec 18 12:09:13 -0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.662 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.768 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.921 sec.
Execute   set_part xc7z020-clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./AES-XTS/solution1/directives.tcl 
Execute     set_directive_unroll aes_substitute_bytes/aes_substitute_bytes_label0 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline aes_substitute_bytes/aes_substitute_bytes_label1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline aes_shift_rows/aes_shift_rows_label2 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline aes_mix_columns/aes_mix_columns_label3 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline aes_add_round_key/aes_add_round_key_label4 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline aes_get_round_key/aes_get_round_key_label5 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'AES-XTS/main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling AES-XTS/main.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted AES-XTS/main.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "AES-XTS/main.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E AES-XTS/main.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp
Command       clang done; 1.176 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.173 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp"  -o "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/useless.bc
Command       clang done; 2.56 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.876 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.47 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.548 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.out.log 2> C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.704 sec.
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.out.log 2> C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.607 sec.
Command       tidy_31 done; 2.431 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.729 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.bc
Command       clang done; 2.791 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/main.g.bc -hls-opt -except-internalize xts_aes -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.287 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 185.062 ; gain = 93.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 185.062 ; gain = 93.574
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.pp.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.144 sec.
Execute         llvm-ld C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.595 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top xts_aes -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.719 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 197.016 ; gain = 105.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
Command         transform done; 0.446 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.122 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 224.941 ; gain = 133.453
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.g.1.bc to C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-805] Duplicating function 'aes_process' (AES-XTS/main.cpp:8) to resolve interface conflict according to call graph.
WARNING: [XFORM 203-805] Duplicating function 'aes_sequence_to_matrix' (AES-XTS/main.cpp:225) to resolve interface conflict according to call graph.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_shift_rows_label2' (AES-XTS/main.cpp:63) in function 'aes_shift_rows' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_add_round_key_label4' (AES-XTS/main.cpp:125) in function 'aes_add_round_key' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_get_round_key_label5' (AES-XTS/main.cpp:139) in function 'aes_get_round_key' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_mix_columns_label3' (AES-XTS/main.cpp:104) in function 'aes_mix_columns' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'aes_substitute_bytes_label1' (AES-XTS/main.cpp:49) in function 'aes_substitute_bytes' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (AES-XTS/main.cpp:67) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (AES-XTS/main.cpp:72) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (AES-XTS/main.cpp:80) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.4' (AES-XTS/main.cpp:85) in function 'aes_shift_rows': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (AES-XTS/main.cpp:92) in function 'aes_shift_rows' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:126) in function 'aes_add_round_key' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:140) in function 'aes_get_round_key' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (AES-XTS/main.cpp:110) in function 'aes_mix_columns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'aes_substitute_bytes_label0' (AES-XTS/main.cpp:51) in function 'aes_substitute_bytes' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_row.V' (AES-XTS/main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temporary_key.V' (AES-XTS/main.cpp:162) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp_row.V' (AES-XTS/main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temporary_key.V' (AES-XTS/main.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'constant_matrix.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.0' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.1' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.2' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'mix_column_constant_matrices.V.3' (AES-XTS/main.cpp:519) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence' into 'aes_process.1' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_sequence_to_matrix.2' into 'aes_process.2' automatically.
INFO: [XFORM 203-602] Inlining function 'aes_matrix_to_sequence.1' into 'aes_process.2' (AES-XTS/main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'xts_aes_calculate_next_tweak' into 'xts_aes_process_data' (AES-XTS/main.cpp:311) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[0][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[1][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[2][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][0].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][1].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][2].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mix_column_constant_matrices[3][3].V' (AES-XTS/main.cpp:519) in dimension 1 completely.
Command         transform done; 1.814 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'aes_mix_columns' (AES-XTS/main.cpp:101)...12 expression(s) balanced.
Command         transform done; 4.182 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 284.301 ; gain = 192.812
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'aes_shift_rows_label2' (AES-XTS/main.cpp:63:4) in function 'aes_shift_rows' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'xts_aes_process_block' to 'xts_aes_process_bloc' (AES-XTS/main.cpp:274:27)
WARNING: [XFORM 203-631] Renaming function 'aes_substitute_bytes7' to 'aes_substitute_bytes' (AES-XTS/main.cpp:46)
WARNING: [XFORM 203-631] Renaming function 'aes_sequence_to_matrix.1' to 'aes_sequence_to_matr' (AES-XTS/main.cpp:228:28)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'data3' (AES-XTS/main.cpp:551:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'data.V' (AES-XTS/main.cpp:301:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'key.V' (AES-XTS/main.cpp:154:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 37.428 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1110.289 ; gain = 1018.801
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 46.479 sec.
Command     elaborate done; 62.828 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'xts_aes' ...
Execute       ap_set_top_model xts_aes 
WARNING: [SYN 201-103] Legalizing function name 'aes_process.1' to 'aes_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'aes_process.2' to 'aes_process_2'.
Execute       get_model_list xts_aes -filter all-wo-channel -topdown 
Execute       preproc_iomode -model xts_aes 
Execute       preproc_iomode -model xts_aes_process_data 
Execute       preproc_iomode -model xts_aes_process_bloc 
Execute       preproc_iomode -model aes_process.2 
Execute       preproc_iomode -model aes_process.1 
Execute       preproc_iomode -model aes_mix_columns8 
Execute       preproc_iomode -model aes_shift_rows 
Execute       preproc_iomode -model aes_substitute_bytes 
Execute       preproc_iomode -model aes_add_round_key 
Execute       preproc_iomode -model aes_get_round_key5 
Execute       preproc_iomode -model aes_sequence_to_matr 
Execute       preproc_iomode -model aes_expand_key 
Execute       get_model_list xts_aes -filter all-wo-channel 
INFO-FLOW: Model list for configure: aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes
INFO-FLOW: Configuring Module : aes_expand_key ...
Execute       set_default_model aes_expand_key 
Execute       apply_spec_resource_limit aes_expand_key 
INFO-FLOW: Configuring Module : aes_sequence_to_matr ...
Execute       set_default_model aes_sequence_to_matr 
Execute       apply_spec_resource_limit aes_sequence_to_matr 
INFO-FLOW: Configuring Module : aes_get_round_key5 ...
Execute       set_default_model aes_get_round_key5 
Execute       apply_spec_resource_limit aes_get_round_key5 
INFO-FLOW: Configuring Module : aes_add_round_key ...
Execute       set_default_model aes_add_round_key 
Execute       apply_spec_resource_limit aes_add_round_key 
INFO-FLOW: Configuring Module : aes_substitute_bytes ...
Execute       set_default_model aes_substitute_bytes 
Execute       apply_spec_resource_limit aes_substitute_bytes 
INFO-FLOW: Configuring Module : aes_shift_rows ...
Execute       set_default_model aes_shift_rows 
Execute       apply_spec_resource_limit aes_shift_rows 
INFO-FLOW: Configuring Module : aes_mix_columns8 ...
Execute       set_default_model aes_mix_columns8 
Execute       apply_spec_resource_limit aes_mix_columns8 
INFO-FLOW: Configuring Module : aes_process.1 ...
Execute       set_default_model aes_process.1 
Execute       apply_spec_resource_limit aes_process.1 
INFO-FLOW: Configuring Module : aes_process.2 ...
Execute       set_default_model aes_process.2 
Execute       apply_spec_resource_limit aes_process.2 
INFO-FLOW: Configuring Module : xts_aes_process_bloc ...
Execute       set_default_model xts_aes_process_bloc 
Execute       apply_spec_resource_limit xts_aes_process_bloc 
INFO-FLOW: Configuring Module : xts_aes_process_data ...
Execute       set_default_model xts_aes_process_data 
Execute       apply_spec_resource_limit xts_aes_process_data 
INFO-FLOW: Configuring Module : xts_aes ...
Execute       set_default_model xts_aes 
Execute       apply_spec_resource_limit xts_aes 
INFO-FLOW: Model list for preprocess: aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes
INFO-FLOW: Preprocessing Module: aes_expand_key ...
Execute       set_default_model aes_expand_key 
Execute       cdfg_preprocess -model aes_expand_key 
Execute       rtl_gen_preprocess aes_expand_key 
INFO-FLOW: Preprocessing Module: aes_sequence_to_matr ...
Execute       set_default_model aes_sequence_to_matr 
Execute       cdfg_preprocess -model aes_sequence_to_matr 
Execute       rtl_gen_preprocess aes_sequence_to_matr 
INFO-FLOW: Preprocessing Module: aes_get_round_key5 ...
Execute       set_default_model aes_get_round_key5 
Execute       cdfg_preprocess -model aes_get_round_key5 
Execute       rtl_gen_preprocess aes_get_round_key5 
INFO-FLOW: Preprocessing Module: aes_add_round_key ...
Execute       set_default_model aes_add_round_key 
Execute       cdfg_preprocess -model aes_add_round_key 
Execute       rtl_gen_preprocess aes_add_round_key 
INFO-FLOW: Preprocessing Module: aes_substitute_bytes ...
Execute       set_default_model aes_substitute_bytes 
Execute       cdfg_preprocess -model aes_substitute_bytes 
Execute       rtl_gen_preprocess aes_substitute_bytes 
INFO-FLOW: Preprocessing Module: aes_shift_rows ...
Execute       set_default_model aes_shift_rows 
Execute       cdfg_preprocess -model aes_shift_rows 
Execute       rtl_gen_preprocess aes_shift_rows 
INFO-FLOW: Preprocessing Module: aes_mix_columns8 ...
Execute       set_default_model aes_mix_columns8 
Execute       cdfg_preprocess -model aes_mix_columns8 
Execute       rtl_gen_preprocess aes_mix_columns8 
INFO-FLOW: Preprocessing Module: aes_process.1 ...
Execute       set_default_model aes_process.1 
Execute       cdfg_preprocess -model aes_process.1 
Execute       rtl_gen_preprocess aes_process.1 
INFO-FLOW: Preprocessing Module: aes_process.2 ...
Execute       set_default_model aes_process.2 
Execute       cdfg_preprocess -model aes_process.2 
Execute       rtl_gen_preprocess aes_process.2 
INFO-FLOW: Preprocessing Module: xts_aes_process_bloc ...
Execute       set_default_model xts_aes_process_bloc 
Execute       cdfg_preprocess -model xts_aes_process_bloc 
Execute       rtl_gen_preprocess xts_aes_process_bloc 
INFO-FLOW: Preprocessing Module: xts_aes_process_data ...
Execute       set_default_model xts_aes_process_data 
Execute       cdfg_preprocess -model xts_aes_process_data 
Execute       rtl_gen_preprocess xts_aes_process_data 
INFO-FLOW: Preprocessing Module: xts_aes ...
Execute       set_default_model xts_aes 
Execute       cdfg_preprocess -model xts_aes 
Command       cdfg_preprocess done; 1.334 sec.
Execute       rtl_gen_preprocess xts_aes 
INFO-FLOW: Model list for synthesis: aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_expand_key 
Execute       schedule -model aes_expand_key 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 65.743 seconds; current allocated memory: 358.785 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.sched.adb -f 
INFO-FLOW: Finish scheduling aes_expand_key.
Execute       set_default_model aes_expand_key 
Execute       bind -model aes_expand_key 
BIND OPTION: model=aes_expand_key
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 359.775 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.bind.adb -f 
INFO-FLOW: Finish binding aes_expand_key.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_sequence_to_matr 
Execute       schedule -model aes_sequence_to_matr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 359.982 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.sched.adb -f 
INFO-FLOW: Finish scheduling aes_sequence_to_matr.
Execute       set_default_model aes_sequence_to_matr 
Execute       bind -model aes_sequence_to_matr 
BIND OPTION: model=aes_sequence_to_matr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 360.122 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.bind.adb -f 
INFO-FLOW: Finish binding aes_sequence_to_matr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_get_round_key5 
Execute       schedule -model aes_get_round_key5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_get_round_key_label5'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('expanded_key_V_load_2', AES-XTS/main.cpp:142) on array 'expanded_key_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'expanded_key_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 360.263 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.sched.adb -f 
INFO-FLOW: Finish scheduling aes_get_round_key5.
Execute       set_default_model aes_get_round_key5 
Execute       bind -model aes_get_round_key5 
BIND OPTION: model=aes_get_round_key5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 360.445 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.bind.adb -f 
INFO-FLOW: Finish binding aes_get_round_key5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_add_round_key 
Execute       schedule -model aes_add_round_key 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_add_round_key_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('round_key_matrix_V_l_2', AES-XTS/main.cpp:128) on array 'round_key_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'round_key_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('state_matrix_V_addr_write_ln128', AES-XTS/main.cpp:128) of variable 'xor_ln719', AES-XTS/main.cpp:128 on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 360.560 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.sched.adb -f 
INFO-FLOW: Finish scheduling aes_add_round_key.
Execute       set_default_model aes_add_round_key 
Execute       bind -model aes_add_round_key 
BIND OPTION: model=aes_add_round_key
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 360.713 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.bind.adb -f 
INFO-FLOW: Finish binding aes_add_round_key.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_substitute_bytes 
Execute       schedule -model aes_substitute_bytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_substitute_bytes_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:52) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 360.855 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.sched.adb -f 
INFO-FLOW: Finish scheduling aes_substitute_bytes.
Execute       set_default_model aes_substitute_bytes 
Execute       bind -model aes_substitute_bytes 
BIND OPTION: model=aes_substitute_bytes
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 361.039 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.bind.adb -f 
INFO-FLOW: Finish binding aes_substitute_bytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_shift_rows 
Execute       schedule -model aes_shift_rows 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 361.388 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.sched.adb -f 
INFO-FLOW: Finish scheduling aes_shift_rows.
Execute       set_default_model aes_shift_rows 
Execute       bind -model aes_shift_rows 
BIND OPTION: model=aes_shift_rows
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 361.938 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.bind.adb -f 
INFO-FLOW: Finish binding aes_shift_rows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_mix_columns8 
Execute       schedule -model aes_mix_columns8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'aes_mix_columns_label3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_matrix_V_load_5', AES-XTS/main.cpp:108) on array 'state_matrix_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_matrix_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('multiplication_V_loa_4', AES-XTS/main.cpp:112) on array 'multiplication_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'multiplication_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 362.322 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.sched.adb -f 
INFO-FLOW: Finish scheduling aes_mix_columns8.
Execute       set_default_model aes_mix_columns8 
Execute       bind -model aes_mix_columns8 
BIND OPTION: model=aes_mix_columns8
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 362.810 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.bind.adb -f 
INFO-FLOW: Finish binding aes_mix_columns8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_process.1 
Execute       schedule -model aes_process.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 363.018 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.sched.adb -f 
INFO-FLOW: Finish scheduling aes_process.1.
Execute       set_default_model aes_process.1 
Execute       bind -model aes_process.1 
BIND OPTION: model=aes_process.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 363.273 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.bind.adb -f 
INFO-FLOW: Finish binding aes_process.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_process.2 
Execute       schedule -model aes_process.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 363.668 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.sched.adb -f 
INFO-FLOW: Finish scheduling aes_process.2.
Execute       set_default_model aes_process.2 
Execute       bind -model aes_process.2 
BIND OPTION: model=aes_process.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 364.052 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.verbose.bind.rpt 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.bind.adb -f 
INFO-FLOW: Finish binding aes_process.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xts_aes_process_bloc 
Execute       schedule -model xts_aes_process_bloc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 364.252 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.sched.adb -f 
INFO-FLOW: Finish scheduling xts_aes_process_bloc.
Execute       set_default_model xts_aes_process_bloc 
Execute       bind -model xts_aes_process_bloc 
BIND OPTION: model=xts_aes_process_bloc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 364.454 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.verbose.bind.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.bind.adb -f 
INFO-FLOW: Finish binding xts_aes_process_bloc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xts_aes_process_data 
Execute       schedule -model xts_aes_process_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 364.722 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.verbose.sched.rpt 
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.sched.adb -f 
INFO-FLOW: Finish scheduling xts_aes_process_data.
Execute       set_default_model xts_aes_process_data 
Execute       bind -model xts_aes_process_data 
BIND OPTION: model=xts_aes_process_data
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 365.000 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.verbose.bind.rpt 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.bind.adb -f 
INFO-FLOW: Finish binding xts_aes_process_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xts_aes 
Execute       schedule -model xts_aes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.415 sec.
INFO: [HLS 200-111]  Elapsed time: 4.631 seconds; current allocated memory: 375.880 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.verbose.sched.rpt 
Command       syn_report done; 1.802 sec.
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.sched.adb -f 
Command       db_write done; 1.11 sec.
INFO-FLOW: Finish scheduling xts_aes.
Execute       set_default_model xts_aes 
Execute       bind -model xts_aes 
BIND OPTION: model=xts_aes
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.257 sec.
INFO: [HLS 200-111]  Elapsed time: 4.233 seconds; current allocated memory: 393.666 MB.
Execute       syn_report -verbosereport -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.verbose.bind.rpt 
Command       syn_report done; 1.593 sec.
Execute       db_write -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.bind.adb -f 
Command       db_write done; 1.211 sec.
INFO-FLOW: Finish binding xts_aes.
Execute       get_model_list xts_aes -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess aes_expand_key 
Execute       rtl_gen_preprocess aes_sequence_to_matr 
Execute       rtl_gen_preprocess aes_get_round_key5 
Execute       rtl_gen_preprocess aes_add_round_key 
Execute       rtl_gen_preprocess aes_substitute_bytes 
Execute       rtl_gen_preprocess aes_shift_rows 
Execute       rtl_gen_preprocess aes_mix_columns8 
Execute       rtl_gen_preprocess aes_process.1 
Execute       rtl_gen_preprocess aes_process.2 
Execute       rtl_gen_preprocess xts_aes_process_bloc 
Execute       rtl_gen_preprocess xts_aes_process_data 
Execute       rtl_gen_preprocess xts_aes 
INFO-FLOW: Model list for RTL generation: aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_expand_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_expand_key -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'aes_expand_key_expanded_key_V' to 'aes_expand_key_exbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_42_16_1_1' to 'xts_aes_mux_42_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_42_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_expand_key'.
INFO: [HLS 200-111]  Elapsed time: 2.963 seconds; current allocated memory: 395.233 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_expand_key -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_expand_key -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_expand_key -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_expand_key 
Execute       gen_rtl aes_expand_key -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_expand_key 
Execute       syn_report -csynth -model aes_expand_key -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_expand_key_csynth.rpt 
Execute       syn_report -rtlxml -model aes_expand_key -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_expand_key_csynth.xml 
Execute       syn_report -verbosereport -model aes_expand_key -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.verbose.rpt 
Command       syn_report done; 0.113 sec.
Execute       db_write -model aes_expand_key -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.adb 
Command       db_write done; 0.108 sec.
Execute       gen_tb_info aes_expand_key -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_sequence_to_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_sequence_to_matr -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_sequence_to_matr'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 395.945 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_sequence_to_matr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_sequence_to_matr -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_sequence_to_matr -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_sequence_to_matr 
Execute       gen_rtl aes_sequence_to_matr -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_sequence_to_matr 
Execute       syn_report -csynth -model aes_sequence_to_matr -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_sequence_to_matr_csynth.rpt 
Execute       syn_report -rtlxml -model aes_sequence_to_matr -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_sequence_to_matr_csynth.xml 
Execute       syn_report -verbosereport -model aes_sequence_to_matr -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.verbose.rpt 
Execute       db_write -model aes_sequence_to_matr -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.adb 
Execute       gen_tb_info aes_sequence_to_matr -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_get_round_key5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_get_round_key5 -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_get_round_key5'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 396.360 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_get_round_key5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_get_round_key5 -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_get_round_key5 -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_get_round_key5 
Execute       gen_rtl aes_get_round_key5 -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_get_round_key5 
Execute       syn_report -csynth -model aes_get_round_key5 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_get_round_key5_csynth.rpt 
Execute       syn_report -rtlxml -model aes_get_round_key5 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_get_round_key5_csynth.xml 
Execute       syn_report -verbosereport -model aes_get_round_key5 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.verbose.rpt 
Execute       db_write -model aes_get_round_key5 -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.adb 
Execute       gen_tb_info aes_get_round_key5 -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_add_round_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_add_round_key -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_add_round_key'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 396.672 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_add_round_key -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_add_round_key -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_add_round_key -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_add_round_key 
Execute       gen_rtl aes_add_round_key -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_add_round_key 
Execute       syn_report -csynth -model aes_add_round_key -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_add_round_key_csynth.rpt 
Execute       syn_report -rtlxml -model aes_add_round_key -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_add_round_key_csynth.xml 
Execute       syn_report -verbosereport -model aes_add_round_key -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.verbose.rpt 
Execute       db_write -model aes_add_round_key -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.adb 
Execute       gen_tb_info aes_add_round_key -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_substitute_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_substitute_bytes -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_substitute_bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 397.023 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_substitute_bytes -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_substitute_bytes -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_substitute_bytes -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_substitute_bytes 
Execute       gen_rtl aes_substitute_bytes -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_substitute_bytes 
Execute       syn_report -csynth -model aes_substitute_bytes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_substitute_bytes_csynth.rpt 
Execute       syn_report -rtlxml -model aes_substitute_bytes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_substitute_bytes_csynth.xml 
Execute       syn_report -verbosereport -model aes_substitute_bytes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.verbose.rpt 
Execute       db_write -model aes_substitute_bytes -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.adb 
Execute       gen_tb_info aes_substitute_bytes -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_shift_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_shift_rows -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_shift_rows'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 397.718 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_shift_rows -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_shift_rows -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_shift_rows -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_shift_rows 
Execute       gen_rtl aes_shift_rows -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_shift_rows 
Execute       syn_report -csynth -model aes_shift_rows -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_shift_rows_csynth.rpt 
Execute       syn_report -rtlxml -model aes_shift_rows -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_shift_rows_csynth.xml 
Execute       syn_report -verbosereport -model aes_shift_rows -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.verbose.rpt 
Execute       db_write -model aes_shift_rows -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.adb 
Execute       gen_tb_info aes_shift_rows -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_mix_columns8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_mix_columns8 -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'xts_aes_mux_32_8_1_1' to 'xts_aes_mux_32_8_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xts_aes_mux_32_8_dEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_mix_columns8'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 399.043 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_mix_columns8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_mix_columns8 -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_mix_columns8 -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_mix_columns8 
Execute       gen_rtl aes_mix_columns8 -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_mix_columns8 
Execute       syn_report -csynth -model aes_mix_columns8 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_mix_columns8_csynth.rpt 
Execute       syn_report -rtlxml -model aes_mix_columns8 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_mix_columns8_csynth.xml 
Execute       syn_report -verbosereport -model aes_mix_columns8 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.verbose.rpt 
Execute       db_write -model aes_mix_columns8 -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.adb 
Execute       gen_tb_info aes_mix_columns8 -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_process.1 -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'aes_process_1_state_matrix_V' to 'aes_process_1_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_1_round_key_V' to 'aes_process_1_roufYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_1'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 400.319 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_process.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_process_1 -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_process.1 -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_process_1 
Execute       gen_rtl aes_process.1 -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_process_1 
Execute       syn_report -csynth -model aes_process.1 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_process_1_csynth.rpt 
Execute       syn_report -rtlxml -model aes_process.1 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_process_1_csynth.xml 
Execute       syn_report -verbosereport -model aes_process.1 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.verbose.rpt 
Execute       db_write -model aes_process.1 -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.adb 
Execute       gen_tb_info aes_process.1 -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_process_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model aes_process.2 -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'aes_process_2_state_matrix_V' to 'aes_process_2_stag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aes_process_2_round_key_V' to 'aes_process_2_rouhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_process_2'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 401.522 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_process.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/aes_process_2 -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl aes_process.2 -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/aes_process_2 
Execute       gen_rtl aes_process.2 -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/aes_process_2 
Execute       syn_report -csynth -model aes_process.2 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_process_2_csynth.rpt 
Execute       syn_report -rtlxml -model aes_process.2 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/aes_process_2_csynth.xml 
Execute       syn_report -verbosereport -model aes_process.2 -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.verbose.rpt 
Command       syn_report done; 0.105 sec.
Execute       db_write -model aes_process.2 -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.adb 
Execute       gen_tb_info aes_process.2 -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xts_aes_process_bloc -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 402.150 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl xts_aes_process_bloc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/xts_aes_process_bloc -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl xts_aes_process_bloc -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/xts_aes_process_bloc 
Execute       gen_rtl xts_aes_process_bloc -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/xts_aes_process_bloc 
Execute       syn_report -csynth -model xts_aes_process_bloc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/xts_aes_process_bloc_csynth.rpt 
Execute       syn_report -rtlxml -model xts_aes_process_bloc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/xts_aes_process_bloc_csynth.xml 
Execute       syn_report -verbosereport -model xts_aes_process_bloc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.verbose.rpt 
Command       syn_report done; 0.101 sec.
Execute       db_write -model xts_aes_process_bloc -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.adb 
Execute       gen_tb_info xts_aes_process_bloc -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes_process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xts_aes_process_data -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes_process_data'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 402.965 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl xts_aes_process_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/xts_aes_process_data -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Execute       gen_rtl xts_aes_process_data -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/xts_aes_process_data 
Execute       gen_rtl xts_aes_process_data -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/xts_aes_process_data 
Execute       syn_report -csynth -model xts_aes_process_data -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/xts_aes_process_data_csynth.rpt 
Execute       syn_report -rtlxml -model xts_aes_process_data -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/xts_aes_process_data_csynth.xml 
Execute       syn_report -verbosereport -model xts_aes_process_data -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.verbose.rpt 
Command       syn_report done; 0.106 sec.
Execute       db_write -model xts_aes_process_data -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.adb 
Execute       gen_tb_info xts_aes_process_data -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xts_aes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xts_aes -vendor xilinx -mg_file C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/key_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/tweak_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/mode_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/text_len_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'xts_aes/data_ret_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'xts_aes' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'key_V', 'tweak_V', 'text_V', 'mode_V', 'text_len_V' and 'data_ret_V' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'xts_aes_multiplication_table' to 'xts_aes_multiplicibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key_V' to 'xts_aes_aes_expanjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_aes_expanded_key2_V' to 'xts_aes_aes_expankbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xts_aes_processed_data' to 'xts_aes_processedlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xts_aes'.
Command       create_rtl_model done; 5.844 sec.
INFO: [HLS 200-111]  Elapsed time: 6.188 seconds; current allocated memory: 440.471 MB.
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       gen_rtl xts_aes -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/systemc/xts_aes -synmodules aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes 
Command       gen_rtl done; 0.118 sec.
Execute       gen_rtl xts_aes -istop -style xilinx -f -lang vhdl -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/vhdl/xts_aes 
Command       gen_rtl done; 0.118 sec.
Execute       gen_rtl xts_aes -istop -style xilinx -f -lang vlog -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/verilog/xts_aes 
Execute       syn_report -csynth -model xts_aes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/xts_aes_csynth.rpt 
Execute       syn_report -rtlxml -model xts_aes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/syn/report/xts_aes_csynth.xml 
Execute       syn_report -verbosereport -model xts_aes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.verbose.rpt 
Command       syn_report done; 1.694 sec.
Execute       db_write -model xts_aes -f -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.adb 
Command       db_write done; 1.266 sec.
Execute       gen_tb_info xts_aes -p C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes 
Execute       export_constraint_db -f -tool general -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.constraint.tcl 
Execute       syn_report -designview -model xts_aes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.design.xml 
Command       syn_report done; 0.142 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model xts_aes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model xts_aes -o C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks xts_aes 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain xts_aes 
INFO-FLOW: Model list for RTL component generation: aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process.1 aes_process.2 xts_aes_process_bloc xts_aes_process_data xts_aes
INFO-FLOW: Handling components in module [aes_expand_key] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
INFO-FLOW: Found component xts_aes_mux_42_16cud.
INFO-FLOW: Append model xts_aes_mux_42_16cud
INFO-FLOW: Found component aes_expand_key_rcon.
INFO-FLOW: Append model aes_expand_key_rcon
INFO-FLOW: Found component aes_expand_key_exbkb.
INFO-FLOW: Append model aes_expand_key_exbkb
INFO-FLOW: Handling components in module [aes_sequence_to_matr] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
INFO-FLOW: Handling components in module [aes_get_round_key5] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
INFO-FLOW: Handling components in module [aes_add_round_key] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
INFO-FLOW: Handling components in module [aes_substitute_bytes] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
INFO-FLOW: Handling components in module [aes_shift_rows] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
INFO-FLOW: Handling components in module [aes_mix_columns8] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
INFO-FLOW: Found component xts_aes_mux_32_8_dEe.
INFO-FLOW: Append model xts_aes_mux_32_8_dEe
INFO-FLOW: Handling components in module [aes_process_1] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
INFO-FLOW: Found component aes_process_1_staeOg.
INFO-FLOW: Append model aes_process_1_staeOg
INFO-FLOW: Handling components in module [aes_process_2] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
INFO-FLOW: Handling components in module [xts_aes_process_bloc] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
INFO-FLOW: Handling components in module [xts_aes_process_data] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
INFO-FLOW: Handling components in module [xts_aes] ... 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
INFO-FLOW: Found component xts_aes_multiplicibs.
INFO-FLOW: Append model xts_aes_multiplicibs
INFO-FLOW: Found component xts_aes_s_boxes_V.
INFO-FLOW: Append model xts_aes_s_boxes_V
INFO-FLOW: Found component xts_aes_aes_expanjbC.
INFO-FLOW: Append model xts_aes_aes_expanjbC
INFO-FLOW: Found component xts_aes_aes_tweak_V.
INFO-FLOW: Append model xts_aes_aes_tweak_V
INFO-FLOW: Found component xts_aes_processedlbW.
INFO-FLOW: Append model xts_aes_processedlbW
INFO-FLOW: Found component xts_aes_ctrl_s_axi.
INFO-FLOW: Append model xts_aes_ctrl_s_axi
INFO-FLOW: Found component xts_aes_data0_m_axi.
INFO-FLOW: Append model xts_aes_data0_m_axi
INFO-FLOW: Found component xts_aes_data1_m_axi.
INFO-FLOW: Append model xts_aes_data1_m_axi
INFO-FLOW: Found component xts_aes_data2_m_axi.
INFO-FLOW: Append model xts_aes_data2_m_axi
INFO-FLOW: Found component xts_aes_data3_m_axi.
INFO-FLOW: Append model xts_aes_data3_m_axi
INFO-FLOW: Append model aes_expand_key
INFO-FLOW: Append model aes_sequence_to_matr
INFO-FLOW: Append model aes_get_round_key5
INFO-FLOW: Append model aes_add_round_key
INFO-FLOW: Append model aes_substitute_bytes
INFO-FLOW: Append model aes_shift_rows
INFO-FLOW: Append model aes_mix_columns8
INFO-FLOW: Append model aes_process_1
INFO-FLOW: Append model aes_process_2
INFO-FLOW: Append model xts_aes_process_bloc
INFO-FLOW: Append model xts_aes_process_data
INFO-FLOW: Append model xts_aes
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: xts_aes_mux_42_16cud aes_expand_key_rcon aes_expand_key_exbkb xts_aes_mux_32_8_dEe aes_process_1_staeOg xts_aes_multiplicibs xts_aes_s_boxes_V xts_aes_aes_expanjbC xts_aes_aes_tweak_V xts_aes_processedlbW xts_aes_ctrl_s_axi xts_aes_data0_m_axi xts_aes_data1_m_axi xts_aes_data2_m_axi xts_aes_data3_m_axi aes_expand_key aes_sequence_to_matr aes_get_round_key5 aes_add_round_key aes_substitute_bytes aes_shift_rows aes_mix_columns8 aes_process_1 aes_process_2 xts_aes_process_bloc xts_aes_process_data xts_aes
INFO-FLOW: To file: write model xts_aes_mux_42_16cud
INFO-FLOW: To file: write model aes_expand_key_rcon
INFO-FLOW: To file: write model aes_expand_key_exbkb
INFO-FLOW: To file: write model xts_aes_mux_32_8_dEe
INFO-FLOW: To file: write model aes_process_1_staeOg
INFO-FLOW: To file: write model xts_aes_multiplicibs
INFO-FLOW: To file: write model xts_aes_s_boxes_V
INFO-FLOW: To file: write model xts_aes_aes_expanjbC
INFO-FLOW: To file: write model xts_aes_aes_tweak_V
INFO-FLOW: To file: write model xts_aes_processedlbW
INFO-FLOW: To file: write model xts_aes_ctrl_s_axi
INFO-FLOW: To file: write model xts_aes_data0_m_axi
INFO-FLOW: To file: write model xts_aes_data1_m_axi
INFO-FLOW: To file: write model xts_aes_data2_m_axi
INFO-FLOW: To file: write model xts_aes_data3_m_axi
INFO-FLOW: To file: write model aes_expand_key
INFO-FLOW: To file: write model aes_sequence_to_matr
INFO-FLOW: To file: write model aes_get_round_key5
INFO-FLOW: To file: write model aes_add_round_key
INFO-FLOW: To file: write model aes_substitute_bytes
INFO-FLOW: To file: write model aes_shift_rows
INFO-FLOW: To file: write model aes_mix_columns8
INFO-FLOW: To file: write model aes_process_1
INFO-FLOW: To file: write model aes_process_2
INFO-FLOW: To file: write model xts_aes_process_bloc
INFO-FLOW: To file: write model xts_aes_process_data
INFO-FLOW: To file: write model xts_aes
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'aes_expand_key_rcon_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'aes_expand_key_exbkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aes_process_1_staeOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'xts_aes_multiplicibs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'xts_aes_s_boxes_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_expanjbC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'xts_aes_aes_tweak_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'xts_aes_processedlbW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.276 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.104 sec.
Command       ap_source done; 0.104 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=xts_aes xml_exists=0
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.constraint.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=27 #gSsdmPorts=0
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.dataonly.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.dataonly.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.dataonly.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.constraint.tcl 
Execute       sc_get_clocks xts_aes 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.tbgen.tcl 
Execute       source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:40 . Memory (MB): peak = 1110.289 ; gain = 1018.801
INFO: [VHDL 208-304] Generating VHDL RTL for xts_aes.
INFO: [VLOG 209-307] Generating Verilog RTL for xts_aes.
Command     autosyn done; 35.991 sec.
Command   csynth_design done; 98.827 sec.
Command ap_source done; 99.863 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1 opened at Sat Dec 18 12:12:00 -0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.626 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.729 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.905 sec.
Execute   cosim_design 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     is_encrypted C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/aesxts_test.cpp 
Execute     is_encrypted C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/main.cpp 
Execute     is_encrypted C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/main.h 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/aesxts_test.cpp C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.189 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.039 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/main.cpp C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.089 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.124 sec.
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.129 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 24.467 sec.
Command ap_source done; error code: 1; 25.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1 opened at Sat Dec 18 12:12:38 -0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.586 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.81 sec.
Execute   cosim_design 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     is_encrypted C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/aesxts_test.cpp 
Execute     is_encrypted C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/main.cpp 
Execute     is_encrypted C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/main.h 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/aesxts_test.cpp C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.093 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/aesxts_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.975 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/main.cpp C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.061 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 2.088 sec.
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 45.976 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.861 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 95.97 sec.
Command ap_source done; 96.786 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1 opened at Sat Dec 18 12:14:25 -0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.103 sec.
Command     ap_source done; 0.103 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.646 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.755 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.916 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=xts_aes xml_exists=1
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_expand_key.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_sequence_to_matr.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_get_round_key5.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_add_round_key.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_substitute_bytes.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_shift_rows.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_mix_columns8.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_1.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/aes_process_2.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_bloc.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes_process_data.compgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.constraint.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.dataonly.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.compgen.dataonly.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=xts_aes
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=xts_aes
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.rtl_wrap.cfg.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.constraint.tcl 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/xts_aes.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/impl/ip/pack.bat
Command   export_design done; 10.842 sec.
Command ap_source done; 11.772 sec.
Execute cleanup_all 
