

================================================================
== Synthesis Summary Report of 'udp_top'
================================================================
+ General Information: 
    * Date:           Sat Mar 18 14:40:37 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        udp_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |                    Modules                    |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |             |            |     |
    |                    & Loops                    |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|      FF     |     LUT    | URAM|
    +-----------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |+ udp_top*                                     |  Timing|  -0.35|        7|  22.400|         -|        1|     -|  dataflow|     -|   -|  21108 (~0%)|  8394 (~0%)|    -|
    | + entry_proc                                  |       -|   1.17|        0|   0.000|         -|        0|     -|        no|     -|   -|      2 (~0%)|    20 (~0%)|    -|
    | + convert_axis_to_net_axis_512_s              |       -|   1.17|        1|   3.200|         -|        1|     -|       yes|     -|   -|    581 (~0%)|    37 (~0%)|    -|
    | + process_udp_512_s                           |       -|   0.49|        3|   9.600|         -|        1|     -|       yes|     -|   -|   1387 (~0%)|   826 (~0%)|    -|
    | + convert_axis_to_net_axis_512_1              |       -|   1.17|        1|   3.200|         -|        1|     -|       yes|     -|   -|    581 (~0%)|    37 (~0%)|    -|
    | + convert_net_axis_to_axis_512_s              |       -|   1.17|        2|   6.400|         -|        1|     -|       yes|     -|   -|    583 (~0%)|    43 (~0%)|    -|
    | + convert_net_axis_to_axis_512_1              |       -|   1.17|        2|   6.400|         -|        1|     -|       yes|     -|   -|    583 (~0%)|    43 (~0%)|    -|
    | + split_tx_meta                               |       -|   0.38|        2|   6.400|         -|        1|     -|       yes|     -|   -|     86 (~0%)|    77 (~0%)|    -|
    | + merge_rx_meta                               |       -|   1.05|        2|   6.400|         -|        1|     -|       yes|     -|   -|     90 (~0%)|    60 (~0%)|    -|
    | + udp_lshiftWordByOctet_512_1_s               |       -|   0.08|        1|   3.200|         -|        1|     -|       yes|     -|   -|   1161 (~0%)|   590 (~0%)|    -|
    | + udp_rshiftWordByOctet_net_axis_512_512_2_s  |  Timing|  -0.35|        1|   3.200|         -|        1|     -|       yes|     -|   -|   1233 (~0%)|   115 (~0%)|    -|
    | + generate_udp_512_s                          |       -|   0.47|        1|   3.200|         -|        1|     -|       yes|     -|   -|   2202 (~0%)|   195 (~0%)|    -|
    +-----------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+----------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface      | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+----------------+---------------+-------+-------+-------+--------+-------+--------+
| m_axis_rx_data | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| m_axis_rx_meta | both          | 176   |       |       | 1      |       | 1      |
| m_axis_tx_data | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| m_axis_tx_meta | both          | 48    |       |       | 1      |       | 1      |
| s_axis_rx_data | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| s_axis_rx_meta | both          | 48    |       |       | 1      |       | 1      |
| s_axis_tx_data | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| s_axis_tx_meta | both          | 176   |       |       | 1      |       | 1      |
+----------------+---------------+-------+-------+-------+--------+-------+--------+

* REGISTER
+-----------------+---------+----------+
| Interface       | Mode    | Bitwidth |
+-----------------+---------+----------+
| reg_ip_address  | ap_none | 128      |
| reg_listen_port | ap_none | 16       |
+-----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+----------------------------------------------+
| Argument        | Direction | Datatype                                     |
+-----------------+-----------+----------------------------------------------+
| s_axis_rx_meta  | in        | stream<ipv4Meta, 0>&                         |
| s_axis_rx_data  | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| m_axis_rx_meta  | out       | stream<ipUdpMeta, 0>&                        |
| m_axis_rx_data  | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| s_axis_tx_meta  | in        | stream<ipUdpMeta, 0>&                        |
| s_axis_tx_data  | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| m_axis_tx_meta  | out       | stream<ipv4Meta, 0>&                         |
| m_axis_tx_data  | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>& |
| reg_ip_address  | in        | ap_uint<128>                                 |
| reg_listen_port | in        | ap_uint<16>                                  |
+-----------------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+
| Argument        | HW Interface    | HW Type   |
+-----------------+-----------------+-----------+
| s_axis_rx_meta  | s_axis_rx_meta  | interface |
| s_axis_rx_data  | s_axis_rx_data  | interface |
| m_axis_rx_meta  | m_axis_rx_meta  | interface |
| m_axis_rx_data  | m_axis_rx_data  | interface |
| s_axis_tx_meta  | s_axis_tx_meta  | interface |
| s_axis_tx_data  | s_axis_tx_data  | interface |
| m_axis_tx_meta  | m_axis_tx_meta  | interface |
| m_axis_tx_data  | m_axis_tx_data  | interface |
| reg_ip_address  | reg_ip_address  | port      |
| reg_listen_port | reg_listen_port | port      |
+-----------------+-----------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + udp_top              | 0   |        |            |     |        |         |
|  + process_udp_512_s   | 0   |        |            |     |        |         |
|    add_ln67_fu_204_p2  | -   |        | add_ln67   | add | fabric | 0       |
|  + split_tx_meta       | 0   |        |            |     |        |         |
|    tempLen_V_fu_112_p2 | -   |        | tempLen_V  | add | fabric | 0       |
|  + generate_udp_512_s  | 0   |        |            |     |        |         |
|    grp_fu_165_p2       | -   |        | add_ln85_1 | add | fabric | 0       |
|    grp_fu_165_p2       | -   |        | add_ln85   | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| + udp_top             | 0    | 0    |        |                   |         |      |         |
|   reg_listen_port_c_U | -    | -    |        | reg_listen_port_c | fifo    | srl  | 0       |
+-----------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
| Type      | Options                                  | Location                                                                                                                                 |
+-----------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:76 in convert_net_axis_to_axis         |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:96 in convert_axis_to_net_axis         |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:115 in convert_routed_net_axis_to_axis |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:137 in reverse                         |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:149 in reverse_bits                    |
| inline    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:318 in increasestreamwidth             |
| inline    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:348 in reducestreamwidth               |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:411 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:412 in convertstreamwidth              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:423 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:424 in convertstreamwidth              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:432 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:433 in convertstreamwidth              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:441 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:442 in convertstreamwidth              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:450 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:451 in convertstreamwidth              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:459 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:460 in convertstreamwidth              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:468 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:469 in convertstreamwidth              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:493 in rshiftwordbyoctet               |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:494 in rshiftwordbyoctet               |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:568 in lshiftwordbyoctet               |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:569 in lshiftwordbyoctet               |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:637 in stream_merger                   |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:638 in stream_merger                   |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:656 in stream_merger                   |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:657 in stream_merger                   |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:718 in fair_merger                     |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:719 in fair_merger                     |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:752 in fair_pkg_merger                 |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:753 in fair_pkg_merger                 |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:834 in stream_pkg_merger               |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:835 in stream_pkg_merger               |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:913 in stream_pkg_splitter             |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:914 in stream_pkg_splitter             |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:978 in pass_valid_pkg                  |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:979 in pass_valid_pkg                  |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1040 in toe_duplicate_stream           |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1041 in toe_duplicate_stream           |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1056 in ip_handler_duplicate_stream    |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1057 in ip_handler_duplicate_stream    |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1095 in udp_lshiftwordbyoctet          |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1096 in udp_lshiftwordbyoctet          |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1166 in mac_lshiftwordbyoctet          |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1167 in mac_lshiftwordbyoctet          |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1237 in ipv4_lshiftwordbyoctet         |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1238 in ipv4_lshiftwordbyoctet         |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1308 in ip_handler_rshiftwordbyoctet   |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1309 in ip_handler_rshiftwordbyoctet   |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1383 in udp_rshiftwordbyoctet          |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../axi_utils.hpp:1384 in udp_rshiftwordbyoctet          |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:58 in drop_optional_ip_header          |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:59 in drop_optional_ip_header          |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:200 in ipv4_drop_optional_ip_header    |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:201 in ipv4_drop_optional_ip_header    |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:372 in toe_check_ipv4_checksum         |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:373 in toe_check_ipv4_checksum         |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:383 in toe_check_ipv4_checksum         |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:393 in toe_check_ipv4_checksum         |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:403 in toe_check_ipv4_checksum         |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:429 in ip_handler_check_ipv4_checksum  |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:430 in ip_handler_check_ipv4_checksum  |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:440 in ip_handler_check_ipv4_checksum  |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:450 in ip_handler_check_ipv4_checksum  |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:460 in ip_handler_check_ipv4_checksum  |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:484 in finalize_ipv4_checksum          |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:485 in finalize_ipv4_checksum          |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:495 in finalize_ipv4_checksum          |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:505 in finalize_ipv4_checksum          |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:515 in finalize_ipv4_checksum          |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:540 in mac_finalize_ipv4_checksum      |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:541 in mac_finalize_ipv4_checksum      |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:551 in mac_finalize_ipv4_checksum      |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:561 in mac_finalize_ipv4_checksum      |
| unroll    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../ipv4/ipv4.hpp:571 in mac_finalize_ipv4_checksum      |
| inline    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/../packet.hpp:159 in clear                              |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:36 in process_udp                               |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:37 in process_udp                               |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:86 in generate_udp                              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:87 in generate_udp                              |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:163 in split_tx_meta                            |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:164 in split_tx_meta                            |
| pipeline  | II=1                                     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:181 in merge_rx_meta                            |
| inline    | off                                      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:182 in merge_rx_meta                            |
| inline    |                                          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:211 in udp                                      |
| stream    | depth=2 variable=rx_udp2shiftFifo        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:220 in udp, rx_udp2shiftFifo                    |
| stream    | depth=2 variable=rx_udpMetaFifo          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:221 in udp, rx_udpMetaFifo                      |
| aggregate | variable=rx_udpMetaFifo compact=bit      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:222 in udp, rx_udpMetaFifo                      |
| stream    | depth=2 variable=tx_shift2udpFifo        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:235 in udp, tx_shift2udpFifo                    |
| stream    | depth=2 variable=tx_udp2shiftFifo        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:236 in udp, tx_udp2shiftFifo                    |
| stream    | depth=2 variable=tx_udpMetaFifo          | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:237 in udp, tx_udpMetaFifo                      |
| dataflow  | disable_start_propagation                | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:258 in udp_top                                  |
| interface | ap_ctrl_none port=return                 | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:259 in udp_top, return                          |
| interface | axis register port=s_axis_rx_meta        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:261 in udp_top, s_axis_rx_meta                  |
| interface | axis register port=s_axis_rx_data        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:262 in udp_top, s_axis_rx_data                  |
| interface | axis register port=m_axis_rx_meta        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:263 in udp_top, m_axis_rx_meta                  |
| interface | axis register port=m_axis_rx_data        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:264 in udp_top, m_axis_rx_data                  |
| interface | axis register port=s_axis_tx_meta        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:265 in udp_top, s_axis_tx_meta                  |
| interface | axis register port=s_axis_tx_data        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:266 in udp_top, s_axis_tx_data                  |
| interface | axis register port=m_axis_tx_meta        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:267 in udp_top, m_axis_tx_meta                  |
| interface | axis register port=m_axis_tx_data        | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:268 in udp_top, m_axis_tx_data                  |
| aggregate | variable=s_axis_rx_meta compact=bit      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:269 in udp_top, s_axis_rx_meta                  |
| aggregate | variable=m_axis_rx_meta compact=bit      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:270 in udp_top, m_axis_rx_meta                  |
| aggregate | variable=s_axis_tx_meta compact=bit      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:271 in udp_top, s_axis_tx_meta                  |
| aggregate | variable=m_axis_tx_meta compact=bit      | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:272 in udp_top, m_axis_tx_meta                  |
| interface | ap_none register port=reg_ip_address     | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:273 in udp_top, reg_ip_address                  |
| interface | ap_none register port=reg_listen_port    | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:274 in udp_top, reg_listen_port                 |
| stream    | depth=2 variable=s_axis_rx_data_internal | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:277 in udp_top, s_axis_rx_data_internal         |
| stream    | depth=2 variable=s_axis_tx_data_internal | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:279 in udp_top, s_axis_tx_data_internal         |
| stream    | depth=2 variable=m_axis_rx_data_internal | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:281 in udp_top, m_axis_rx_data_internal         |
| stream    | depth=2 variable=m_axis_tx_data_internal | /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/udp/udp.cpp:283 in udp_top, m_axis_tx_data_internal         |
+-----------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


