.include "macros.inc"

.section .text

.org 0x800A1C1C

.global ldexp
ldexp:
/* 800A1C1C 0009EB7C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A1C20 0009EB80  7C 08 02 A6 */	mflr r0
/* 800A1C24 0009EB84  D8 21 00 10 */	stfd f1, 0x10(r1)
/* 800A1C28 0009EB88  80 A1 00 10 */	lwz r5, 0x10(r1)
/* 800A1C2C 0009EB8C  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A1C30 0009EB90  3C 00 7F F0 */	lis r0, 0x7ff0
/* 800A1C34 0009EB94  54 A4 00 56 */	rlwinm r4, r5, 0, 1, 0xb
/* 800A1C38 0009EB98  7C 04 00 00 */	cmpw r4, r0
/* 800A1C3C 0009EB9C  D8 21 00 08 */	stfd f1, 8(r1)
/* 800A1C40 0009EBA0  41 82 00 14 */	beq lbl_800A1C54
/* 800A1C44 0009EBA4  40 80 00 58 */	bge lbl_800A1C9C
/* 800A1C48 0009EBA8  2C 04 00 00 */	cmpwi r4, 0
/* 800A1C4C 0009EBAC  41 82 00 2C */	beq lbl_800A1C78
/* 800A1C50 0009EBB0  48 00 00 4C */	b lbl_800A1C9C
lbl_800A1C54:
/* 800A1C54 0009EBB4  54 A0 03 3F */	clrlwi. r0, r5, 0xc
/* 800A1C58 0009EBB8  40 82 00 10 */	bne lbl_800A1C68
/* 800A1C5C 0009EBBC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A1C60 0009EBC0  2C 00 00 00 */	cmpwi r0, 0
/* 800A1C64 0009EBC4  41 82 00 0C */	beq lbl_800A1C70
lbl_800A1C68:
/* 800A1C68 0009EBC8  38 00 00 01 */	li r0, 1
/* 800A1C6C 0009EBCC  48 00 00 34 */	b lbl_800A1CA0
lbl_800A1C70:
/* 800A1C70 0009EBD0  38 00 00 02 */	li r0, 2
/* 800A1C74 0009EBD4  48 00 00 2C */	b lbl_800A1CA0
lbl_800A1C78:
/* 800A1C78 0009EBD8  54 A0 03 3F */	clrlwi. r0, r5, 0xc
/* 800A1C7C 0009EBDC  40 82 00 10 */	bne lbl_800A1C8C
/* 800A1C80 0009EBE0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800A1C84 0009EBE4  2C 00 00 00 */	cmpwi r0, 0
/* 800A1C88 0009EBE8  41 82 00 0C */	beq lbl_800A1C94
lbl_800A1C8C:
/* 800A1C8C 0009EBEC  38 00 00 05 */	li r0, 5
/* 800A1C90 0009EBF0  48 00 00 10 */	b lbl_800A1CA0
lbl_800A1C94:
/* 800A1C94 0009EBF4  38 00 00 03 */	li r0, 3
/* 800A1C98 0009EBF8  48 00 00 08 */	b lbl_800A1CA0
lbl_800A1C9C:
/* 800A1C9C 0009EBFC  38 00 00 04 */	li r0, 4
lbl_800A1CA0:
/* 800A1CA0 0009EC00  2C 00 00 02 */	cmpwi r0, 2
/* 800A1CA4 0009EC04  40 81 01 2C */	ble lbl_800A1DD0
/* 800A1CA8 0009EC08  C8 02 8B 00 */	lfd f0, @102-_SDA2_BASE_(r2)
/* 800A1CAC 0009EC0C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800A1CB0 0009EC10  40 82 00 08 */	bne lbl_800A1CB8
/* 800A1CB4 0009EC14  48 00 01 1C */	b lbl_800A1DD0
lbl_800A1CB8:
/* 800A1CB8 0009EC18  80 A1 00 08 */	lwz r5, 8(r1)
/* 800A1CBC 0009EC1C  80 C1 00 0C */	lwz r6, 0xc(r1)
/* 800A1CC0 0009EC20  54 A4 65 7F */	rlwinm. r4, r5, 0xc, 0x15, 0x1f
/* 800A1CC4 0009EC24  40 82 00 4C */	bne lbl_800A1D10
/* 800A1CC8 0009EC28  54 A0 00 7E */	clrlwi r0, r5, 1
/* 800A1CCC 0009EC2C  7C C0 03 79 */	or. r0, r6, r0
/* 800A1CD0 0009EC30  40 82 00 08 */	bne lbl_800A1CD8
/* 800A1CD4 0009EC34  48 00 00 FC */	b lbl_800A1DD0
lbl_800A1CD8:
/* 800A1CD8 0009EC38  C8 21 00 08 */	lfd f1, 8(r1)
/* 800A1CDC 0009EC3C  3C 80 FF FF */	lis r4, 0xFFFF3CB0@ha
/* 800A1CE0 0009EC40  C8 02 8B 08 */	lfd f0, @103-_SDA2_BASE_(r2)
/* 800A1CE4 0009EC44  38 04 3C B0 */	addi r0, r4, 0xFFFF3CB0@l
/* 800A1CE8 0009EC48  7C 03 00 00 */	cmpw r3, r0
/* 800A1CEC 0009EC4C  FC 21 00 32 */	fmul f1, f1, f0
/* 800A1CF0 0009EC50  D8 21 00 08 */	stfd f1, 8(r1)
/* 800A1CF4 0009EC54  80 A1 00 08 */	lwz r5, 8(r1)
/* 800A1CF8 0009EC58  54 A4 65 7E */	rlwinm r4, r5, 0xc, 0x15, 0x1f
/* 800A1CFC 0009EC5C  38 84 FF CA */	addi r4, r4, -54
/* 800A1D00 0009EC60  40 80 00 10 */	bge lbl_800A1D10
/* 800A1D04 0009EC64  C8 02 8B 10 */	lfd f0, @104-_SDA2_BASE_(r2)
/* 800A1D08 0009EC68  FC 20 00 72 */	fmul f1, f0, f1
/* 800A1D0C 0009EC6C  48 00 00 C4 */	b lbl_800A1DD0
lbl_800A1D10:
/* 800A1D10 0009EC70  2C 04 07 FF */	cmpwi r4, 0x7ff
/* 800A1D14 0009EC74  40 82 00 10 */	bne lbl_800A1D24
/* 800A1D18 0009EC78  C8 01 00 08 */	lfd f0, 8(r1)
/* 800A1D1C 0009EC7C  FC 20 00 2A */	fadd f1, f0, f0
/* 800A1D20 0009EC80  48 00 00 B0 */	b lbl_800A1DD0
lbl_800A1D24:
/* 800A1D24 0009EC84  7C 84 1A 14 */	add r4, r4, r3
/* 800A1D28 0009EC88  2C 04 07 FE */	cmpwi r4, 0x7fe
/* 800A1D2C 0009EC8C  40 81 00 1C */	ble lbl_800A1D48
/* 800A1D30 0009EC90  C8 22 8B 18 */	lfd f1, @105-_SDA2_BASE_(r2)
/* 800A1D34 0009EC94  C8 41 00 08 */	lfd f2, 8(r1)
/* 800A1D38 0009EC98  4B FF FC 15 */	bl copysign
/* 800A1D3C 0009EC9C  C8 02 8B 18 */	lfd f0, @105-_SDA2_BASE_(r2)
/* 800A1D40 0009ECA0  FC 20 00 72 */	fmul f1, f0, f1
/* 800A1D44 0009ECA4  48 00 00 8C */	b lbl_800A1DD0
lbl_800A1D48:
/* 800A1D48 0009ECA8  2C 04 00 00 */	cmpwi r4, 0
/* 800A1D4C 0009ECAC  40 81 00 1C */	ble lbl_800A1D68
/* 800A1D50 0009ECB0  54 A3 03 00 */	rlwinm r3, r5, 0, 0xc, 0
/* 800A1D54 0009ECB4  54 80 A0 16 */	slwi r0, r4, 0x14
/* 800A1D58 0009ECB8  7C 60 03 78 */	or r0, r3, r0
/* 800A1D5C 0009ECBC  90 01 00 08 */	stw r0, 8(r1)
/* 800A1D60 0009ECC0  C8 21 00 08 */	lfd f1, 8(r1)
/* 800A1D64 0009ECC4  48 00 00 6C */	b lbl_800A1DD0
lbl_800A1D68:
/* 800A1D68 0009ECC8  2C 04 FF CA */	cmpwi r4, -54
/* 800A1D6C 0009ECCC  41 81 00 44 */	bgt lbl_800A1DB0
/* 800A1D70 0009ECD0  3C 80 00 01 */	lis r4, 0x0000C350@ha
/* 800A1D74 0009ECD4  38 04 C3 50 */	addi r0, r4, 0x0000C350@l
/* 800A1D78 0009ECD8  7C 03 00 00 */	cmpw r3, r0
/* 800A1D7C 0009ECDC  40 81 00 1C */	ble lbl_800A1D98
/* 800A1D80 0009ECE0  C8 22 8B 18 */	lfd f1, @105-_SDA2_BASE_(r2)
/* 800A1D84 0009ECE4  C8 41 00 08 */	lfd f2, 8(r1)
/* 800A1D88 0009ECE8  4B FF FB C5 */	bl copysign
/* 800A1D8C 0009ECEC  C8 02 8B 18 */	lfd f0, @105-_SDA2_BASE_(r2)
/* 800A1D90 0009ECF0  FC 20 00 72 */	fmul f1, f0, f1
/* 800A1D94 0009ECF4  48 00 00 3C */	b lbl_800A1DD0
lbl_800A1D98:
/* 800A1D98 0009ECF8  C8 22 8B 10 */	lfd f1, @104-_SDA2_BASE_(r2)
/* 800A1D9C 0009ECFC  C8 41 00 08 */	lfd f2, 8(r1)
/* 800A1DA0 0009ED00  4B FF FB AD */	bl copysign
/* 800A1DA4 0009ED04  C8 02 8B 10 */	lfd f0, @104-_SDA2_BASE_(r2)
/* 800A1DA8 0009ED08  FC 20 00 72 */	fmul f1, f0, f1
/* 800A1DAC 0009ED0C  48 00 00 24 */	b lbl_800A1DD0
lbl_800A1DB0:
/* 800A1DB0 0009ED10  38 04 00 36 */	addi r0, r4, 0x36
/* 800A1DB4 0009ED14  54 A3 03 00 */	rlwinm r3, r5, 0, 0xc, 0
/* 800A1DB8 0009ED18  54 00 A0 16 */	slwi r0, r0, 0x14
/* 800A1DBC 0009ED1C  C8 22 8B 20 */	lfd f1, @106-_SDA2_BASE_(r2)
/* 800A1DC0 0009ED20  7C 60 03 78 */	or r0, r3, r0
/* 800A1DC4 0009ED24  90 01 00 08 */	stw r0, 8(r1)
/* 800A1DC8 0009ED28  C8 01 00 08 */	lfd f0, 8(r1)
/* 800A1DCC 0009ED2C  FC 21 00 32 */	fmul f1, f1, f0
lbl_800A1DD0:
/* 800A1DD0 0009ED30  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A1DD4 0009ED34  7C 08 03 A6 */	mtlr r0
/* 800A1DD8 0009ED38  38 21 00 20 */	addi r1, r1, 0x20
/* 800A1DDC 0009ED3C  4E 80 00 20 */	blr 
