<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Access Controls</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part77.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part79.htm">Next &gt;</a></p><p class="s17" style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark151">&zwnj;</a>Access Controls<a name="bookmark157">&zwnj;</a></p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">This page in the IP Configuration GUI allows enabling or disabling access to different endpoints per 2D NoC row. For the Speedster7t AC7t1500 FPGA, there are access controls for all eight rows. This is where access to the entire GDDR6, DDR4, FCU, CSR spaces, plus PCIe 0, PCIe 1, or the entire NAP space can be turned on or off for transactions traveling east or west along that row of the 2D NoC. In other words, for any NAP on that row, the NAP can only access the spaces that are checked for that row.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 36pt;text-indent: -13pt;text-align: left;"><span class="s18">1. </span>After all configurations for the I/O Designer Toolkit are complete, click <b>Generate </b>to create all of the necessary output files for the I/O ring portion of the Speedster7t FPGA.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 38pt;text-indent: 0pt;text-align: left;"><span><img width="628" height="391" alt="image" src="Image_110.jpg"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 166pt;text-indent: 0pt;text-align: left;">Figure 25: <span class="h4">2D NoC Configuration Row Enable</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="72" alt="image" src="Image_111.png"/></span></p><div class="textbox" style="border:0.8pt solid #F7DF92;display:block;min-height:53.3pt;width:503.2pt;"><p class="s22" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Caution!</p><p class="s23" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">The NAPs located in the south half of the Speedster7t AC7t1500ES0 FPGA disable all transactions to the west by default.</p></div><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 9pt;padding-left: 22pt;text-indent: 0pt;text-align: left;"><span class="s18">2. </span>Save the IP configuration as a <span class="s19">.acxip </span>file and add it to the design project.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part77.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part79.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
