$date
	Wed Mar 20 15:20:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LDC_testbench $end
$var wire 20 ! register_output [19:0] $end
$var reg 20 " constant_value [19:0] $end
$scope module uut $end
$var wire 20 # C [19:0] $end
$var reg 20 $ R [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10010001101000101 $
b10010001101000101 #
b10010001101000101 "
b10010001101000101 !
$end
#120000
