// Seed: 3108524853
module module_0 (
    input uwire id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input wand id_6,
    output wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    output tri1 id_12,
    output supply0 id_13
    , id_24,
    input tri1 id_14,
    input wor id_15,
    input supply0 id_16,
    input tri0 id_17,
    input tri0 id_18
    , id_25,
    input wand id_19,
    input tri1 id_20,
    output tri0 id_21,
    output wand id_22
);
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    input  wire  id_9,
    input  uwire id_10,
    inout  uwire id_11,
    input  wor   id_12,
    input  tri0  id_13
);
  wire id_15;
  module_0(
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_0,
      id_7,
      id_11,
      id_11,
      id_12,
      id_9,
      id_7,
      id_11,
      id_0,
      id_8,
      id_1,
      id_4,
      id_3,
      id_4,
      id_7,
      id_10,
      id_0,
      id_0
  );
  wire id_16, id_17, id_18, id_19, id_20;
endmodule
