{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 23 17:23:09 2020 " "Info: Processing started: Thu Jul 23 17:23:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_1self4 -c lab7_1self4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_1self4 -c lab7_1self4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 70.92 MHz 14.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 70.92 MHz between source register \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" (period= 14.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest register register " "Info: + Longest register to register delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC3_A4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A4; Fanout = 2; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 1.000 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC3_A4 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = LC3_A4; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.400 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC4_A4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 1.400 ns; Loc. = LC4_A4; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 1.800 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC5_A4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC5_A4; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 2.200 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC6_A4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.400 ns) = 2.200 ns; Loc. = LC6_A4; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 2.600 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC7_A4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.400 ns) = 2.600 ns; Loc. = LC7_A4; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 3.000 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC8_A4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.400 ns) = 3.000 ns; Loc. = LC8_A4; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 3.900 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC1_A6 2 " "Info: 8: + IC(0.500 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC1_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC2_A6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.400 ns) = 4.300 ns; Loc. = LC2_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 4.700 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 10 COMB LC3_A6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.400 ns) = 4.700 ns; Loc. = LC3_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.100 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 11 COMB LC4_A6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC4_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.500 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT 12 COMB LC5_A6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.400 ns) = 5.500 ns; Loc. = LC5_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 5.900 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT 13 COMB LC6_A6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.400 ns) = 5.900 ns; Loc. = LC6_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 6.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT 14 COMB LC7_A6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.400 ns) = 6.300 ns; Loc. = LC7_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 6.700 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT 15 COMB LC8_A6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.400 ns) = 6.700 ns; Loc. = LC8_A6; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 7.600 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT 16 COMB LC1_A8 2 " "Info: 16: + IC(0.500 ns) + CELL(0.400 ns) = 7.600 ns; Loc. = LC1_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.000 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT 17 COMB LC2_A8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.400 ns) = 8.000 ns; Loc. = LC2_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.400 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT 18 COMB LC3_A8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC3_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 8.800 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT 19 COMB LC4_A8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.400 ns) = 8.800 ns; Loc. = LC4_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.200 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT 20 COMB LC5_A8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.400 ns) = 9.200 ns; Loc. = LC5_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 9.600 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT 21 COMB LC6_A8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.400 ns) = 9.600 ns; Loc. = LC6_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 10.000 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT 22 COMB LC7_A8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.400 ns) = 10.000 ns; Loc. = LC7_A8; Fanout = 2; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 10.400 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT 23 COMB LC8_A8 1 " "Info: 23: + IC(0.000 ns) + CELL(0.400 ns) = 10.400 ns; Loc. = LC8_A8; Fanout = 1; COMB Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 12.000 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 24 REG LC1_A10 32 " "Info: 24: + IC(0.500 ns) + CELL(1.100 ns) = 12.000 ns; Loc. = LC1_A10; Fanout = 32; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 87.50 % ) " "Info: Total cell delay = 10.500 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 12.50 % ) " "Info: Total interconnect delay = 1.500 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.600 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_A10 32 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC1_A10; Fanout = 32; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC3_A4 2 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC3_A4; Fanout = 2; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns } { 0.000ns 1.000ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 0.400ns 1.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:u3\|traffic_state.GREEN_LIGHT nightcomes clk 6.900 ns register " "Info: tsu for register \"control:u3\|traffic_state.GREEN_LIGHT\" (data pin = \"nightcomes\", clock pin = \"clk\") is 6.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest pin register " "Info: + Longest pin to register delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 9 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 9; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.200 ns) 12.000 ns control:u3\|Selector5~0 2 COMB LC8_B19 1 " "Info: 2: + IC(3.900 ns) + CELL(2.200 ns) = 12.000 ns; Loc. = LC8_B19; Fanout = 1; COMB Node = 'control:u3\|Selector5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { nightcomes control:u3|Selector5~0 } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 13.700 ns control:u3\|traffic_state.GREEN_LIGHT 3 REG LC3_B19 12 " "Info: 3: + IC(0.200 ns) + CELL(1.500 ns) = 13.700 ns; Loc. = LC3_B19; Fanout = 12; REG Node = 'control:u3\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { control:u3|Selector5~0 control:u3|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.600 ns ( 70.07 % ) " "Info: Total cell delay = 9.600 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 29.93 % ) " "Info: Total interconnect delay = 4.100 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { nightcomes control:u3|Selector5~0 control:u3|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { nightcomes {} nightcomes~out {} control:u3|Selector5~0 {} control:u3|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 3.900ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_A10 32 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A10; Fanout = 32; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 8.200 ns control:u3\|traffic_state.GREEN_LIGHT 3 REG LC3_B19 12 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC3_B19; Fanout = 12; REG Node = 'control:u3\|traffic_state.GREEN_LIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.61 % ) " "Info: Total cell delay = 2.100 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 74.39 % ) " "Info: Total interconnect delay = 6.100 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u3|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { nightcomes control:u3|Selector5~0 control:u3|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { nightcomes {} nightcomes~out {} control:u3|Selector5~0 {} control:u3|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 3.900ns 0.200ns } { 0.000ns 5.900ns 2.200ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|traffic_state.GREEN_LIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u3|traffic_state.GREEN_LIGHT {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7\[6\] control:u3\|timer3reg\[0\] 33.700 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7\[6\]\" through register \"control:u3\|timer3reg\[0\]\" is 33.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_A10 32 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A10; Fanout = 32; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 8.200 ns control:u3\|timer3reg\[0\] 3 REG LC4_F22 5 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC4_F22; Fanout = 5; REG Node = 'control:u3\|timer3reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|timer3reg[0] } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.61 % ) " "Info: Total cell delay = 2.100 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 74.39 % ) " "Info: Total interconnect delay = 6.100 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|timer3reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u3|timer3reg[0] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 232 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.800 ns + Longest register pin " "Info: + Longest register to pin delay is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:u3\|timer3reg\[0\] 1 REG LC4_F22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F22; Fanout = 5; REG Node = 'control:u3\|timer3reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:u3|timer3reg[0] } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.400 ns) 5.300 ns segg\[0\]~69 2 COMB LC4_B36 1 " "Info: 2: + IC(3.900 ns) + CELL(1.400 ns) = 5.300 ns; Loc. = LC4_B36; Fanout = 1; COMB Node = 'segg\[0\]~69'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { control:u3|timer3reg[0] segg[0]~69 } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 6.700 ns segg\[0\]~71 3 COMB LC5_B36 1 " "Info: 3: + IC(0.000 ns) + CELL(1.400 ns) = 6.700 ns; Loc. = LC5_B36; Fanout = 1; COMB Node = 'segg\[0\]~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { segg[0]~69 segg[0]~71 } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 9.000 ns segg\[0\]~48 4 COMB LC6_B36 7 " "Info: 4: + IC(0.000 ns) + CELL(2.300 ns) = 9.000 ns; Loc. = LC6_B36; Fanout = 7; COMB Node = 'segg\[0\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { segg[0]~71 segg[0]~48 } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 15.300 ns bcd_to_seg7_1:u5\|WideOr0~0 5 COMB LC7_E21 1 " "Info: 5: + IC(4.000 ns) + CELL(2.300 ns) = 15.300 ns; Loc. = LC7_E21; Fanout = 1; COMB Node = 'bcd_to_seg7_1:u5\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { segg[0]~48 bcd_to_seg7_1:u5|WideOr0~0 } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(6.300 ns) 24.800 ns seg7\[6\] 6 PIN PIN_23 0 " "Info: 6: + IC(3.200 ns) + CELL(6.300 ns) = 24.800 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { bcd_to_seg7_1:u5|WideOr0~0 seg7[6] } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.700 ns ( 55.24 % ) " "Info: Total cell delay = 13.700 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 44.76 % ) " "Info: Total interconnect delay = 11.100 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { control:u3|timer3reg[0] segg[0]~69 segg[0]~71 segg[0]~48 bcd_to_seg7_1:u5|WideOr0~0 seg7[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { control:u3|timer3reg[0] {} segg[0]~69 {} segg[0]~71 {} segg[0]~48 {} bcd_to_seg7_1:u5|WideOr0~0 {} seg7[6] {} } { 0.000ns 3.900ns 0.000ns 0.000ns 4.000ns 3.200ns } { 0.000ns 1.400ns 1.400ns 2.300ns 2.300ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|timer3reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u3|timer3reg[0] {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { control:u3|timer3reg[0] segg[0]~69 segg[0]~71 segg[0]~48 bcd_to_seg7_1:u5|WideOr0~0 seg7[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { control:u3|timer3reg[0] {} segg[0]~69 {} segg[0]~71 {} segg[0]~48 {} bcd_to_seg7_1:u5|WideOr0~0 {} seg7[6] {} } { 0.000ns 3.900ns 0.000ns 0.000ns 4.000ns 3.200ns } { 0.000ns 1.400ns 1.400ns 2.300ns 2.300ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:u3\|traffic_state.NIGHT nightcomes clk -1.200 ns register " "Info: th for register \"control:u3\|traffic_state.NIGHT\" (data pin = \"nightcomes\", clock pin = \"clk\") is -1.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 38 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_A10 32 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A10; Fanout = 32; REG Node = 'freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 8.200 ns control:u3\|traffic_state.NIGHT 3 REG LC3_B23 7 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC3_B23; Fanout = 7; REG Node = 'control:u3\|traffic_state.NIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|traffic_state.NIGHT } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 25.61 % ) " "Info: Total cell delay = 2.100 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 74.39 % ) " "Info: Total interconnect delay = 6.100 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|traffic_state.NIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u3|traffic_state.NIGHT {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns nightcomes 1 PIN PIN_47 9 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 9; PIN Node = 'nightcomes'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nightcomes } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.400 ns) 11.100 ns control:u3\|traffic_state.NIGHT 2 REG LC3_B23 7 " "Info: 2: + IC(3.800 ns) + CELL(1.400 ns) = 11.100 ns; Loc. = LC3_B23; Fanout = 7; REG Node = 'control:u3\|traffic_state.NIGHT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { nightcomes control:u3|traffic_state.NIGHT } "NODE_NAME" } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 65.77 % ) " "Info: Total cell delay = 7.300 ns ( 65.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 34.23 % ) " "Info: Total interconnect delay = 3.800 ns ( 34.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { nightcomes control:u3|traffic_state.NIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { nightcomes {} nightcomes~out {} control:u3|traffic_state.NIGHT {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] control:u3|traffic_state.NIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} freq_div:u1|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} control:u3|traffic_state.NIGHT {} } { 0.000ns 0.000ns 2.200ns 3.900ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { nightcomes control:u3|traffic_state.NIGHT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { nightcomes {} nightcomes~out {} control:u3|traffic_state.NIGHT {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 23 17:23:10 2020 " "Info: Processing ended: Thu Jul 23 17:23:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
