Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 22 23:33:56 2022
| Host         : DESKTOP-3FOR1BS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 169 register/latch pins with no clock driven by root clock pin: design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.139        0.000                      0                 1656        0.053        0.000                      0                 1656        4.020        0.000                       0                   844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.139        0.000                      0                 1395        0.077        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1         15.628        0.000                      0                   94        0.187        0.000                      0                   94        9.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1          5.111        0.000                      0                   64        0.053        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               4.835        0.000                      0                  165        0.149        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.521ns (43.475%)  route 3.278ns (56.525%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.326     6.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.676     6.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.807    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.357 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.805 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.847     8.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X26Y103        LUT3 (Prop_lut3_I0_O)        0.329     8.981 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.981    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.118    13.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 2.477ns (43.835%)  route 3.174ns (56.165%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.326     6.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.676     6.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.807    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.357 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.784 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.743     8.527    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X26Y103        LUT3 (Prop_lut3_I0_O)        0.306     8.833 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y103        FDRE (Setup_fdre_C_D)        0.079    13.081    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.392ns (42.978%)  route 3.174ns (57.022%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.326     6.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.676     6.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.807    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.357 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.670 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.743     8.413    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.335     8.748 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.748    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.704ns (14.356%)  route 4.200ns (85.644%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          2.498     5.944    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.124     6.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=28, routed)          1.080     7.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1
    SLICE_X34Y109        LUT2 (Prop_lut2_I0_O)        0.124     7.272 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.621     7.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_0
    SLICE_X34Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.831    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X34Y109        FDRE (Setup_fdre_C_R)       -0.524    12.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.407ns (43.683%)  route 3.103ns (56.317%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.326     6.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.676     6.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.807    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.357 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.691 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.672     8.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.329     8.692 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.692    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.405ns (44.209%)  route 3.035ns (55.791%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.326     6.006 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          0.676     6.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.807    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.357 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.693 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.604     8.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X26Y104        LUT3 (Prop_lut3_I0_O)        0.325     8.622 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.622    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.282    13.156    
                         clock uncertainty           -0.154    13.002    
    SLICE_X26Y104        FDRE (Setup_fdre_C_D)        0.118    13.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.424ns (29.797%)  route 3.355ns (70.203%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I1_O)        0.352     6.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.859     6.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.328     7.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=36, routed)          0.742     7.961    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.424ns (29.797%)  route 3.355ns (70.203%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I1_O)        0.352     6.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.859     6.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.328     7.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=36, routed)          0.742     7.961    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.424ns (29.797%)  route 3.355ns (70.203%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I1_O)        0.352     6.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.859     6.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.328     7.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=36, routed)          0.742     7.961    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.424ns (29.797%)  route 3.355ns (70.203%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X27Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDSE (Prop_fdse_C_Q)         0.419     3.601 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.986     4.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X27Y110        LUT2 (Prop_lut2_I0_O)        0.325     4.912 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.768     5.680    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y109        LUT4 (Prop_lut4_I1_O)        0.352     6.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.859     6.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.328     7.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=36, routed)          0.742     7.961    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X28Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.474    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.112     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.076    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.014%)  route 0.179ns (55.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.179     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.158%)  route 0.210ns (52.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.210     1.346    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.046     1.392 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[55]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.657     0.993    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y109        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X26Y110        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.927     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y110        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.268     1.025    
    SLICE_X26Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.181    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X36Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.226 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.226    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X36Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.910     1.276    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.289     0.987    
    SLICE_X36Y106        FDRE (Hold_fdre_C_D)         0.121     1.108    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.048    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/axi_regmap_0/U0/axi_araddr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/axi_regmap_0/U0/axi_araddr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    design_1_i/axi_regmap_0/U0/axi_araddr_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y110   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y110   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y110   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y105   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y110   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y108   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y108   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       15.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.741ns (46.845%)  route 0.841ns (53.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 21.241 - 20.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.954     3.954    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.419     4.373 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]/Q
                         net (fo=3, routed)           0.841     5.214    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[30]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.322     5.536 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[31]_i_1/O
                         net (fo=1, routed)           0.000     5.536    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[31]
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.241    21.241    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]/C
                         clock pessimism              0.107    21.348    
                         clock uncertainty           -0.302    21.046    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)        0.118    21.164    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                 15.628    

Slack (MET) :             15.960ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.776ns (13.160%)  route 5.121ns (86.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 23.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.443     1.443    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.478     1.921 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]/Q
                         net (fo=3, routed)           5.121     7.042    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[24]
    SLICE_X34Y101        LUT3 (Prop_lut3_I2_O)        0.298     7.340 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[25]_i_1/O
                         net (fo=1, routed)           0.000     7.340    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[25]
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.418    23.418    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]/C
                         clock pessimism              0.107    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.077    23.300    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         23.300    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 15.960    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.779ns (43.232%)  route 1.023ns (56.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 22.139 - 20.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.977     3.977    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.478     4.455 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[33]/Q
                         net (fo=4, routed)           1.023     5.478    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[33]
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.301     5.779 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[34]_i_1/O
                         net (fo=1, routed)           0.000     5.779    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[34]
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.139    22.139    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/C
                         clock pessimism              0.288    22.427    
                         clock uncertainty           -0.302    22.125    
    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.029    22.154    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.734ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.773ns (15.078%)  route 4.354ns (84.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 23.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.443     1.443    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.478     1.921 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[31]/Q
                         net (fo=4, routed)           4.354     6.274    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[31]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.295     6.569 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[32]_i_1/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[32]
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.418    23.418    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[32]/C
                         clock pessimism              0.107    23.525    
                         clock uncertainty           -0.302    23.223    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.081    23.304    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 16.734    

Slack (MET) :             16.985ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.774ns (43.434%)  route 1.008ns (56.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 21.451 - 20.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.656     2.656    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.478     3.134 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]/Q
                         net (fo=3, routed)           1.008     4.142    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[14]
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.296     4.438 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[15]_i_1/O
                         net (fo=1, routed)           0.000     4.438    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[15]
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.451    21.451    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[15]/C
                         clock pessimism              0.197    21.648    
                         clock uncertainty           -0.302    21.345    
    SLICE_X32Y96         FDCE (Setup_fdce_C_D)        0.077    21.422    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         21.422    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                 16.985    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.779ns (19.630%)  route 3.189ns (80.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.876     1.876    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.478     2.354 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[4]/Q
                         net (fo=3, routed)           3.189     5.543    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[4]
    SLICE_X39Y95         LUT3 (Prop_lut3_I2_O)        0.301     5.844 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     5.844    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[5]
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.913    22.913    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]/C
                         clock pessimism              0.242    23.155    
                         clock uncertainty           -0.302    22.853    
    SLICE_X39Y95         FDCE (Setup_fdce_C_D)        0.031    22.884    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         22.884    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.267ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.716ns (42.105%)  route 0.985ns (57.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.399     3.399    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.419     3.818 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]/Q
                         net (fo=3, routed)           0.985     4.802    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[6]
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.297     5.099 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     5.099    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[7]
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/C
                         clock pessimism              0.312    22.590    
                         clock uncertainty           -0.302    22.288    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)        0.079    22.367    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 17.267    

Slack (MET) :             17.480ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.642ns (39.613%)  route 0.979ns (60.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 21.074 - 20.000 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.876     1.876    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.518     2.394 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]/Q
                         net (fo=1, routed)           0.979     3.372    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[11]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.496 r  design_1_i/Multiplier_0/U0/RighShifter/Q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.496    design_1_i/Multiplier_0/U0/RighShifter/Q[10]_i_1__0_n_0
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.074    21.074    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/C
                         clock pessimism              0.128    21.202    
                         clock uncertainty           -0.302    20.900    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)        0.077    20.977    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         20.977    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                 17.480    

Slack (MET) :             17.521ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.779ns (40.672%)  route 1.136ns (59.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 21.241 - 20.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.691     1.691    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.478     2.169 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[18]/Q
                         net (fo=3, routed)           1.136     3.305    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[18]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.301     3.606 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[19]_i_1/O
                         net (fo=1, routed)           0.000     3.606    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[19]
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.241    21.241    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[19]/C
                         clock pessimism              0.107    21.348    
                         clock uncertainty           -0.302    21.046    
    SLICE_X32Y100        FDCE (Setup_fdce_C_D)        0.081    21.127    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         21.127    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                 17.521    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.773ns (45.494%)  route 0.926ns (54.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 22.944 - 20.000 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.829     3.829    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDCE (Prop_fdce_C_Q)         0.478     4.307 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[53]/Q
                         net (fo=4, routed)           0.926     5.233    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[53]
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.295     5.528 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[54]_i_1/O
                         net (fo=1, routed)           0.000     5.528    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[54]
    SLICE_X39Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.944    22.944    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[54]/C
                         clock pessimism              0.421    23.365    
                         clock uncertainty           -0.302    23.062    
    SLICE_X39Y101        FDCE (Setup_fdce_C_D)        0.029    23.091    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[54]
  -------------------------------------------------------------------
                         required time                         23.091    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                 17.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.950%)  route 0.342ns (62.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.518     0.518    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.164     0.682 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[1]/Q
                         net (fo=1, routed)           0.342     1.023    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[1]
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.068 r  design_1_i/Multiplier_0/U0/RighShifter/Q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.068    design_1_i/Multiplier_0/U0/RighShifter/Q[0]_i_1__0_n_0
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.812     0.812    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[0]/C
                         clock pessimism             -0.051     0.761    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.121     0.882    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.207ns (48.449%)  route 0.220ns (51.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.710     0.710    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.164     0.874 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[13]/Q
                         net (fo=1, routed)           0.220     1.094    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[13]
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.043     1.137 r  design_1_i/Multiplier_0/U0/RighShifter/Q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.137    design_1_i/Multiplier_0/U0/RighShifter/Q[12]_i_1__0_n_0
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.900     0.900    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[12]/C
                         clock pessimism             -0.081     0.819    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.131     0.950    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.603     0.603    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.164     0.767 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[23]/Q
                         net (fo=4, routed)           0.149     0.916    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[23]
    SLICE_X32Y100        LUT3 (Prop_lut3_I2_O)        0.044     0.960 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[24]_i_1/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[24]
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.689     0.689    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y100        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]/C
                         clock pessimism             -0.086     0.603    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.131     0.734    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.086%)  route 0.476ns (71.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.532     0.532    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDCE (Prop_fdce_C_Q)         0.141     0.673 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[21]/Q
                         net (fo=1, routed)           0.476     1.149    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[21]
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.194 r  design_1_i/Multiplier_0/U0/RighShifter/Q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/Multiplier_0/U0/RighShifter/Q[20]_i_1__0_n_0
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]/C
                         clock pessimism             -0.043     0.855    
    SLICE_X31Y98         FDCE (Hold_fdce_C_D)         0.107     0.962    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.532     0.532    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDCE (Prop_fdce_C_Q)         0.141     0.673 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[27]/Q
                         net (fo=1, routed)           0.159     0.832    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[27]
    SLICE_X31Y101        LUT3 (Prop_lut3_I2_O)        0.042     0.874 r  design_1_i/Multiplier_0/U0/RighShifter/Q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     0.874    design_1_i/Multiplier_0/U0/RighShifter/Q[26]_i_1__0_n_0
    SLICE_X31Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.622     0.622    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[26]/C
                         clock pessimism             -0.090     0.532    
    SLICE_X31Y101        FDCE (Hold_fdce_C_D)         0.107     0.639    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.119     1.119    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.164     1.283 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/Q
                         net (fo=4, routed)           0.160     1.443    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[7]
    SLICE_X36Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.487 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.487    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[8]
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.275     1.275    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/C
                         clock pessimism             -0.156     1.119    
    SLICE_X36Y96         FDCE (Hold_fdce_C_D)         0.131     1.250    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.518     0.518    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.164     0.682 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[7]/Q
                         net (fo=1, routed)           0.162     0.844    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[7]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.043     0.887 r  design_1_i/Multiplier_0/U0/RighShifter/Q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.887    design_1_i/Multiplier_0/U0/RighShifter/Q[6]_i_1__0_n_0
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.590     0.590    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[6]/C
                         clock pessimism             -0.072     0.518    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.131     0.649    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.212ns (30.255%)  route 0.489ns (69.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.518     0.518    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.164     0.682 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]/Q
                         net (fo=1, routed)           0.489     1.170    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[5]
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.048     1.218 r  design_1_i/Multiplier_0/U0/RighShifter/Q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.218    design_1_i/Multiplier_0/U0/RighShifter/Q[4]_i_1__0_n_0
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.900     0.900    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[4]/C
                         clock pessimism             -0.051     0.849    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.131     0.980    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.518     0.518    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.164     0.682 r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/Q
                         net (fo=1, routed)           0.163     0.845    design_1_i/Multiplier_0/U0/RighShifter/Q_reg_n_0_[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.043     0.888 r  design_1_i/Multiplier_0/U0/RighShifter/Q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.888    design_1_i/Multiplier_0/U0/RighShifter/Q[9]_i_1__0_n_0
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.590     0.590    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[9]/C
                         clock pessimism             -0.072     0.518    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.131     0.649    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.049     1.049    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.190 r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/Q
                         net (fo=3, routed)           0.167     1.357    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[63]_0[34]
    SLICE_X35Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.399 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[35]_i_1/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[35]
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.194     1.194    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]/C
                         clock pessimism             -0.145     1.049    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.107     1.156    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y94   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y98   design_1_i/Multiplier_0/U0/Regist/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X34Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[16]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y97   design_1_i/Multiplier_0/U0/Regist/Q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y103  design_1_i/Multiplier_0/U0/Regist/Q_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y103  design_1_i/Multiplier_0/U0/Regist/Q_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y98   design_1_i/Multiplier_0/U0/Regist/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y102  design_1_i/Multiplier_0/U0/Regist/Q_reg[56]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y104  design_1_i/Multiplier_0/U0/Regist/Q_reg[59]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y104  design_1_i/Multiplier_0/U0/Regist/Q_reg[61]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y104  design_1_i/Multiplier_0/U0/Regist/Q_reg[63]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y100  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[50]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y100  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[51]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X39Y93   design_1_i/Multiplier_0/U0/FSM_onehot_pr_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.860ns  (logic 0.642ns (13.209%)  route 4.218ns (86.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 23.418 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 13.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892    13.186    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518    13.704 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][25]/Q
                         net (fo=1, routed)           4.218    17.922    design_1_i/Multiplier_0/U0/LeftShifter/A[25]
    SLICE_X34Y101        LUT3 (Prop_lut3_I0_O)        0.124    18.046 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[25]_i_1/O
                         net (fo=1, routed)           0.000    18.046    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[25]
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.418    23.418    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]/C
                         clock pessimism              0.000    23.418    
                         clock uncertainty           -0.337    23.081    
    SLICE_X34Y101        FDCE (Setup_fdce_C_D)        0.077    23.158    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         23.158    
                         arrival time                         -18.046    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.415ns  (logic 0.744ns (16.851%)  route 3.671ns (83.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419    13.365 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/Q
                         net (fo=1, routed)           3.671    17.036    design_1_i/Multiplier_0/U0/LeftShifter/A[6]
    SLICE_X39Y95         LUT3 (Prop_lut3_I0_O)        0.325    17.361 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[6]_i_1/O
                         net (fo=1, routed)           0.000    17.361    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[6]
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.913    22.913    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]/C
                         clock pessimism              0.000    22.913    
                         clock uncertainty           -0.337    22.576    
    SLICE_X39Y95         FDCE (Setup_fdce_C_D)        0.075    22.651    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -17.361    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.562ns  (logic 0.670ns (14.686%)  route 3.892ns (85.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 13.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892    13.186    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518    13.704 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/Q
                         net (fo=1, routed)           3.892    17.596    design_1_i/Multiplier_0/U0/LeftShifter/A[28]
    SLICE_X33Y101        LUT3 (Prop_lut3_I0_O)        0.152    17.748 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    17.748    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[28]
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.400    23.400    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[28]/C
                         clock pessimism              0.000    23.400    
                         clock uncertainty           -0.337    23.063    
    SLICE_X33Y101        FDCE (Setup_fdce_C_D)        0.075    23.138    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         23.138    
                         arrival time                         -17.748    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.467ns  (logic 0.800ns (17.911%)  route 3.667ns (82.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 13.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892    13.186    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478    13.664 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/Q
                         net (fo=1, routed)           3.667    17.331    design_1_i/Multiplier_0/U0/LeftShifter/A[30]
    SLICE_X33Y101        LUT3 (Prop_lut3_I0_O)        0.322    17.653 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    17.653    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[30]
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.400    23.400    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]/C
                         clock pessimism              0.000    23.400    
                         clock uncertainty           -0.337    23.063    
    SLICE_X33Y101        FDCE (Setup_fdce_C_D)        0.075    23.138    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         23.138    
                         arrival time                         -17.653    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.104ns  (logic 0.779ns (18.983%)  route 3.325ns (81.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 13.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892    13.186    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478    13.664 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/Q
                         net (fo=1, routed)           3.325    16.989    design_1_i/Multiplier_0/U0/LeftShifter/A[29]
    SLICE_X33Y101        LUT3 (Prop_lut3_I0_O)        0.301    17.290 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    17.290    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[29]
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.400    23.400    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[29]/C
                         clock pessimism              0.000    23.400    
                         clock uncertainty           -0.337    23.063    
    SLICE_X33Y101        FDCE (Setup_fdce_C_D)        0.031    23.094    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         23.094    
                         arrival time                         -17.290    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.093ns  (logic 0.670ns (32.006%)  route 1.423ns (67.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 21.157 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518    13.512 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/Q
                         net (fo=1, routed)           1.423    14.935    design_1_i/Multiplier_0/U0/RighShifter/B[22]
    SLICE_X31Y101        LUT3 (Prop_lut3_I0_O)        0.152    15.087 r  design_1_i/Multiplier_0/U0/RighShifter/Q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    15.087    design_1_i/Multiplier_0/U0/RighShifter/Q[22]_i_1__0_n_0
    SLICE_X31Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.157    21.157    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[22]/C
                         clock pessimism              0.000    21.157    
                         clock uncertainty           -0.337    20.819    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.075    20.894    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         20.894    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.254ns  (logic 0.743ns (22.836%)  route 2.511ns (77.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419    13.365 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][8]/Q
                         net (fo=1, routed)           2.511    15.876    design_1_i/Multiplier_0/U0/LeftShifter/A[8]
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.324    16.200 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    16.200    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[8]
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)        0.118    22.059    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -16.200    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.185ns  (logic 0.740ns (23.236%)  route 2.445ns (76.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X35Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.419    13.365 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][9]/Q
                         net (fo=1, routed)           2.445    15.810    design_1_i/Multiplier_0/U0/LeftShifter/A[9]
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.321    16.131 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[9]_i_1/O
                         net (fo=1, routed)           0.000    16.131    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[9]
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Setup_fdce_C_D)        0.118    22.059    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -16.131    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.727ns  (logic 0.718ns (19.264%)  route 3.009ns (80.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 22.913 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419    13.365 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/Q
                         net (fo=1, routed)           3.009    16.374    design_1_i/Multiplier_0/U0/LeftShifter/A[5]
    SLICE_X39Y95         LUT3 (Prop_lut3_I0_O)        0.299    16.673 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[5]_i_1/O
                         net (fo=1, routed)           0.000    16.673    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[5]
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.913    22.913    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]/C
                         clock pessimism              0.000    22.913    
                         clock uncertainty           -0.337    22.576    
    SLICE_X39Y95         FDCE (Setup_fdce_C_D)        0.031    22.607    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                         -16.673    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.972ns  (logic 0.642ns (16.165%)  route 3.330ns (83.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 23.400 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 13.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.892    13.186    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518    13.704 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/Q
                         net (fo=1, routed)           3.330    17.034    design_1_i/Multiplier_0/U0/LeftShifter/A[27]
    SLICE_X33Y101        LUT3 (Prop_lut3_I0_O)        0.124    17.158 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    17.158    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[27]
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         3.400    23.400    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X33Y101        FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[27]/C
                         clock pessimism              0.000    23.400    
                         clock uncertainty           -0.337    23.063    
    SLICE_X33Y101        FDCE (Setup_fdce_C_D)        0.029    23.092    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         23.092    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.973%)  route 0.331ns (64.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/Q
                         net (fo=1, routed)           0.331     1.366    design_1_i/Multiplier_0/U0/RighShifter/B[11]
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.411 r  design_1_i/Multiplier_0/U0/RighShifter/Q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.411    design_1_i/Multiplier_0/U0/RighShifter/Q[11]_i_1__0_n_0
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.900     0.900    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.337     1.237    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121     1.358    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.609%)  route 0.239ns (53.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/Q
                         net (fo=1, routed)           0.239     1.298    design_1_i/Multiplier_0/U0/LeftShifter/A[17]
    SLICE_X32Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.343 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[17]
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.812     0.812    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[17]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.337     1.149    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.121     1.270    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.792%)  route 0.381ns (67.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X35Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][3]/Q
                         net (fo=1, routed)           0.381     1.416    design_1_i/Multiplier_0/U0/RighShifter/B[3]
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.461 r  design_1_i/Multiplier_0/U0/RighShifter/Q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.461    design_1_i/Multiplier_0/U0/RighShifter/Q[3]_i_1__0_n_0
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.900     0.900    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[3]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.337     1.237    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121     1.358    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.599%)  route 0.336ns (64.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/Q
                         net (fo=1, routed)           0.336     1.390    design_1_i/Multiplier_0/U0/RighShifter/B[19]
    SLICE_X31Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.435 r  design_1_i/Multiplier_0/U0/RighShifter/Q[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.435    design_1_i/Multiplier_0/U0/RighShifter/Q[19]_i_1__0_n_0
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Hold_fdce_C_D)         0.092     1.328    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.208ns (41.819%)  route 0.289ns (58.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/Q
                         net (fo=1, routed)           0.289     1.348    design_1_i/Multiplier_0/U0/LeftShifter/A[16]
    SLICE_X32Y96         LUT3 (Prop_lut3_I0_O)        0.044     1.392 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[16]
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.812     0.812    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[16]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.337     1.149    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.131     1.280    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.187ns (31.488%)  route 0.407ns (68.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/Q
                         net (fo=1, routed)           0.407     1.441    design_1_i/Multiplier_0/U0/LeftShifter/A[2]
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.046     1.487 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.487    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[2]
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.900     0.900    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[2]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.337     1.237    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.131     1.368    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/Q
                         net (fo=1, routed)           0.087     1.122    design_1_i/Multiplier_0/U0/RighShifter/B[10]
    SLICE_X32Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.167 r  design_1_i/Multiplier_0/U0/RighShifter/Q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.167    design_1_i/Multiplier_0/U0/RighShifter/Q[10]_i_1__0_n_0
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.590     0.590    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]/C
                         clock pessimism              0.000     0.590    
                         clock uncertainty            0.337     0.927    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.120     1.047    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/Q
                         net (fo=1, routed)           0.089     1.124    design_1_i/Multiplier_0/U0/RighShifter/B[5]
    SLICE_X32Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.169 r  design_1_i/Multiplier_0/U0/RighShifter/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.169    design_1_i/Multiplier_0/U0/RighShifter/Q[5]_i_1__0_n_0
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.590     0.590    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]/C
                         clock pessimism              0.000     0.590    
                         clock uncertainty            0.337     0.927    
    SLICE_X32Y94         FDCE (Hold_fdce_C_D)         0.121     1.048    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/Q
                         net (fo=1, routed)           0.400     1.434    design_1_i/Multiplier_0/U0/LeftShifter/A[1]
    SLICE_X34Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.479 r  design_1_i/Multiplier_0/U0/LeftShifter/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.479    design_1_i/Multiplier_0/U0/LeftShifter/p_1_in[1]
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.900     0.900    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X34Y95         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[1]/C
                         clock pessimism              0.000     0.900    
                         clock uncertainty            0.337     1.237    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.120     1.357    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.190ns (34.195%)  route 0.366ns (65.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/Q
                         net (fo=1, routed)           0.366     1.419    design_1_i/Multiplier_0/U0/RighShifter/B[18]
    SLICE_X31Y98         LUT3 (Prop_lut3_I0_O)        0.049     1.468 r  design_1_i/Multiplier_0/U0/RighShifter/Q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.468    design_1_i/Multiplier_0/U0/RighShifter/Q[18]_i_1__0_n_0
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Hold_fdce_C_D)         0.107     1.343    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[12]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.361    21.580    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         21.580    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.361    21.580    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.580    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.361    21.580    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         21.580    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.361    21.580    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         21.580    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[10]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.319    21.622    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[11]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.319    21.622    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[13]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.319    21.622    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.755ns  (logic 0.456ns (12.144%)  route 3.299ns (87.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 22.278 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.299    16.745    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X36Y96         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.278    22.278    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X36Y96         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]/C
                         clock pessimism              0.000    22.278    
                         clock uncertainty           -0.337    21.941    
    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.319    21.622    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.745    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[46]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.592%)  route 3.849ns (89.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 22.989 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.849    17.295    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X39Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.989    22.989    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[46]/C
                         clock pessimism              0.000    22.989    
                         clock uncertainty           -0.337    22.652    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    22.247    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -17.295    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[47]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.592%)  route 3.849ns (89.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 22.989 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 12.990 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.696    12.990    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    13.446 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         3.849    17.295    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X39Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         2.989    22.989    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X39Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[47]/C
                         clock pessimism              0.000    22.989    
                         clock uncertainty           -0.337    22.652    
    SLICE_X39Y98         FDCE (Recov_fdce_C_CLR)     -0.405    22.247    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -17.295    
  -------------------------------------------------------------------
                         slack                                  4.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[16]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[17]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[29]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[30]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/RighShifter/Q_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.242     1.293    design_1_i/Multiplier_0/U0/RighShifter/rst
    SLICE_X31Y98         FDCE                                         f  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         0.898     0.898    design_1_i/Multiplier_0/U0/RighShifter/clk
    SLICE_X31Y98         FDCE                                         r  design_1_i/Multiplier_0/U0/RighShifter/Q_reg[31]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.337     1.236    
    SLICE_X31Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.144    design_1_i/Multiplier_0/U0/RighShifter/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.479%)  route 0.548ns (79.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.548     1.598    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X35Y99         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.194     1.194    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.337     1.531    
    SLICE_X35Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.479%)  route 0.548ns (79.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.574     0.910    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=166, routed)         0.548     1.598    design_1_i/Multiplier_0/U0/LeftShifter/rst
    SLICE_X35Y99         FDCE                                         f  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=165, routed)         1.194     1.194    design_1_i/Multiplier_0/U0/LeftShifter/clk
    SLICE_X35Y99         FDCE                                         r  design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.337     1.531    
    SLICE_X35Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    design_1_i/Multiplier_0/U0/LeftShifter/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.159    





