Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:37:48 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_15_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 SharedReg29_instance/s18_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg40_instance/Y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.167ns (5.956%)  route 2.637ns (94.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 5.858 - 4.000 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.133ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    1.858ns
    Common Clock Delay      (CCD):    0.969ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.429ns (routing 0.338ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.309ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5208, routed)        1.429     2.380    SharedReg29_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X122Y486       FDCE                                         r  SharedReg29_instance/s18_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y486       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.459 r  SharedReg29_instance/s18_reg_c/Q
                         net (fo=103, routed)         2.565     5.024    SharedReg40_instance/s18_reg_c
    SLR Crossing[2->1]   
    SLICE_X124Y396       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.112 r  SharedReg40_instance/s12_reg_gate__20/O
                         net (fo=1, routed)           0.072     5.184    SharedReg40_instance/s12_reg_gate__20_n_0
    SLICE_X124Y396       FDCE                                         r  SharedReg40_instance/Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5208, routed)        1.198     5.858    SharedReg40_instance/clk_IBUF_BUFG
    SLICE_X124Y396       FDCE                                         r  SharedReg40_instance/Y_reg[12]/C
                         clock pessimism              0.320     6.178    
                         inter-SLR compensation      -0.133     6.044    
                         clock uncertainty           -0.035     6.009    
    SLICE_X124Y396       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.034    SharedReg40_instance/Y_reg[12]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                  0.850    




