

================================================================
== Vivado HLS Report for 'dense_large_stream_me_ap_fixed_ap_fixed_config50_s'
================================================================
* Date:           Wed Jun 15 23:31:04 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.974 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1056|     1057| 5.280 us | 5.285 us |  1056|  1057|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_dense_large_ap_fixed_ap_fixed_32_16_5_3_0_config50_s_fu_35  |dense_large_ap_fixed_ap_fixed_32_16_5_3_0_config50_s  |     1023|     1024| 5.115 us | 5.120 us |  1023|  1024|   none  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    3084|   2020|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    342|    -|
|Register         |        -|      -|    1061|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    4145|   2366|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       3|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_large_ap_fixed_ap_fixed_32_16_5_3_0_config50_s_fu_35  |dense_large_ap_fixed_ap_fixed_32_16_5_3_0_config50_s  |        0|      0|  3084|  2020|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                           |                                                      |        0|      0|  3084|  2020|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10  |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   4|           2|           2|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  157|         35|    1|         35|
    |ap_done         |    9|          2|    1|          2|
    |data_V_V_blk_n  |    9|          2|    1|          2|
    |real_start      |    9|          2|    1|          2|
    |res_V_V_blk_n   |    9|          2|    1|          2|
    |res_V_V_din     |  149|         33|   32|       1056|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  342|         76|   37|       1099|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  34|   0|   34|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |grp_dense_large_ap_fixed_ap_fixed_32_16_5_3_0_config50_s_fu_35_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |tmp_V_10_reg_217                                                             |  32|   0|   32|          0|
    |tmp_V_11_reg_222                                                             |  32|   0|   32|          0|
    |tmp_V_12_reg_227                                                             |  32|   0|   32|          0|
    |tmp_V_13_reg_232                                                             |  32|   0|   32|          0|
    |tmp_V_14_reg_237                                                             |  32|   0|   32|          0|
    |tmp_V_15_reg_242                                                             |  32|   0|   32|          0|
    |tmp_V_16_reg_247                                                             |  32|   0|   32|          0|
    |tmp_V_17_reg_252                                                             |  32|   0|   32|          0|
    |tmp_V_18_reg_257                                                             |  32|   0|   32|          0|
    |tmp_V_19_reg_262                                                             |  32|   0|   32|          0|
    |tmp_V_1_reg_172                                                              |  32|   0|   32|          0|
    |tmp_V_20_reg_267                                                             |  32|   0|   32|          0|
    |tmp_V_21_reg_272                                                             |  32|   0|   32|          0|
    |tmp_V_22_reg_277                                                             |  32|   0|   32|          0|
    |tmp_V_23_reg_282                                                             |  32|   0|   32|          0|
    |tmp_V_24_reg_287                                                             |  32|   0|   32|          0|
    |tmp_V_25_reg_292                                                             |  32|   0|   32|          0|
    |tmp_V_26_reg_297                                                             |  32|   0|   32|          0|
    |tmp_V_27_reg_302                                                             |  32|   0|   32|          0|
    |tmp_V_28_reg_307                                                             |  32|   0|   32|          0|
    |tmp_V_29_reg_312                                                             |  32|   0|   32|          0|
    |tmp_V_2_reg_177                                                              |  32|   0|   32|          0|
    |tmp_V_30_reg_317                                                             |  32|   0|   32|          0|
    |tmp_V_31_reg_322                                                             |  32|   0|   32|          0|
    |tmp_V_3_reg_182                                                              |  32|   0|   32|          0|
    |tmp_V_4_reg_187                                                              |  32|   0|   32|          0|
    |tmp_V_5_reg_192                                                              |  32|   0|   32|          0|
    |tmp_V_6_reg_197                                                              |  32|   0|   32|          0|
    |tmp_V_7_reg_202                                                              |  32|   0|   32|          0|
    |tmp_V_8_reg_207                                                              |  32|   0|   32|          0|
    |tmp_V_9_reg_212                                                              |  32|   0|   32|          0|
    |tmp_V_reg_167                                                                |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |1061|   0| 1061|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config50> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                      data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                      data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                      data_V_V                     |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                      res_V_V                      |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                      |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                      |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

