#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc0f8cfb0 .scope module, "system" "system" 2 7;
 .timescale -9 -10;
v0x7fffc1065cb0_0 .net "ADDRESS", 7 0, v0x7fffc105c9a0_0;  1 drivers
v0x7fffc1065d90_0 .net "BUSYWAIT", 0 0, v0x7fffc1060f80_0;  1 drivers
v0x7fffc1065e50_0 .var "CLK", 0 0;
v0x7fffc1065ef0_0 .net "IBUSYWAIT", 0 0, v0x7fffc10657b0_0;  1 drivers
v0x7fffc1065fe0_0 .net "IMEMBUSYWAIT", 0 0, v0x7fffc1063320_0;  1 drivers
v0x7fffc1066120_0 .net "INSTRUCTION", 31 0, v0x7fffc10639e0_0;  1 drivers
v0x7fffc10661c0_0 .net "IREAD", 0 0, v0x7fffc1063e70_0;  1 drivers
v0x7fffc1066260_0 .net "IREADDATA", 127 0, v0x7fffc1065b30_0;  1 drivers
v0x7fffc1066350_0 .net "OUTADDRESS", 5 0, v0x7fffc1063cd0_0;  1 drivers
v0x7fffc10664a0_0 .net "PC", 31 0, v0x7fffc105d890_0;  1 drivers
v0x7fffc10665b0_0 .net "READ", 0 0, v0x7fffc10591d0_0;  1 drivers
v0x7fffc1066650_0 .net "READDATA", 7 0, v0x7fffc1061d10_0;  1 drivers
v0x7fffc1066710_0 .var "RESET", 0 0;
v0x7fffc1066840_0 .net "WRITE", 0 0, v0x7fffc1059540_0;  1 drivers
v0x7fffc10668e0_0 .net "WRITEDATA", 7 0, v0x7fffc105e600_0;  1 drivers
v0x7fffc10669a0_0 .net "mem_address", 5 0, v0x7fffc10615b0_0;  1 drivers
v0x7fffc1066ab0_0 .net "mem_busywait", 0 0, v0x7fffc105f780_0;  1 drivers
v0x7fffc1066cb0_0 .net "mem_read", 0 0, v0x7fffc1061710_0;  1 drivers
v0x7fffc1066da0_0 .net "mem_readdata", 31 0, v0x7fffc105fc00_0;  1 drivers
v0x7fffc1066eb0_0 .net "mem_write", 0 0, v0x7fffc1061990_0;  1 drivers
v0x7fffc1066fa0_0 .net "mem_writedata", 31 0, v0x7fffc1061a60_0;  1 drivers
S_0x7fffc0f7a930 .scope module, "c" "cpu" 2 14, 3 17 0, S_0x7fffc0f8cfb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /INPUT 1 "BUSYWAIT"
    .port_info 5 /INPUT 1 "IMEMBUSYWAIT"
    .port_info 6 /INPUT 8 "READDATA"
    .port_info 7 /OUTPUT 1 "WRITE"
    .port_info 8 /OUTPUT 1 "READ"
    .port_info 9 /OUTPUT 8 "ADDRESS"
    .port_info 10 /OUTPUT 8 "WRITEDATA"
L_0x7fffc10670b0 .functor AND 1, v0x7fffc10587d0_0, v0x7fffc1058e00_0, C4<1>, C4<1>;
L_0x7fffc10671e0 .functor NOT 1, v0x7fffc10587d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1067270 .functor AND 1, L_0x7fffc10671e0, v0x7fffc1058ea0_0, C4<1>, C4<1>;
L_0x7fffc1067380 .functor OR 1, v0x7fffc1059110_0, L_0x7fffc10670b0, L_0x7fffc1067270, C4<0>;
v0x7fffc105c8c0_0 .var "ADDOPERAND", 31 0;
v0x7fffc105c9a0_0 .var "ADDRESS", 7 0;
v0x7fffc105ca60_0 .net "ALUOP", 2 0, v0x7fffc1058d20_0;  1 drivers
v0x7fffc105cb00_0 .net "ALURESULT", 7 0, v0x7fffc10584a0_0;  1 drivers
v0x7fffc105cc10_0 .net "ANDOUT1", 0 0, L_0x7fffc10670b0;  1 drivers
v0x7fffc105cd20_0 .net "ANDOUT2", 0 0, L_0x7fffc1067270;  1 drivers
v0x7fffc105cde0_0 .net "BEQSIGNAL", 0 0, v0x7fffc1058e00_0;  1 drivers
v0x7fffc105ce80_0 .net "BNESIGNAL", 0 0, v0x7fffc1058ea0_0;  1 drivers
v0x7fffc105cf20_0 .net "BUSYWAIT", 0 0, v0x7fffc1060f80_0;  alias, 1 drivers
v0x7fffc105cfc0_0 .net "CLK", 0 0, v0x7fffc1065e50_0;  1 drivers
v0x7fffc105d090_0 .net "IMEMBUSYWAIT", 0 0, v0x7fffc1063320_0;  alias, 1 drivers
v0x7fffc105d130_0 .var "IMMRDIATE", 7 0;
v0x7fffc105d200_0 .net "INSTRUCTION", 31 0, v0x7fffc10639e0_0;  alias, 1 drivers
v0x7fffc105d2a0_0 .net "JSIGNAL", 0 0, v0x7fffc1059110_0;  1 drivers
v0x7fffc105d340_0 .net "MUX1OUT", 7 0, v0x7fffc1059cc0_0;  1 drivers
v0x7fffc105d430_0 .net "MUX2OUT", 7 0, v0x7fffc105a3a0_0;  1 drivers
v0x7fffc105d4d0_0 .net "NEGATIVEVALUE", 7 0, v0x7fffc0f70be0_0;  1 drivers
v0x7fffc105d6d0_0 .var "OFFSET", 7 0;
v0x7fffc105d7b0_0 .var "OPCODE", 7 0;
v0x7fffc105d890_0 .var "PC", 31 0;
v0x7fffc105d970_0 .net "PCMUXRESULT", 31 0, v0x7fffc105b0e0_0;  1 drivers
v0x7fffc105da30_0 .var "PCPLUS4", 31 0;
v0x7fffc105db20_0 .net "PCPLUSOFFSET", 31 0, v0x7fffc105aad0_0;  1 drivers
v0x7fffc105dc30_0 .net "READ", 0 0, v0x7fffc10591d0_0;  alias, 1 drivers
v0x7fffc105dcd0_0 .net "READDATA", 7 0, v0x7fffc1061d10_0;  alias, 1 drivers
v0x7fffc105dd70_0 .var "READREG1", 2 0;
v0x7fffc105de10_0 .var "READREG2", 2 0;
v0x7fffc105dee0_0 .net "REGIN", 7 0, v0x7fffc0f66f70_0;  1 drivers
v0x7fffc105dfd0_0 .net "REGOUT1", 7 0, v0x7fffc105b9c0_0;  1 drivers
v0x7fffc105e090_0 .net "REGOUT2", 7 0, v0x7fffc105bbb0_0;  1 drivers
v0x7fffc105e150_0 .net "RESET", 0 0, v0x7fffc1066710_0;  1 drivers
v0x7fffc105e1f0_0 .net "SELECT1", 0 0, v0x7fffc1059290_0;  1 drivers
v0x7fffc105e2e0_0 .net "SELECT2", 0 0, v0x7fffc1059350_0;  1 drivers
v0x7fffc105e3d0_0 .net "SELECT3", 0 0, L_0x7fffc1067380;  1 drivers
v0x7fffc105e470_0 .net "SELECT4", 0 0, v0x7fffc10594a0_0;  1 drivers
v0x7fffc105e560_0 .net "WRITE", 0 0, v0x7fffc1059540_0;  alias, 1 drivers
v0x7fffc105e600_0 .var "WRITEDATA", 7 0;
v0x7fffc105e6a0_0 .net "WRITEENABLE", 0 0, v0x7fffc10595e0_0;  1 drivers
v0x7fffc105e740_0 .var "WRITENEW", 0 0;
v0x7fffc105e810_0 .var "WRITEREG", 2 0;
v0x7fffc105e8e0_0 .net "ZERO", 0 0, v0x7fffc10587d0_0;  1 drivers
v0x7fffc105e9b0_0 .net "ZEROBAR", 0 0, L_0x7fffc10671e0;  1 drivers
E_0x7fffc0e4b3a0 .event edge, v0x7fffc0f782b0_0;
E_0x7fffc0e49a00 .event edge, v0x7fffc10595e0_0, v0x7fffc1058f70_0;
E_0x7fffc0e49b40 .event edge, v0x7fffc105d6d0_0;
E_0x7fffc0e49d90 .event edge, v0x7fffc105d890_0;
S_0x7fffc0f82b90 .scope module, "datamem" "mux" 3 81, 4 5 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffc1001ed0_0 .net "DATA0", 7 0, v0x7fffc10584a0_0;  alias, 1 drivers
v0x7fffc1003110_0 .net "DATA1", 7 0, v0x7fffc1061d10_0;  alias, 1 drivers
v0x7fffc0f66f70_0 .var "OUT", 7 0;
v0x7fffc0f71220_0 .net "SELECT", 0 0, v0x7fffc10594a0_0;  alias, 1 drivers
E_0x7fffc1022240 .event edge, v0x7fffc0f71220_0, v0x7fffc1003110_0, v0x7fffc1001ed0_0;
S_0x7fffc0f83d70 .scope module, "my2scomplement" "complementer" 3 137, 5 4 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "complement"
v0x7fffc0f71320_0 .var *"_s0", 7 0; Local signal
v0x7fffc0f70be0_0 .var "complement", 7 0;
v0x7fffc0f70ce0_0 .net "data", 7 0, v0x7fffc105bbb0_0;  alias, 1 drivers
E_0x7fffc0f794b0 .event edge, v0x7fffc0f70ce0_0;
S_0x7fffc0f899d0 .scope module, "myalu" "alu" 3 151, 6 69 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /OUTPUT 1 "ZERO"
    .port_info 4 /INPUT 3 "SELECT"
v0x7fffc1057e30_0 .net "ADDwire", 7 0, v0x7fffc0f77300_0;  1 drivers
v0x7fffc1057f10_0 .net "ANDwire", 7 0, v0x7fffc0f760d0_0;  1 drivers
v0x7fffc1057fb0_0 .net "ASwire", 7 0, v0x7fffc1026d40_0;  1 drivers
v0x7fffc10580b0_0 .net "DATA1", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc1058150_0 .net "DATA2", 7 0, v0x7fffc105a3a0_0;  alias, 1 drivers
v0x7fffc1058240_0 .net "FWwire", 7 0, v0x7fffc0f74970_0;  1 drivers
v0x7fffc1058300_0 .net "LSwire", 7 0, v0x7fffc10354a0_0;  1 drivers
v0x7fffc10583d0_0 .net "ORwire", 7 0, v0x7fffc0fcdff0_0;  1 drivers
v0x7fffc10584a0_0 .var "RESULT", 7 0;
v0x7fffc1058570_0 .net "ROwire", 7 0, v0x7fffc10578e0_0;  1 drivers
v0x7fffc1058640_0 .net "RSwire", 7 0, v0x7fffc10467d0_0;  1 drivers
v0x7fffc1058710_0 .net "SELECT", 2 0, v0x7fffc1058d20_0;  alias, 1 drivers
v0x7fffc10587d0_0 .var "ZERO", 0 0;
E_0x7fffc0f78620 .event edge, v0x7fffc1001ed0_0;
E_0x7fffc0f78660/0 .event edge, v0x7fffc1058710_0, v0x7fffc0f74970_0, v0x7fffc0f77300_0, v0x7fffc0f760d0_0;
E_0x7fffc0f78660/1 .event edge, v0x7fffc0fcdff0_0, v0x7fffc10354a0_0, v0x7fffc10467d0_0, v0x7fffc1026d40_0;
E_0x7fffc0f78660/2 .event edge, v0x7fffc10578e0_0;
E_0x7fffc0f78660 .event/or E_0x7fffc0f78660/0, E_0x7fffc0f78660/1, E_0x7fffc0f78660/2;
L_0x7fffc1070030 .part v0x7fffc105a3a0_0, 0, 3;
L_0x7fffc107a9c0 .part v0x7fffc105a3a0_0, 0, 3;
L_0x7fffc1084ce0 .part v0x7fffc105a3a0_0, 0, 3;
L_0x7fffc108f5c0 .part v0x7fffc105a3a0_0, 0, 3;
S_0x7fffc0f8abd0 .scope module, "myADD" "ADD_Module" 6 78, 7 40 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc0f782b0_0 .net "DATA1", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc0f723b0_0 .net "DATA2", 7 0, v0x7fffc105a3a0_0;  alias, 1 drivers
v0x7fffc0f77300_0 .var "RESULT", 7 0;
E_0x7fffc0f78230 .event edge, v0x7fffc0f723b0_0, v0x7fffc0f782b0_0;
S_0x7fffc0f8bdd0 .scope module, "myAND" "AND_Module" 6 79, 8 39 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc0f76f60_0 .net "DATA1", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc0f76030_0 .net "DATA2", 7 0, v0x7fffc105a3a0_0;  alias, 1 drivers
v0x7fffc0f760d0_0 .var "RESULT", 7 0;
S_0x7fffc0f75c40 .scope module, "myFORWARD" "FORWARD_Module" 6 77, 9 34 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x7fffc0f74e10_0 .net "DATA2", 7 0, v0x7fffc105a3a0_0;  alias, 1 drivers
v0x7fffc0f74970_0 .var "RESULT", 7 0;
E_0x7fffc0f74dd0 .event edge, v0x7fffc0f723b0_0;
S_0x7fffc0f73a90 .scope module, "myOR" "OR_Module" 6 80, 10 39 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc0fc5230_0 .net "DATA1", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc0fcdf30_0 .net "DATA2", 7 0, v0x7fffc105a3a0_0;  alias, 1 drivers
v0x7fffc0fcdff0_0 .var "RESULT", 7 0;
S_0x7fffc0fcdb60 .scope module, "myarithshifter" "RIGHTSHIFTER" 6 83, 11 96 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7fa112b10330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffc1026b20_0 .net "A", 0 0, L_0x7fa112b10330;  1 drivers
L_0x7fa112b10378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc1026be0_0 .net "C", 0 0, L_0x7fa112b10378;  1 drivers
v0x7fffc1026ca0_0 .net "DATA", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc1026d40_0 .var "OUT", 7 0;
v0x7fffc1026e00_0 .net "S", 2 0, L_0x7fffc1084ce0;  1 drivers
v0x7fffc1026ee0_0 .net "WIRE1", 7 0, L_0x7fffc107d380;  1 drivers
v0x7fffc1026ff0_0 .net "WIRE2", 7 0, L_0x7fffc1080a20;  1 drivers
v0x7fffc1027100_0 .net "WIRE3", 7 0, L_0x7fffc1084690;  1 drivers
E_0x7fffc0fccd80 .event edge, v0x7fffc0f782b0_0, v0x7fffc1026e00_0, v0x7fffc0fda0d0_0, v0x7fffc0fe4af0_0;
L_0x7fffc107da00 .part L_0x7fffc1084ce0, 0, 1;
L_0x7fffc1081010 .part L_0x7fffc1084ce0, 1, 1;
L_0x7fffc1084c40 .part L_0x7fffc1084ce0, 2, 1;
S_0x7fffc0fcc870 .scope module, "shift0_" "one_BITSHIFT_1" 11 111, 11 43 0, S_0x7fffc0fcdb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc0fcf0f0_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc0fcf190_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc0fc3850_0 .net "S", 0 0, L_0x7fffc107da00;  1 drivers
v0x7fffc0fc3920_0 .net "X", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc0fc3560_0 .net "Y", 7 0, L_0x7fffc107d380;  alias, 1 drivers
L_0x7fffc107aeb0 .part v0x7fffc105b9c0_0, 0, 1;
L_0x7fffc107afa0 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc107b090 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc107b430 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc107b550 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc107b8f0 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc107ba20 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc107c000 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc107c140 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc107c510 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc107c600 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc107c980 .part v0x7fffc105b9c0_0, 2, 1;
L_0x7fffc107cae0 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc107ceb0 .part v0x7fffc105b9c0_0, 1, 1;
L_0x7fffc107d020 .part v0x7fffc105b9c0_0, 2, 1;
LS_0x7fffc107d380_0_0 .concat8 [ 1 1 1 1], L_0x7fffc107d240, L_0x7fffc107cd70, L_0x7fffc107c840, L_0x7fffc107c3d0;
LS_0x7fffc107d380_0_4 .concat8 [ 1 1 1 1], L_0x7fffc107bec0, L_0x7fffc107b7e0, L_0x7fffc107b320, L_0x7fffc107ad10;
L_0x7fffc107d380 .concat8 [ 4 4 0 0], LS_0x7fffc107d380_0_0, LS_0x7fffc107d380_0_4;
L_0x7fffc107d780 .part v0x7fffc105b9c0_0, 0, 1;
L_0x7fffc107d870 .part v0x7fffc105b9c0_0, 1, 1;
S_0x7fffc0fcb5a0 .scope module, "bit0" "one_" 11 57, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107ca70 .functor AND 1, L_0x7fffc107d110, L_0x7fffc107d780, C4<1>, C4<1>;
L_0x7fffc107d110 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107d1d0 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107d870, C4<1>, C4<1>;
L_0x7fffc107d240 .functor OR 1, L_0x7fffc107ca70, L_0x7fffc107d1d0, C4<0>, C4<0>;
v0x7fffc0fca6a0_0 .net "AND1OUT", 0 0, L_0x7fffc107ca70;  1 drivers
v0x7fffc0fca780_0 .net "AND2OUT", 0 0, L_0x7fffc107d1d0;  1 drivers
v0x7fffc0fc49f0_0 .net "IN0", 0 0, L_0x7fffc107d780;  1 drivers
v0x7fffc0fc4ac0_0 .net "IN1", 0 0, L_0x7fffc107d870;  1 drivers
v0x7fffc0fca2c0_0 .net "OUT", 0 0, L_0x7fffc107d240;  1 drivers
v0x7fffc0fca380_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fc9f10_0 .net *"_s0", 0 0, L_0x7fffc107d110;  1 drivers
S_0x7fffc0fc8a60 .scope module, "bit1" "one_" 11 56, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107cbd0 .functor AND 1, L_0x7fffc107cc40, L_0x7fffc107ceb0, C4<1>, C4<1>;
L_0x7fffc107cc40 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107cd00 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107d020, C4<1>, C4<1>;
L_0x7fffc107cd70 .functor OR 1, L_0x7fffc107cbd0, L_0x7fffc107cd00, C4<0>, C4<0>;
v0x7fffc0fc82d0_0 .net "AND1OUT", 0 0, L_0x7fffc107cbd0;  1 drivers
v0x7fffc0fc8390_0 .net "AND2OUT", 0 0, L_0x7fffc107cd00;  1 drivers
v0x7fffc0fc6e20_0 .net "IN0", 0 0, L_0x7fffc107ceb0;  1 drivers
v0x7fffc0fc6ef0_0 .net "IN1", 0 0, L_0x7fffc107d020;  1 drivers
v0x7fffc0fc6690_0 .net "OUT", 0 0, L_0x7fffc107cd70;  1 drivers
v0x7fffc0fba930_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fba9d0_0 .net *"_s0", 0 0, L_0x7fffc107cc40;  1 drivers
S_0x7fffc0fc23a0 .scope module, "bit2" "one_" 11 55, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107c6a0 .functor AND 1, L_0x7fffc107c710, L_0x7fffc107c980, C4<1>, C4<1>;
L_0x7fffc107c710 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107c7d0 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107cae0, C4<1>, C4<1>;
L_0x7fffc107c840 .functor OR 1, L_0x7fffc107c6a0, L_0x7fffc107c7d0, C4<0>, C4<0>;
v0x7fffc0fc1fe0_0 .net "AND1OUT", 0 0, L_0x7fffc107c6a0;  1 drivers
v0x7fffc0fc2080_0 .net "AND2OUT", 0 0, L_0x7fffc107c7d0;  1 drivers
v0x7fffc0fc10d0_0 .net "IN0", 0 0, L_0x7fffc107c980;  1 drivers
v0x7fffc0fc11c0_0 .net "IN1", 0 0, L_0x7fffc107cae0;  1 drivers
v0x7fffc0fc0d00_0 .net "OUT", 0 0, L_0x7fffc107c840;  1 drivers
v0x7fffc0fbfe00_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fbfef0_0 .net *"_s0", 0 0, L_0x7fffc107c710;  1 drivers
S_0x7fffc0fba140 .scope module, "bit3" "one_" 11 54, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107c230 .functor AND 1, L_0x7fffc107c2a0, L_0x7fffc107c510, C4<1>, C4<1>;
L_0x7fffc107c2a0 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107c360 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107c600, C4<1>, C4<1>;
L_0x7fffc107c3d0 .functor OR 1, L_0x7fffc107c230, L_0x7fffc107c360, C4<0>, C4<0>;
v0x7fffc0fbeb30_0 .net "AND1OUT", 0 0, L_0x7fffc107c230;  1 drivers
v0x7fffc0fbebf0_0 .net "AND2OUT", 0 0, L_0x7fffc107c360;  1 drivers
v0x7fffc0fbe740_0 .net "IN0", 0 0, L_0x7fffc107c510;  1 drivers
v0x7fffc0fbe7e0_0 .net "IN1", 0 0, L_0x7fffc107c600;  1 drivers
v0x7fffc0fbd860_0 .net "OUT", 0 0, L_0x7fffc107c3d0;  1 drivers
v0x7fffc0fbd470_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fbd510_0 .net *"_s0", 0 0, L_0x7fffc107c2a0;  1 drivers
S_0x7fffc0fbc570 .scope module, "bit4" "one_" 11 53, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107bb10 .functor AND 1, L_0x7fffc107bb80, L_0x7fffc107c000, C4<1>, C4<1>;
L_0x7fffc107bb80 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107be50 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107c140, C4<1>, C4<1>;
L_0x7fffc107bec0 .functor OR 1, L_0x7fffc107bb10, L_0x7fffc107be50, C4<0>, C4<0>;
v0x7fffc0fbc200_0 .net "AND1OUT", 0 0, L_0x7fffc107bb10;  1 drivers
v0x7fffc0fbbde0_0 .net "AND2OUT", 0 0, L_0x7fffc107be50;  1 drivers
v0x7fffc0fbbea0_0 .net "IN0", 0 0, L_0x7fffc107c000;  1 drivers
v0x7fffc0fb0930_0 .net "IN1", 0 0, L_0x7fffc107c140;  1 drivers
v0x7fffc0fb09f0_0 .net "OUT", 0 0, L_0x7fffc107bec0;  1 drivers
v0x7fffc0fb0550_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fb05f0_0 .net *"_s0", 0 0, L_0x7fffc107bb80;  1 drivers
S_0x7fffc0fb7a30 .scope module, "bit5" "one_" 11 52, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107b640 .functor AND 1, L_0x7fffc107b6b0, L_0x7fffc107b8f0, C4<1>, C4<1>;
L_0x7fffc107b6b0 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107b770 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107ba20, C4<1>, C4<1>;
L_0x7fffc107b7e0 .functor OR 1, L_0x7fffc107b640, L_0x7fffc107b770, C4<0>, C4<0>;
v0x7fffc0fb76b0_0 .net "AND1OUT", 0 0, L_0x7fffc107b640;  1 drivers
v0x7fffc0fb6760_0 .net "AND2OUT", 0 0, L_0x7fffc107b770;  1 drivers
v0x7fffc0fb6820_0 .net "IN0", 0 0, L_0x7fffc107b8f0;  1 drivers
v0x7fffc0fb6370_0 .net "IN1", 0 0, L_0x7fffc107ba20;  1 drivers
v0x7fffc0fb6430_0 .net "OUT", 0 0, L_0x7fffc107b7e0;  1 drivers
v0x7fffc0fb5490_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fb5530_0 .net *"_s0", 0 0, L_0x7fffc107b6b0;  1 drivers
S_0x7fffc0fb0140 .scope module, "bit6" "one_" 11 51, 11 12 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107b180 .functor AND 1, L_0x7fffc107b1f0, L_0x7fffc107b430, C4<1>, C4<1>;
L_0x7fffc107b1f0 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107b2b0 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107b550, C4<1>, C4<1>;
L_0x7fffc107b320 .functor OR 1, L_0x7fffc107b180, L_0x7fffc107b2b0, C4<0>, C4<0>;
v0x7fffc0fb5160_0 .net "AND1OUT", 0 0, L_0x7fffc107b180;  1 drivers
v0x7fffc0fb41c0_0 .net "AND2OUT", 0 0, L_0x7fffc107b2b0;  1 drivers
v0x7fffc0fb4280_0 .net "IN0", 0 0, L_0x7fffc107b430;  1 drivers
v0x7fffc0fb3dd0_0 .net "IN1", 0 0, L_0x7fffc107b550;  1 drivers
v0x7fffc0fb3e90_0 .net "OUT", 0 0, L_0x7fffc107b320;  1 drivers
v0x7fffc0faecd0_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0ff08c0_0 .net *"_s0", 0 0, L_0x7fffc107b1f0;  1 drivers
S_0x7fffc0fe4d30 .scope module, "bit7" "two" 11 50, 11 27 0, S_0x7fffc0fcc870;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc107aa60 .functor AND 1, L_0x7fffc107da00, L_0x7fa112b10378, L_0x7fffc107aeb0, C4<1>;
L_0x7fffc107aad0 .functor AND 1, L_0x7fffc107da00, L_0x7fffc107ab40, L_0x7fa112b10330, L_0x7fffc107afa0;
L_0x7fffc107ab40 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc107abb0 .functor AND 1, L_0x7fffc107ac50, L_0x7fffc107b090, C4<1>, C4<1>;
L_0x7fffc107ac50 .functor NOT 1, L_0x7fffc107da00, C4<0>, C4<0>, C4<0>;
L_0x7fffc107ad10 .functor OR 1, L_0x7fffc107aa60, L_0x7fffc107aad0, L_0x7fffc107abb0, C4<0>;
v0x7fffc0fe4af0_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc0fda0d0_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc0fda190_0 .net "OUT", 0 0, L_0x7fffc107ad10;  1 drivers
v0x7fffc0fadf00_0 .net "S", 0 0, L_0x7fffc107da00;  alias, 1 drivers
v0x7fffc0fadfa0_0 .net "WIRE1", 0 0, L_0x7fffc107aa60;  1 drivers
v0x7fffc0fa2370_0 .net "WIRE2", 0 0, L_0x7fffc107aad0;  1 drivers
v0x7fffc0fa2430_0 .net "WIRE3", 0 0, L_0x7fffc107abb0;  1 drivers
v0x7fffc0fa2100_0 .net "X0", 0 0, L_0x7fffc107aeb0;  1 drivers
v0x7fffc0fa21c0_0 .net "X1", 0 0, L_0x7fffc107afa0;  1 drivers
v0x7fffc0f8d2f0_0 .net "X2", 0 0, L_0x7fffc107b090;  1 drivers
v0x7fffc0f8d3b0_0 .net *"_s0", 0 0, L_0x7fffc107ab40;  1 drivers
v0x7fffc0fcf3e0_0 .net *"_s2", 0 0, L_0x7fffc107ac50;  1 drivers
S_0x7fffc0fadc10 .scope module, "shift1_" "one_BITSHIFT_2" 11 112, 11 61 0, S_0x7fffc0fcdb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc0e5bda0_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc0e5be60_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc0e5bf20_0 .net "S", 0 0, L_0x7fffc1081010;  1 drivers
v0x7fffc0e5c0d0_0 .net "X", 7 0, L_0x7fffc107d380;  alias, 1 drivers
v0x7fffc0e5fb20_0 .net "Y", 7 0, L_0x7fffc1080a20;  alias, 1 drivers
L_0x7fffc107df40 .part L_0x7fffc107d380, 1, 1;
L_0x7fffc107e030 .part L_0x7fffc107d380, 7, 1;
L_0x7fffc107e0d0 .part L_0x7fffc107d380, 7, 1;
L_0x7fffc107e7d0 .part L_0x7fffc107d380, 0, 1;
L_0x7fffc107e8f0 .part L_0x7fffc107d380, 7, 1;
L_0x7fffc107e9e0 .part L_0x7fffc107d380, 6, 1;
L_0x7fffc107efd0 .part L_0x7fffc107d380, 5, 1;
L_0x7fffc107f0c0 .part L_0x7fffc107d380, 7, 1;
L_0x7fffc107f4e0 .part L_0x7fffc107d380, 4, 1;
L_0x7fffc107f5d0 .part L_0x7fffc107d380, 6, 1;
L_0x7fffc107f950 .part L_0x7fffc107d380, 3, 1;
L_0x7fffc107fa40 .part L_0x7fffc107d380, 5, 1;
L_0x7fffc107fe80 .part L_0x7fffc107d380, 2, 1;
L_0x7fffc1016650 .part L_0x7fffc107d380, 4, 1;
L_0x7fffc10804a0 .part L_0x7fffc107d380, 1, 1;
L_0x7fffc1080590 .part L_0x7fffc107d380, 3, 1;
LS_0x7fffc1080a20_0_0 .concat8 [ 1 1 1 1], L_0x7fffc10808b0, L_0x7fffc1080330, L_0x7fffc107fd40, L_0x7fffc107f810;
LS_0x7fffc1080a20_0_4 .concat8 [ 1 1 1 1], L_0x7fffc107f3a0, L_0x7fffc107eec0, L_0x7fffc107e630, L_0x7fffc107dda0;
L_0x7fffc1080a20 .concat8 [ 4 4 0 0], LS_0x7fffc1080a20_0_0, LS_0x7fffc1080a20_0_4;
L_0x7fffc1080d90 .part L_0x7fffc107d380, 0, 1;
L_0x7fffc1080f20 .part L_0x7fffc107d380, 2, 1;
S_0x7fffc0fb8bf0 .scope module, "bit0" "one_" 11 74, 11 12 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1080710 .functor AND 1, L_0x7fffc1080780, L_0x7fffc1080d90, C4<1>, C4<1>;
L_0x7fffc1080780 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc1080840 .functor AND 1, L_0x7fffc1081010, L_0x7fffc1080f20, C4<1>, C4<1>;
L_0x7fffc10808b0 .functor OR 1, L_0x7fffc1080710, L_0x7fffc1080840, C4<0>, C4<0>;
v0x7fffc0fc36a0_0 .net "AND1OUT", 0 0, L_0x7fffc1080710;  1 drivers
v0x7fffc0fe62e0_0 .net "AND2OUT", 0 0, L_0x7fffc1080840;  1 drivers
v0x7fffc0fe6380_0 .net "IN0", 0 0, L_0x7fffc1080d90;  1 drivers
v0x7fffc0fe6450_0 .net "IN1", 0 0, L_0x7fffc1080f20;  1 drivers
v0x7fffc0fe9b60_0 .net "OUT", 0 0, L_0x7fffc10808b0;  1 drivers
v0x7fffc0fe9c70_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0fe7f20_0 .net *"_s0", 0 0, L_0x7fffc1080780;  1 drivers
S_0x7fffc0fdba30 .scope module, "bit1" "one_" 11 73, 11 12 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107fb30 .functor AND 1, L_0x7fffc1080200, L_0x7fffc10804a0, C4<1>, C4<1>;
L_0x7fffc1080200 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc10802c0 .functor AND 1, L_0x7fffc1081010, L_0x7fffc1080590, C4<1>, C4<1>;
L_0x7fffc1080330 .functor OR 1, L_0x7fffc107fb30, L_0x7fffc10802c0, C4<0>, C4<0>;
v0x7fffc0fe8080_0 .net "AND1OUT", 0 0, L_0x7fffc107fb30;  1 drivers
v0x7fffc0fda3f0_0 .net "AND2OUT", 0 0, L_0x7fffc10802c0;  1 drivers
v0x7fffc0fda4b0_0 .net "IN0", 0 0, L_0x7fffc10804a0;  1 drivers
v0x7fffc0fa3920_0 .net "IN1", 0 0, L_0x7fffc1080590;  1 drivers
v0x7fffc0fa39e0_0 .net "OUT", 0 0, L_0x7fffc1080330;  1 drivers
v0x7fffc0fa71a0_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0fa7240_0 .net *"_s0", 0 0, L_0x7fffc1080200;  1 drivers
S_0x7fffc0fa5560 .scope module, "bit2" "one_" 11 72, 11 12 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107fba0 .functor AND 1, L_0x7fffc107fc10, L_0x7fffc107fe80, C4<1>, C4<1>;
L_0x7fffc107fc10 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc107fcd0 .functor AND 1, L_0x7fffc1081010, L_0x7fffc1016650, C4<1>, C4<1>;
L_0x7fffc107fd40 .functor OR 1, L_0x7fffc107fba0, L_0x7fffc107fcd0, C4<0>, C4<0>;
v0x7fffc0f990f0_0 .net "AND1OUT", 0 0, L_0x7fffc107fba0;  1 drivers
v0x7fffc0f991b0_0 .net "AND2OUT", 0 0, L_0x7fffc107fcd0;  1 drivers
v0x7fffc0f97ab0_0 .net "IN0", 0 0, L_0x7fffc107fe80;  1 drivers
v0x7fffc0f97b80_0 .net "IN1", 0 0, L_0x7fffc1016650;  1 drivers
v0x7fffc0f97810_0 .net "OUT", 0 0, L_0x7fffc107fd40;  1 drivers
v0x7fffc0f97920_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0fc4e00_0 .net *"_s0", 0 0, L_0x7fffc107fc10;  1 drivers
S_0x7fffc0fc8680 .scope module, "bit3" "one_" 11 71, 11 12 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107f6c0 .functor AND 1, L_0x7fffc107f730, L_0x7fffc107f950, C4<1>, C4<1>;
L_0x7fffc107f730 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc107f7a0 .functor AND 1, L_0x7fffc1081010, L_0x7fffc107fa40, C4<1>, C4<1>;
L_0x7fffc107f810 .functor OR 1, L_0x7fffc107f6c0, L_0x7fffc107f7a0, C4<0>, C4<0>;
v0x7fffc0fc4f60_0 .net "AND1OUT", 0 0, L_0x7fffc107f6c0;  1 drivers
v0x7fffc0fc6a40_0 .net "AND2OUT", 0 0, L_0x7fffc107f7a0;  1 drivers
v0x7fffc0fc6b00_0 .net "IN0", 0 0, L_0x7fffc107f950;  1 drivers
v0x7fffc0fba550_0 .net "IN1", 0 0, L_0x7fffc107fa40;  1 drivers
v0x7fffc0fba610_0 .net "OUT", 0 0, L_0x7fffc107f810;  1 drivers
v0x7fffc0fb8f10_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0fb8fb0_0 .net *"_s0", 0 0, L_0x7fffc107f730;  1 drivers
S_0x7fffc0e6ca10 .scope module, "bit4" "one_" 11 70, 11 12 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107f200 .functor AND 1, L_0x7fffc107f270, L_0x7fffc107f4e0, C4<1>, C4<1>;
L_0x7fffc107f270 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc107f330 .functor AND 1, L_0x7fffc1081010, L_0x7fffc107f5d0, C4<1>, C4<1>;
L_0x7fffc107f3a0 .functor OR 1, L_0x7fffc107f200, L_0x7fffc107f330, C4<0>, C4<0>;
v0x7fffc0e6cca0_0 .net "AND1OUT", 0 0, L_0x7fffc107f200;  1 drivers
v0x7fffc0e6f960_0 .net "AND2OUT", 0 0, L_0x7fffc107f330;  1 drivers
v0x7fffc0e6fa20_0 .net "IN0", 0 0, L_0x7fffc107f4e0;  1 drivers
v0x7fffc0e6faf0_0 .net "IN1", 0 0, L_0x7fffc107f5d0;  1 drivers
v0x7fffc0e6fbb0_0 .net "OUT", 0 0, L_0x7fffc107f3a0;  1 drivers
v0x7fffc0e6fcc0_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0e8e360_0 .net *"_s0", 0 0, L_0x7fffc107f270;  1 drivers
S_0x7fffc0e8e4c0 .scope module, "bit5" "one_" 11 69, 11 12 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107eb10 .functor AND 1, L_0x7fffc107eb80, L_0x7fffc107efd0, C4<1>, C4<1>;
L_0x7fffc107eb80 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc107ec40 .functor AND 1, L_0x7fffc1081010, L_0x7fffc107f0c0, C4<1>, C4<1>;
L_0x7fffc107eec0 .functor OR 1, L_0x7fffc107eb10, L_0x7fffc107ec40, C4<0>, C4<0>;
v0x7fffc0e76190_0 .net "AND1OUT", 0 0, L_0x7fffc107eb10;  1 drivers
v0x7fffc0e76270_0 .net "AND2OUT", 0 0, L_0x7fffc107ec40;  1 drivers
v0x7fffc0e76330_0 .net "IN0", 0 0, L_0x7fffc107efd0;  1 drivers
v0x7fffc0e76400_0 .net "IN1", 0 0, L_0x7fffc107f0c0;  1 drivers
v0x7fffc0e764c0_0 .net "OUT", 0 0, L_0x7fffc107eec0;  1 drivers
v0x7fffc0e94c00_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0e94ca0_0 .net *"_s0", 0 0, L_0x7fffc107eb80;  1 drivers
S_0x7fffc0e94e00 .scope module, "bit6" "two" 11 68, 11 27 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc107e1c0 .functor AND 1, L_0x7fffc1081010, L_0x7fa112b10378, L_0x7fffc107e7d0, C4<1>;
L_0x7fffc107e230 .functor AND 1, L_0x7fffc1081010, L_0x7fffc107e2a0, L_0x7fa112b10330, L_0x7fffc107e8f0;
L_0x7fffc107e2a0 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc1025c70 .functor AND 1, L_0x7fffc107e570, L_0x7fffc107e9e0, C4<1>, C4<1>;
L_0x7fffc107e570 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc107e630 .functor OR 1, L_0x7fffc107e1c0, L_0x7fffc107e230, L_0x7fffc1025c70, C4<0>;
v0x7fffc0ea2d80_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc0ea2e90_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc0ea2fa0_0 .net "OUT", 0 0, L_0x7fffc107e630;  1 drivers
v0x7fffc0eab280_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0eab320_0 .net "WIRE1", 0 0, L_0x7fffc107e1c0;  1 drivers
v0x7fffc0eab410_0 .net "WIRE2", 0 0, L_0x7fffc107e230;  1 drivers
v0x7fffc0eab4d0_0 .net "WIRE3", 0 0, L_0x7fffc1025c70;  1 drivers
v0x7fffc0eab590_0 .net "X0", 0 0, L_0x7fffc107e7d0;  1 drivers
v0x7fffc0ec02c0_0 .net "X1", 0 0, L_0x7fffc107e8f0;  1 drivers
v0x7fffc0ec0380_0 .net "X2", 0 0, L_0x7fffc107e9e0;  1 drivers
v0x7fffc0ec0440_0 .net *"_s0", 0 0, L_0x7fffc107e2a0;  1 drivers
v0x7fffc0ec0520_0 .net *"_s2", 0 0, L_0x7fffc107e570;  1 drivers
S_0x7fffc0ec9ec0 .scope module, "bit7" "two" 11 67, 11 27 0, S_0x7fffc0fadc10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc107daa0 .functor AND 1, L_0x7fffc1081010, L_0x7fa112b10378, L_0x7fffc107df40, C4<1>;
L_0x7fffc107db10 .functor AND 1, L_0x7fffc1081010, L_0x7fffc107db80, L_0x7fa112b10330, L_0x7fffc107e030;
L_0x7fffc107db80 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc107dc40 .functor AND 1, L_0x7fffc107dce0, L_0x7fffc107e0d0, C4<1>, C4<1>;
L_0x7fffc107dce0 .functor NOT 1, L_0x7fffc1081010, C4<0>, C4<0>, C4<0>;
L_0x7fffc107dda0 .functor OR 1, L_0x7fffc107daa0, L_0x7fffc107db10, L_0x7fffc107dc40, C4<0>;
v0x7fffc0eca0f0_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc0eca190_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc0e8f610_0 .net "OUT", 0 0, L_0x7fffc107dda0;  1 drivers
v0x7fffc0e8f6b0_0 .net "S", 0 0, L_0x7fffc1081010;  alias, 1 drivers
v0x7fffc0e8f750_0 .net "WIRE1", 0 0, L_0x7fffc107daa0;  1 drivers
v0x7fffc0e8f840_0 .net "WIRE2", 0 0, L_0x7fffc107db10;  1 drivers
v0x7fffc0e8f900_0 .net "WIRE3", 0 0, L_0x7fffc107dc40;  1 drivers
v0x7fffc0e4d340_0 .net "X0", 0 0, L_0x7fffc107df40;  1 drivers
v0x7fffc0e4d400_0 .net "X1", 0 0, L_0x7fffc107e030;  1 drivers
v0x7fffc0e4d4c0_0 .net "X2", 0 0, L_0x7fffc107e0d0;  1 drivers
v0x7fffc0e4d580_0 .net *"_s0", 0 0, L_0x7fffc107db80;  1 drivers
v0x7fffc0e4d660_0 .net *"_s2", 0 0, L_0x7fffc107dce0;  1 drivers
S_0x7fffc0e5fc60 .scope module, "shift2_" "one_BITSHIFT_3" 11 113, 11 78 0, S_0x7fffc0fcdb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc1026610_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc10266d0_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc1026790_0 .net "S", 0 0, L_0x7fffc1084c40;  1 drivers
v0x7fffc1026940_0 .net "X", 7 0, L_0x7fffc1080a20;  alias, 1 drivers
v0x7fffc10269e0_0 .net "Y", 7 0, L_0x7fffc1084690;  alias, 1 drivers
L_0x7fffc1081560 .part L_0x7fffc1080a20, 3, 1;
L_0x7fffc1081650 .part L_0x7fffc1080a20, 7, 1;
L_0x7fffc10816f0 .part L_0x7fffc1080a20, 7, 1;
L_0x7fffc1081c70 .part L_0x7fffc1080a20, 2, 1;
L_0x7fffc1081d90 .part L_0x7fffc1080a20, 7, 1;
L_0x7fffc1081e80 .part L_0x7fffc1080a20, 6, 1;
L_0x7fffc10827e0 .part L_0x7fffc1080a20, 1, 1;
L_0x7fffc10828d0 .part L_0x7fffc1080a20, 7, 1;
L_0x7fffc1082a10 .part L_0x7fffc1080a20, 5, 1;
L_0x7fffc1082ff0 .part L_0x7fffc1080a20, 0, 1;
L_0x7fffc10830e0 .part L_0x7fffc1080a20, 7, 1;
L_0x7fffc1083180 .part L_0x7fffc1080a20, 4, 1;
L_0x7fffc10835c0 .part L_0x7fffc1080a20, 3, 1;
L_0x7fffc0e5bfc0 .part L_0x7fffc1080a20, 7, 1;
L_0x7fffc1083bb0 .part L_0x7fffc1080a20, 2, 1;
L_0x7fffc1083ca0 .part L_0x7fffc1080a20, 6, 1;
L_0x7fffc1084100 .part L_0x7fffc1080a20, 1, 1;
L_0x7fffc10841f0 .part L_0x7fffc1080a20, 5, 1;
LS_0x7fffc1084690_0_0 .concat8 [ 1 1 1 1], L_0x7fffc1084520, L_0x7fffc1083fc0, L_0x7fffc1083a70, L_0x7fffc1083480;
LS_0x7fffc1084690_0_4 .concat8 [ 1 1 1 1], L_0x7fffc1082e60, L_0x7fffc1082610, L_0x7fffc1081ae0, L_0x7fffc1081400;
L_0x7fffc1084690 .concat8 [ 4 4 0 0], LS_0x7fffc1084690_0_0, LS_0x7fffc1084690_0_4;
L_0x7fffc1084a50 .part L_0x7fffc1080a20, 0, 1;
L_0x7fffc10842e0 .part L_0x7fffc1080a20, 4, 1;
S_0x7fffc0e63cb0 .scope module, "bit0" "one_" 11 91, 11 12 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1084380 .functor AND 1, L_0x7fffc10843f0, L_0x7fffc1084a50, C4<1>, C4<1>;
L_0x7fffc10843f0 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc10844b0 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc10842e0, C4<1>, C4<1>;
L_0x7fffc1084520 .functor OR 1, L_0x7fffc1084380, L_0x7fffc10844b0, C4<0>, C4<0>;
v0x7fffc0e63ea0_0 .net "AND1OUT", 0 0, L_0x7fffc1084380;  1 drivers
v0x7fffc0e63f80_0 .net "AND2OUT", 0 0, L_0x7fffc10844b0;  1 drivers
v0x7fffc0e5fde0_0 .net "IN0", 0 0, L_0x7fffc1084a50;  1 drivers
v0x7fffc0e680c0_0 .net "IN1", 0 0, L_0x7fffc10842e0;  1 drivers
v0x7fffc0e68180_0 .net "OUT", 0 0, L_0x7fffc1084520;  1 drivers
v0x7fffc0e68240_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc0e68300_0 .net *"_s0", 0 0, L_0x7fffc10843f0;  1 drivers
S_0x7fffc0e934b0 .scope module, "bit1" "one_" 11 90, 11 12 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1083e20 .functor AND 1, L_0x7fffc1083e90, L_0x7fffc1084100, C4<1>, C4<1>;
L_0x7fffc1083e90 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1083f50 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc10841f0, C4<1>, C4<1>;
L_0x7fffc1083fc0 .functor OR 1, L_0x7fffc1083e20, L_0x7fffc1083f50, C4<0>, C4<0>;
v0x7fffc0e936a0_0 .net "AND1OUT", 0 0, L_0x7fffc1083e20;  1 drivers
v0x7fffc0e93760_0 .net "AND2OUT", 0 0, L_0x7fffc1083f50;  1 drivers
v0x7fffc0e91560_0 .net "IN0", 0 0, L_0x7fffc1084100;  1 drivers
v0x7fffc0e91630_0 .net "IN1", 0 0, L_0x7fffc10841f0;  1 drivers
v0x7fffc0e916f0_0 .net "OUT", 0 0, L_0x7fffc1083fc0;  1 drivers
v0x7fffc0e91800_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc0e918a0_0 .net *"_s0", 0 0, L_0x7fffc1083e90;  1 drivers
S_0x7fffc0e0d340 .scope module, "bit2" "one_" 11 89, 11 12 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1083270 .functor AND 1, L_0x7fffc1083940, L_0x7fffc1083bb0, C4<1>, C4<1>;
L_0x7fffc1083940 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1083a00 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc1083ca0, C4<1>, C4<1>;
L_0x7fffc1083a70 .functor OR 1, L_0x7fffc1083270, L_0x7fffc1083a00, C4<0>, C4<0>;
v0x7fffc0e0d540_0 .net "AND1OUT", 0 0, L_0x7fffc1083270;  1 drivers
v0x7fffc0e0d5e0_0 .net "AND2OUT", 0 0, L_0x7fffc1083a00;  1 drivers
v0x7fffc0e0d6a0_0 .net "IN0", 0 0, L_0x7fffc1083bb0;  1 drivers
v0x7fffc0ed3090_0 .net "IN1", 0 0, L_0x7fffc1083ca0;  1 drivers
v0x7fffc0ed3150_0 .net "OUT", 0 0, L_0x7fffc1083a70;  1 drivers
v0x7fffc0ed3260_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc0ed3350_0 .net *"_s0", 0 0, L_0x7fffc1083940;  1 drivers
S_0x7fffc0e5d640 .scope module, "bit3" "one_" 11 88, 11 12 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10832e0 .functor AND 1, L_0x7fffc1083350, L_0x7fffc10835c0, C4<1>, C4<1>;
L_0x7fffc1083350 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1083410 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc0e5bfc0, C4<1>, C4<1>;
L_0x7fffc1083480 .functor OR 1, L_0x7fffc10832e0, L_0x7fffc1083410, C4<0>, C4<0>;
v0x7fffc0e5d880_0 .net "AND1OUT", 0 0, L_0x7fffc10832e0;  1 drivers
v0x7fffc0e5d960_0 .net "AND2OUT", 0 0, L_0x7fffc1083410;  1 drivers
v0x7fffc0e4bd30_0 .net "IN0", 0 0, L_0x7fffc10835c0;  1 drivers
v0x7fffc0e4bdd0_0 .net "IN1", 0 0, L_0x7fffc0e5bfc0;  1 drivers
v0x7fffc0e4be70_0 .net "OUT", 0 0, L_0x7fffc1083480;  1 drivers
v0x7fffc0e4bf80_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc0e4c020_0 .net *"_s0", 0 0, L_0x7fffc1083350;  1 drivers
S_0x7fffc10230f0 .scope module, "bit4" "two" 11 87, 11 27 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1082b00 .functor AND 1, L_0x7fffc1084c40, L_0x7fa112b10378, L_0x7fffc1082ff0, C4<1>;
L_0x7fffc1082b70 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc1082be0, L_0x7fa112b10330, L_0x7fffc10830e0;
L_0x7fffc1082be0 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc1082ca0 .functor AND 1, L_0x7fffc1082da0, L_0x7fffc1083180, C4<1>, C4<1>;
L_0x7fffc1082da0 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1082e60 .functor OR 1, L_0x7fffc1082b00, L_0x7fffc1082b70, L_0x7fffc1082ca0, C4<0>;
v0x7fffc10233c0_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc1023480_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc1023540_0 .net "OUT", 0 0, L_0x7fffc1082e60;  1 drivers
v0x7fffc10235e0_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc1023680_0 .net "WIRE1", 0 0, L_0x7fffc1082b00;  1 drivers
v0x7fffc1023720_0 .net "WIRE2", 0 0, L_0x7fffc1082b70;  1 drivers
v0x7fffc10237e0_0 .net "WIRE3", 0 0, L_0x7fffc1082ca0;  1 drivers
v0x7fffc10238a0_0 .net "X0", 0 0, L_0x7fffc1082ff0;  1 drivers
v0x7fffc1023960_0 .net "X1", 0 0, L_0x7fffc10830e0;  1 drivers
v0x7fffc1023ab0_0 .net "X2", 0 0, L_0x7fffc1083180;  1 drivers
v0x7fffc1023b70_0 .net *"_s0", 0 0, L_0x7fffc1082be0;  1 drivers
v0x7fffc1023c50_0 .net *"_s2", 0 0, L_0x7fffc1082da0;  1 drivers
S_0x7fffc1023e10 .scope module, "bit5" "two" 11 86, 11 27 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1081fb0 .functor AND 1, L_0x7fffc1084c40, L_0x7fa112b10378, L_0x7fffc10827e0, C4<1>;
L_0x7fffc1082020 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc1025aa0, L_0x7fa112b10330, L_0x7fffc10828d0;
L_0x7fffc1025aa0 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc10824b0 .functor AND 1, L_0x7fffc1082550, L_0x7fffc1082a10, C4<1>, C4<1>;
L_0x7fffc1082550 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1082610 .functor OR 1, L_0x7fffc1081fb0, L_0x7fffc1082020, L_0x7fffc10824b0, C4<0>;
v0x7fffc1024040_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc1024100_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc10241c0_0 .net "OUT", 0 0, L_0x7fffc1082610;  1 drivers
v0x7fffc1024260_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc1024300_0 .net "WIRE1", 0 0, L_0x7fffc1081fb0;  1 drivers
v0x7fffc10243f0_0 .net "WIRE2", 0 0, L_0x7fffc1082020;  1 drivers
v0x7fffc10244b0_0 .net "WIRE3", 0 0, L_0x7fffc10824b0;  1 drivers
v0x7fffc1024570_0 .net "X0", 0 0, L_0x7fffc10827e0;  1 drivers
v0x7fffc1024630_0 .net "X1", 0 0, L_0x7fffc10828d0;  1 drivers
v0x7fffc1024780_0 .net "X2", 0 0, L_0x7fffc1082a10;  1 drivers
v0x7fffc1024840_0 .net *"_s0", 0 0, L_0x7fffc1025aa0;  1 drivers
v0x7fffc1024920_0 .net *"_s2", 0 0, L_0x7fffc1082550;  1 drivers
S_0x7fffc1024ae0 .scope module, "bit6" "two" 11 85, 11 27 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc10817e0 .functor AND 1, L_0x7fffc1084c40, L_0x7fa112b10378, L_0x7fffc1081c70, C4<1>;
L_0x7fffc1081850 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc10818c0, L_0x7fa112b10330, L_0x7fffc1081d90;
L_0x7fffc10818c0 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc1081980 .functor AND 1, L_0x7fffc1081a20, L_0x7fffc1081e80, C4<1>, C4<1>;
L_0x7fffc1081a20 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1081ae0 .functor OR 1, L_0x7fffc10817e0, L_0x7fffc1081850, L_0x7fffc1081980, C4<0>;
v0x7fffc1024d10_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc1024dd0_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc1024e90_0 .net "OUT", 0 0, L_0x7fffc1081ae0;  1 drivers
v0x7fffc1024f30_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc1024fd0_0 .net "WIRE1", 0 0, L_0x7fffc10817e0;  1 drivers
v0x7fffc10250c0_0 .net "WIRE2", 0 0, L_0x7fffc1081850;  1 drivers
v0x7fffc1025180_0 .net "WIRE3", 0 0, L_0x7fffc1081980;  1 drivers
v0x7fffc1025240_0 .net "X0", 0 0, L_0x7fffc1081c70;  1 drivers
v0x7fffc1025300_0 .net "X1", 0 0, L_0x7fffc1081d90;  1 drivers
v0x7fffc1025450_0 .net "X2", 0 0, L_0x7fffc1081e80;  1 drivers
v0x7fffc1025510_0 .net *"_s0", 0 0, L_0x7fffc10818c0;  1 drivers
v0x7fffc10255f0_0 .net *"_s2", 0 0, L_0x7fffc1081a20;  1 drivers
S_0x7fffc10257b0 .scope module, "bit7" "two" 11 84, 11 27 0, S_0x7fffc0e5fc60;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1081100 .functor AND 1, L_0x7fffc1084c40, L_0x7fa112b10378, L_0x7fffc1081560, C4<1>;
L_0x7fffc1081170 .functor AND 1, L_0x7fffc1084c40, L_0x7fffc10811e0, L_0x7fa112b10330, L_0x7fffc1081650;
L_0x7fffc10811e0 .functor NOT 1, L_0x7fa112b10378, C4<0>, C4<0>, C4<0>;
L_0x7fffc10812a0 .functor AND 1, L_0x7fffc1081340, L_0x7fffc10816f0, C4<1>, C4<1>;
L_0x7fffc1081340 .functor NOT 1, L_0x7fffc1084c40, C4<0>, C4<0>, C4<0>;
L_0x7fffc1081400 .functor OR 1, L_0x7fffc1081100, L_0x7fffc1081170, L_0x7fffc10812a0, C4<0>;
v0x7fffc10259e0_0 .net "A", 0 0, L_0x7fa112b10330;  alias, 1 drivers
v0x7fffc1025bb0_0 .net "C", 0 0, L_0x7fa112b10378;  alias, 1 drivers
v0x7fffc1025d80_0 .net "OUT", 0 0, L_0x7fffc1081400;  1 drivers
v0x7fffc1025e20_0 .net "S", 0 0, L_0x7fffc1084c40;  alias, 1 drivers
v0x7fffc1025ec0_0 .net "WIRE1", 0 0, L_0x7fffc1081100;  1 drivers
v0x7fffc1025fb0_0 .net "WIRE2", 0 0, L_0x7fffc1081170;  1 drivers
v0x7fffc1026070_0 .net "WIRE3", 0 0, L_0x7fffc10812a0;  1 drivers
v0x7fffc1026130_0 .net "X0", 0 0, L_0x7fffc1081560;  1 drivers
v0x7fffc10261f0_0 .net "X1", 0 0, L_0x7fffc1081650;  1 drivers
v0x7fffc10262b0_0 .net "X2", 0 0, L_0x7fffc10816f0;  1 drivers
v0x7fffc1026370_0 .net *"_s0", 0 0, L_0x7fffc10811e0;  1 drivers
v0x7fffc1026450_0 .net *"_s2", 0 0, L_0x7fffc1081340;  1 drivers
S_0x7fffc1027240 .scope module, "myleftshifter" "LEFTLOGICSHIFT" 6 81, 12 80 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "S"
    .port_info 1 /INPUT 8 "DATA"
    .port_info 2 /OUTPUT 8 "OUT"
v0x7fffc10353e0_0 .net "DATA", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc10354a0_0 .var "OUT", 7 0;
v0x7fffc1035580_0 .net "OUT1", 7 0, L_0x7fffc106fa20;  1 drivers
v0x7fffc1035680_0 .net "S", 2 0, L_0x7fffc1070030;  1 drivers
v0x7fffc1035740_0 .net "WIRE1", 7 0, L_0x7fffc106a200;  1 drivers
v0x7fffc10358a0_0 .net "WIRE2", 7 0, L_0x7fffc106d040;  1 drivers
E_0x7fffc0fe9d30 .event edge, v0x7fffc0f782b0_0, v0x7fffc1035680_0;
L_0x7fffc106a740 .part L_0x7fffc1070030, 0, 1;
L_0x7fffc106d5c0 .part L_0x7fffc1070030, 1, 1;
L_0x7fffc106ff90 .part L_0x7fffc1070030, 2, 1;
S_0x7fffc10274c0 .scope module, "shift0" "ONEBITSHIFT_1" 12 90, 12 25 0, S_0x7fffc1027240;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffc102bb40_0 .net "S", 0 0, L_0x7fffc106a740;  1 drivers
v0x7fffc102bd10_0 .net "X", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc102bdd0_0 .net "Y", 7 0, L_0x7fffc106a200;  alias, 1 drivers
L_0x7fffc1067c40 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc1067d30 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc10680d0 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc10683d0 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc1068770 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc1068860 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc1068e50 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc1068f40 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc1069330 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc1069420 .part v0x7fffc105b9c0_0, 2, 1;
L_0x7fffc1069800 .part v0x7fffc105b9c0_0, 2, 1;
L_0x7fffc10698f0 .part v0x7fffc105b9c0_0, 1, 1;
L_0x7fffc1069d30 .part v0x7fffc105b9c0_0, 1, 1;
L_0x7fffc1069e20 .part v0x7fffc105b9c0_0, 0, 1;
LS_0x7fffc106a200_0_0 .concat8 [ 1 1 1 1], L_0x7fffc106a0c0, L_0x7fffc1069bf0, L_0x7fffc10696c0, L_0x7fffc1069220;
LS_0x7fffc106a200_0_4 .concat8 [ 1 1 1 1], L_0x7fffc1068d40, L_0x7fffc1068660, L_0x7fffc1067fc0, L_0x7fffc1067b30;
L_0x7fffc106a200 .concat8 [ 4 4 0 0], LS_0x7fffc106a200_0_0, LS_0x7fffc106a200_0_4;
L_0x7fffc106a570 .part v0x7fffc105b9c0_0, 0, 1;
S_0x7fffc1027720 .scope module, "bit0" "one" 12 39, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10699e0 .functor AND 1, L_0x7fffc1069f90, L_0x7fffc106a570, C4<1>, C4<1>;
L_0x7fffc1069f90 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fa112b100a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106a050 .functor AND 1, L_0x7fffc106a740, L_0x7fa112b100a8, C4<1>, C4<1>;
L_0x7fffc106a0c0 .functor OR 1, L_0x7fffc10699e0, L_0x7fffc106a050, C4<0>, C4<0>;
v0x7fffc1027980_0 .net "AND1OUT", 0 0, L_0x7fffc10699e0;  1 drivers
v0x7fffc1027a60_0 .net "AND2OUT", 0 0, L_0x7fffc106a050;  1 drivers
v0x7fffc1027b20_0 .net "IN0", 0 0, L_0x7fffc106a570;  1 drivers
v0x7fffc1027bc0_0 .net "IN1", 0 0, L_0x7fa112b100a8;  1 drivers
v0x7fffc1027c80_0 .net "OUT", 0 0, L_0x7fffc106a0c0;  1 drivers
v0x7fffc1027d90_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc1027e50_0 .net *"_s0", 0 0, L_0x7fffc1069f90;  1 drivers
S_0x7fffc1027fb0 .scope module, "bit1" "one" 12 38, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1069a50 .functor AND 1, L_0x7fffc1069ac0, L_0x7fffc1069d30, C4<1>, C4<1>;
L_0x7fffc1069ac0 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc1069b80 .functor AND 1, L_0x7fffc106a740, L_0x7fffc1069e20, C4<1>, C4<1>;
L_0x7fffc1069bf0 .functor OR 1, L_0x7fffc1069a50, L_0x7fffc1069b80, C4<0>, C4<0>;
v0x7fffc1028210_0 .net "AND1OUT", 0 0, L_0x7fffc1069a50;  1 drivers
v0x7fffc10282d0_0 .net "AND2OUT", 0 0, L_0x7fffc1069b80;  1 drivers
v0x7fffc1028390_0 .net "IN0", 0 0, L_0x7fffc1069d30;  1 drivers
v0x7fffc1028460_0 .net "IN1", 0 0, L_0x7fffc1069e20;  1 drivers
v0x7fffc1028520_0 .net "OUT", 0 0, L_0x7fffc1069bf0;  1 drivers
v0x7fffc1028630_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc10286d0_0 .net *"_s0", 0 0, L_0x7fffc1069ac0;  1 drivers
S_0x7fffc1028840 .scope module, "bit2" "one" 12 37, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1069570 .functor AND 1, L_0x7fffc10695e0, L_0x7fffc1069800, C4<1>, C4<1>;
L_0x7fffc10695e0 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc1069650 .functor AND 1, L_0x7fffc106a740, L_0x7fffc10698f0, C4<1>, C4<1>;
L_0x7fffc10696c0 .functor OR 1, L_0x7fffc1069570, L_0x7fffc1069650, C4<0>, C4<0>;
v0x7fffc1028ab0_0 .net "AND1OUT", 0 0, L_0x7fffc1069570;  1 drivers
v0x7fffc1028b70_0 .net "AND2OUT", 0 0, L_0x7fffc1069650;  1 drivers
v0x7fffc1028c30_0 .net "IN0", 0 0, L_0x7fffc1069800;  1 drivers
v0x7fffc1028d00_0 .net "IN1", 0 0, L_0x7fffc10698f0;  1 drivers
v0x7fffc1028dc0_0 .net "OUT", 0 0, L_0x7fffc10696c0;  1 drivers
v0x7fffc1028ed0_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc1028fc0_0 .net *"_s0", 0 0, L_0x7fffc10695e0;  1 drivers
S_0x7fffc1029120 .scope module, "bit3" "one" 12 36, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1069080 .functor AND 1, L_0x7fffc10690f0, L_0x7fffc1069330, C4<1>, C4<1>;
L_0x7fffc10690f0 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc10691b0 .functor AND 1, L_0x7fffc106a740, L_0x7fffc1069420, C4<1>, C4<1>;
L_0x7fffc1069220 .functor OR 1, L_0x7fffc1069080, L_0x7fffc10691b0, C4<0>, C4<0>;
v0x7fffc1029360_0 .net "AND1OUT", 0 0, L_0x7fffc1069080;  1 drivers
v0x7fffc1029440_0 .net "AND2OUT", 0 0, L_0x7fffc10691b0;  1 drivers
v0x7fffc1029500_0 .net "IN0", 0 0, L_0x7fffc1069330;  1 drivers
v0x7fffc10295a0_0 .net "IN1", 0 0, L_0x7fffc1069420;  1 drivers
v0x7fffc1029660_0 .net "OUT", 0 0, L_0x7fffc1069220;  1 drivers
v0x7fffc1029770_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc1029810_0 .net *"_s0", 0 0, L_0x7fffc10690f0;  1 drivers
S_0x7fffc1029970 .scope module, "bit4" "one" 12 35, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1068990 .functor AND 1, L_0x7fffc1068a00, L_0x7fffc1068e50, C4<1>, C4<1>;
L_0x7fffc1068a00 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc1068ac0 .functor AND 1, L_0x7fffc106a740, L_0x7fffc1068f40, C4<1>, C4<1>;
L_0x7fffc1068d40 .functor OR 1, L_0x7fffc1068990, L_0x7fffc1068ac0, C4<0>, C4<0>;
v0x7fffc1029c00_0 .net "AND1OUT", 0 0, L_0x7fffc1068990;  1 drivers
v0x7fffc1029ce0_0 .net "AND2OUT", 0 0, L_0x7fffc1068ac0;  1 drivers
v0x7fffc1029da0_0 .net "IN0", 0 0, L_0x7fffc1068e50;  1 drivers
v0x7fffc1029e40_0 .net "IN1", 0 0, L_0x7fffc1068f40;  1 drivers
v0x7fffc1029f00_0 .net "OUT", 0 0, L_0x7fffc1068d40;  1 drivers
v0x7fffc102a010_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc102a0b0_0 .net *"_s0", 0 0, L_0x7fffc1068a00;  1 drivers
S_0x7fffc102a210 .scope module, "bit5" "one" 12 34, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10684c0 .functor AND 1, L_0x7fffc1068530, L_0x7fffc1068770, C4<1>, C4<1>;
L_0x7fffc1068530 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc10685f0 .functor AND 1, L_0x7fffc106a740, L_0x7fffc1068860, C4<1>, C4<1>;
L_0x7fffc1068660 .functor OR 1, L_0x7fffc10684c0, L_0x7fffc10685f0, C4<0>, C4<0>;
v0x7fffc102a400_0 .net "AND1OUT", 0 0, L_0x7fffc10684c0;  1 drivers
v0x7fffc102a4e0_0 .net "AND2OUT", 0 0, L_0x7fffc10685f0;  1 drivers
v0x7fffc102a5a0_0 .net "IN0", 0 0, L_0x7fffc1068770;  1 drivers
v0x7fffc102a670_0 .net "IN1", 0 0, L_0x7fffc1068860;  1 drivers
v0x7fffc102a730_0 .net "OUT", 0 0, L_0x7fffc1068660;  1 drivers
v0x7fffc102a840_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc102a8e0_0 .net *"_s0", 0 0, L_0x7fffc1068530;  1 drivers
S_0x7fffc102aa40 .scope module, "bit6" "one" 12 33, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1067e20 .functor AND 1, L_0x7fffc1067e90, L_0x7fffc10680d0, C4<1>, C4<1>;
L_0x7fffc1067e90 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc1067f50 .functor AND 1, L_0x7fffc106a740, L_0x7fffc10683d0, C4<1>, C4<1>;
L_0x7fffc1067fc0 .functor OR 1, L_0x7fffc1067e20, L_0x7fffc1067f50, C4<0>, C4<0>;
v0x7fffc102ac80_0 .net "AND1OUT", 0 0, L_0x7fffc1067e20;  1 drivers
v0x7fffc102ad60_0 .net "AND2OUT", 0 0, L_0x7fffc1067f50;  1 drivers
v0x7fffc102ae20_0 .net "IN0", 0 0, L_0x7fffc10680d0;  1 drivers
v0x7fffc102aef0_0 .net "IN1", 0 0, L_0x7fffc10683d0;  1 drivers
v0x7fffc102afb0_0 .net "OUT", 0 0, L_0x7fffc1067fc0;  1 drivers
v0x7fffc102b0c0_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc102b160_0 .net *"_s0", 0 0, L_0x7fffc1067e90;  1 drivers
S_0x7fffc102b2c0 .scope module, "bit7" "one" 12 32, 12 10 0, S_0x7fffc10274c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1067990 .functor AND 1, L_0x7fffc1067a00, L_0x7fffc1067c40, C4<1>, C4<1>;
L_0x7fffc1067a00 .functor NOT 1, L_0x7fffc106a740, C4<0>, C4<0>, C4<0>;
L_0x7fffc1067ac0 .functor AND 1, L_0x7fffc106a740, L_0x7fffc1067d30, C4<1>, C4<1>;
L_0x7fffc1067b30 .functor OR 1, L_0x7fffc1067990, L_0x7fffc1067ac0, C4<0>, C4<0>;
v0x7fffc102b500_0 .net "AND1OUT", 0 0, L_0x7fffc1067990;  1 drivers
v0x7fffc102b5e0_0 .net "AND2OUT", 0 0, L_0x7fffc1067ac0;  1 drivers
v0x7fffc102b6a0_0 .net "IN0", 0 0, L_0x7fffc1067c40;  1 drivers
v0x7fffc102b770_0 .net "IN1", 0 0, L_0x7fffc1067d30;  1 drivers
v0x7fffc102b830_0 .net "OUT", 0 0, L_0x7fffc1067b30;  1 drivers
v0x7fffc102b940_0 .net "S", 0 0, L_0x7fffc106a740;  alias, 1 drivers
v0x7fffc102b9e0_0 .net *"_s0", 0 0, L_0x7fffc1067a00;  1 drivers
S_0x7fffc102bf10 .scope module, "shift1" "ONEBITSHIFT_2" 12 91, 12 43 0, S_0x7fffc1027240;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffc10305b0_0 .net "S", 0 0, L_0x7fffc106d5c0;  1 drivers
v0x7fffc1030780_0 .net "X", 7 0, L_0x7fffc106a200;  alias, 1 drivers
v0x7fffc1030840_0 .net "Y", 7 0, L_0x7fffc106d040;  alias, 1 drivers
L_0x7fffc106aa90 .part L_0x7fffc106a200, 7, 1;
L_0x7fffc106ab80 .part L_0x7fffc106a200, 5, 1;
L_0x7fffc106aed0 .part L_0x7fffc106a200, 6, 1;
L_0x7fffc106afc0 .part L_0x7fffc106a200, 4, 1;
L_0x7fffc106b3c0 .part L_0x7fffc106a200, 5, 1;
L_0x7fffc106b4b0 .part L_0x7fffc106a200, 3, 1;
L_0x7fffc106bad0 .part L_0x7fffc106a200, 4, 1;
L_0x7fffc106bbc0 .part L_0x7fffc106a200, 2, 1;
L_0x7fffc106bfe0 .part L_0x7fffc106a200, 3, 1;
L_0x7fffc106c0d0 .part L_0x7fffc106a200, 1, 1;
L_0x7fffc106c480 .part L_0x7fffc106a200, 2, 1;
L_0x7fffc106c570 .part L_0x7fffc106a200, 0, 1;
L_0x7fffc106c9e0 .part L_0x7fffc106a200, 1, 1;
LS_0x7fffc106d040_0_0 .concat8 [ 1 1 1 1], L_0x7fffc106ced0, L_0x7fffc106c870, L_0x7fffc106c310, L_0x7fffc106bea0;
LS_0x7fffc106d040_0_4 .concat8 [ 1 1 1 1], L_0x7fffc106b990, L_0x7fffc106b280, L_0x7fffc106adc0, L_0x7fffc106a980;
L_0x7fffc106d040 .concat8 [ 4 4 0 0], LS_0x7fffc106d040_0_0, LS_0x7fffc106d040_0_4;
L_0x7fffc106d430 .part L_0x7fffc106a200, 0, 1;
S_0x7fffc102c130 .scope module, "bit0" "one" 12 57, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106cd30 .functor AND 1, L_0x7fffc106cda0, L_0x7fffc106d430, C4<1>, C4<1>;
L_0x7fffc106cda0 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fa112b10138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106ce60 .functor AND 1, L_0x7fffc106d5c0, L_0x7fa112b10138, C4<1>, C4<1>;
L_0x7fffc106ced0 .functor OR 1, L_0x7fffc106cd30, L_0x7fffc106ce60, C4<0>, C4<0>;
v0x7fffc102c3c0_0 .net "AND1OUT", 0 0, L_0x7fffc106cd30;  1 drivers
v0x7fffc102c4a0_0 .net "AND2OUT", 0 0, L_0x7fffc106ce60;  1 drivers
v0x7fffc102c560_0 .net "IN0", 0 0, L_0x7fffc106d430;  1 drivers
v0x7fffc102c630_0 .net "IN1", 0 0, L_0x7fa112b10138;  1 drivers
v0x7fffc102c6f0_0 .net "OUT", 0 0, L_0x7fffc106ced0;  1 drivers
v0x7fffc102c800_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102c8c0_0 .net *"_s0", 0 0, L_0x7fffc106cda0;  1 drivers
S_0x7fffc102ca20 .scope module, "bit1" "one" 12 56, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106c6d0 .functor AND 1, L_0x7fffc106c740, L_0x7fffc106c9e0, C4<1>, C4<1>;
L_0x7fffc106c740 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fa112b100f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106c800 .functor AND 1, L_0x7fffc106d5c0, L_0x7fa112b100f0, C4<1>, C4<1>;
L_0x7fffc106c870 .functor OR 1, L_0x7fffc106c6d0, L_0x7fffc106c800, C4<0>, C4<0>;
v0x7fffc102cc80_0 .net "AND1OUT", 0 0, L_0x7fffc106c6d0;  1 drivers
v0x7fffc102cd40_0 .net "AND2OUT", 0 0, L_0x7fffc106c800;  1 drivers
v0x7fffc102ce00_0 .net "IN0", 0 0, L_0x7fffc106c9e0;  1 drivers
v0x7fffc102ced0_0 .net "IN1", 0 0, L_0x7fa112b100f0;  1 drivers
v0x7fffc102cf90_0 .net "OUT", 0 0, L_0x7fffc106c870;  1 drivers
v0x7fffc102d0a0_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102d140_0 .net *"_s0", 0 0, L_0x7fffc106c740;  1 drivers
S_0x7fffc102d2b0 .scope module, "bit2" "one" 12 55, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106c1c0 .functor AND 1, L_0x7fffc106c230, L_0x7fffc106c480, C4<1>, C4<1>;
L_0x7fffc106c230 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc106c2a0 .functor AND 1, L_0x7fffc106d5c0, L_0x7fffc106c570, C4<1>, C4<1>;
L_0x7fffc106c310 .functor OR 1, L_0x7fffc106c1c0, L_0x7fffc106c2a0, C4<0>, C4<0>;
v0x7fffc102d520_0 .net "AND1OUT", 0 0, L_0x7fffc106c1c0;  1 drivers
v0x7fffc102d5e0_0 .net "AND2OUT", 0 0, L_0x7fffc106c2a0;  1 drivers
v0x7fffc102d6a0_0 .net "IN0", 0 0, L_0x7fffc106c480;  1 drivers
v0x7fffc102d770_0 .net "IN1", 0 0, L_0x7fffc106c570;  1 drivers
v0x7fffc102d830_0 .net "OUT", 0 0, L_0x7fffc106c310;  1 drivers
v0x7fffc102d940_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102da30_0 .net *"_s0", 0 0, L_0x7fffc106c230;  1 drivers
S_0x7fffc102db90 .scope module, "bit3" "one" 12 54, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106bd00 .functor AND 1, L_0x7fffc106bd70, L_0x7fffc106bfe0, C4<1>, C4<1>;
L_0x7fffc106bd70 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc106be30 .functor AND 1, L_0x7fffc106d5c0, L_0x7fffc106c0d0, C4<1>, C4<1>;
L_0x7fffc106bea0 .functor OR 1, L_0x7fffc106bd00, L_0x7fffc106be30, C4<0>, C4<0>;
v0x7fffc102ddd0_0 .net "AND1OUT", 0 0, L_0x7fffc106bd00;  1 drivers
v0x7fffc102deb0_0 .net "AND2OUT", 0 0, L_0x7fffc106be30;  1 drivers
v0x7fffc102df70_0 .net "IN0", 0 0, L_0x7fffc106bfe0;  1 drivers
v0x7fffc102e010_0 .net "IN1", 0 0, L_0x7fffc106c0d0;  1 drivers
v0x7fffc102e0d0_0 .net "OUT", 0 0, L_0x7fffc106bea0;  1 drivers
v0x7fffc102e1e0_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102e280_0 .net *"_s0", 0 0, L_0x7fffc106bd70;  1 drivers
S_0x7fffc102e3e0 .scope module, "bit4" "one" 12 53, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106b5e0 .functor AND 1, L_0x7fffc106b650, L_0x7fffc106bad0, C4<1>, C4<1>;
L_0x7fffc106b650 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc106b710 .functor AND 1, L_0x7fffc106d5c0, L_0x7fffc106bbc0, C4<1>, C4<1>;
L_0x7fffc106b990 .functor OR 1, L_0x7fffc106b5e0, L_0x7fffc106b710, C4<0>, C4<0>;
v0x7fffc102e670_0 .net "AND1OUT", 0 0, L_0x7fffc106b5e0;  1 drivers
v0x7fffc102e750_0 .net "AND2OUT", 0 0, L_0x7fffc106b710;  1 drivers
v0x7fffc102e810_0 .net "IN0", 0 0, L_0x7fffc106bad0;  1 drivers
v0x7fffc102e8b0_0 .net "IN1", 0 0, L_0x7fffc106bbc0;  1 drivers
v0x7fffc102e970_0 .net "OUT", 0 0, L_0x7fffc106b990;  1 drivers
v0x7fffc102ea80_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102eb20_0 .net *"_s0", 0 0, L_0x7fffc106b650;  1 drivers
S_0x7fffc102ec80 .scope module, "bit5" "one" 12 52, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106b0e0 .functor AND 1, L_0x7fffc106b150, L_0x7fffc106b3c0, C4<1>, C4<1>;
L_0x7fffc106b150 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc106b210 .functor AND 1, L_0x7fffc106d5c0, L_0x7fffc106b4b0, C4<1>, C4<1>;
L_0x7fffc106b280 .functor OR 1, L_0x7fffc106b0e0, L_0x7fffc106b210, C4<0>, C4<0>;
v0x7fffc102ee70_0 .net "AND1OUT", 0 0, L_0x7fffc106b0e0;  1 drivers
v0x7fffc102ef50_0 .net "AND2OUT", 0 0, L_0x7fffc106b210;  1 drivers
v0x7fffc102f010_0 .net "IN0", 0 0, L_0x7fffc106b3c0;  1 drivers
v0x7fffc102f0e0_0 .net "IN1", 0 0, L_0x7fffc106b4b0;  1 drivers
v0x7fffc102f1a0_0 .net "OUT", 0 0, L_0x7fffc106b280;  1 drivers
v0x7fffc102f2b0_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102f350_0 .net *"_s0", 0 0, L_0x7fffc106b150;  1 drivers
S_0x7fffc102f4b0 .scope module, "bit6" "one" 12 51, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106ac20 .functor AND 1, L_0x7fffc106ac90, L_0x7fffc106aed0, C4<1>, C4<1>;
L_0x7fffc106ac90 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc106ad50 .functor AND 1, L_0x7fffc106d5c0, L_0x7fffc106afc0, C4<1>, C4<1>;
L_0x7fffc106adc0 .functor OR 1, L_0x7fffc106ac20, L_0x7fffc106ad50, C4<0>, C4<0>;
v0x7fffc102f6f0_0 .net "AND1OUT", 0 0, L_0x7fffc106ac20;  1 drivers
v0x7fffc102f7d0_0 .net "AND2OUT", 0 0, L_0x7fffc106ad50;  1 drivers
v0x7fffc102f890_0 .net "IN0", 0 0, L_0x7fffc106aed0;  1 drivers
v0x7fffc102f960_0 .net "IN1", 0 0, L_0x7fffc106afc0;  1 drivers
v0x7fffc102fa20_0 .net "OUT", 0 0, L_0x7fffc106adc0;  1 drivers
v0x7fffc102fb30_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc102fbd0_0 .net *"_s0", 0 0, L_0x7fffc106ac90;  1 drivers
S_0x7fffc102fd30 .scope module, "bit7" "one" 12 50, 12 10 0, S_0x7fffc102bf10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106a7e0 .functor AND 1, L_0x7fffc106a850, L_0x7fffc106aa90, C4<1>, C4<1>;
L_0x7fffc106a850 .functor NOT 1, L_0x7fffc106d5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffc106a910 .functor AND 1, L_0x7fffc106d5c0, L_0x7fffc106ab80, C4<1>, C4<1>;
L_0x7fffc106a980 .functor OR 1, L_0x7fffc106a7e0, L_0x7fffc106a910, C4<0>, C4<0>;
v0x7fffc102ff70_0 .net "AND1OUT", 0 0, L_0x7fffc106a7e0;  1 drivers
v0x7fffc1030050_0 .net "AND2OUT", 0 0, L_0x7fffc106a910;  1 drivers
v0x7fffc1030110_0 .net "IN0", 0 0, L_0x7fffc106aa90;  1 drivers
v0x7fffc10301e0_0 .net "IN1", 0 0, L_0x7fffc106ab80;  1 drivers
v0x7fffc10302a0_0 .net "OUT", 0 0, L_0x7fffc106a980;  1 drivers
v0x7fffc10303b0_0 .net "S", 0 0, L_0x7fffc106d5c0;  alias, 1 drivers
v0x7fffc1030450_0 .net *"_s0", 0 0, L_0x7fffc106a850;  1 drivers
S_0x7fffc1030990 .scope module, "shift2" "ONEBITSHIFT_3" 12 92, 12 61 0, S_0x7fffc1027240;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffc1035000_0 .net "S", 0 0, L_0x7fffc106ff90;  1 drivers
v0x7fffc10351d0_0 .net "X", 7 0, L_0x7fffc106d040;  alias, 1 drivers
v0x7fffc1035290_0 .net "Y", 7 0, L_0x7fffc106fa20;  alias, 1 drivers
L_0x7fffc106d8f0 .part L_0x7fffc106d040, 7, 1;
L_0x7fffc106d9e0 .part L_0x7fffc106d040, 3, 1;
L_0x7fffc106dd30 .part L_0x7fffc106d040, 6, 1;
L_0x7fffc106de20 .part L_0x7fffc106d040, 2, 1;
L_0x7fffc106e1c0 .part L_0x7fffc106d040, 5, 1;
L_0x7fffc106e2b0 .part L_0x7fffc106d040, 1, 1;
L_0x7fffc106e8a0 .part L_0x7fffc106d040, 4, 1;
L_0x7fffc106e990 .part L_0x7fffc106d040, 0, 1;
L_0x7fffc106edb0 .part L_0x7fffc106d040, 3, 1;
L_0x7fffc106f1d0 .part L_0x7fffc106d040, 2, 1;
L_0x7fffc106f5d0 .part L_0x7fffc106d040, 1, 1;
LS_0x7fffc106fa20_0_0 .concat8 [ 1 1 1 1], L_0x7fffc106f8b0, L_0x7fffc106f460, L_0x7fffc106f090, L_0x7fffc106ec70;
LS_0x7fffc106fa20_0_4 .concat8 [ 1 1 1 1], L_0x7fffc106e790, L_0x7fffc106e0b0, L_0x7fffc106dc20, L_0x7fffc106d7e0;
L_0x7fffc106fa20 .concat8 [ 4 4 0 0], LS_0x7fffc106fa20_0_0, LS_0x7fffc106fa20_0_4;
L_0x7fffc106fe50 .part L_0x7fffc106d040, 0, 1;
S_0x7fffc1030be0 .scope module, "bit0" "one" 12 75, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106f710 .functor AND 1, L_0x7fffc106f780, L_0x7fffc106fe50, C4<1>, C4<1>;
L_0x7fffc106f780 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fa112b10258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106f840 .functor AND 1, L_0x7fffc106ff90, L_0x7fa112b10258, C4<1>, C4<1>;
L_0x7fffc106f8b0 .functor OR 1, L_0x7fffc106f710, L_0x7fffc106f840, C4<0>, C4<0>;
v0x7fffc1030e50_0 .net "AND1OUT", 0 0, L_0x7fffc106f710;  1 drivers
v0x7fffc1030f30_0 .net "AND2OUT", 0 0, L_0x7fffc106f840;  1 drivers
v0x7fffc1030ff0_0 .net "IN0", 0 0, L_0x7fffc106fe50;  1 drivers
v0x7fffc1031090_0 .net "IN1", 0 0, L_0x7fa112b10258;  1 drivers
v0x7fffc1031130_0 .net "OUT", 0 0, L_0x7fffc106f8b0;  1 drivers
v0x7fffc1031220_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc10312e0_0 .net *"_s0", 0 0, L_0x7fffc106f780;  1 drivers
S_0x7fffc1031470 .scope module, "bit1" "one" 12 74, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106f2c0 .functor AND 1, L_0x7fffc106f330, L_0x7fffc106f5d0, C4<1>, C4<1>;
L_0x7fffc106f330 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fa112b10210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106f3f0 .functor AND 1, L_0x7fffc106ff90, L_0x7fa112b10210, C4<1>, C4<1>;
L_0x7fffc106f460 .functor OR 1, L_0x7fffc106f2c0, L_0x7fffc106f3f0, C4<0>, C4<0>;
v0x7fffc10316d0_0 .net "AND1OUT", 0 0, L_0x7fffc106f2c0;  1 drivers
v0x7fffc1031790_0 .net "AND2OUT", 0 0, L_0x7fffc106f3f0;  1 drivers
v0x7fffc1031850_0 .net "IN0", 0 0, L_0x7fffc106f5d0;  1 drivers
v0x7fffc1031920_0 .net "IN1", 0 0, L_0x7fa112b10210;  1 drivers
v0x7fffc10319e0_0 .net "OUT", 0 0, L_0x7fffc106f460;  1 drivers
v0x7fffc1031af0_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1031b90_0 .net *"_s0", 0 0, L_0x7fffc106f330;  1 drivers
S_0x7fffc1031d00 .scope module, "bit2" "one" 12 73, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106eef0 .functor AND 1, L_0x7fffc106ef60, L_0x7fffc106f1d0, C4<1>, C4<1>;
L_0x7fffc106ef60 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fa112b101c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106f020 .functor AND 1, L_0x7fffc106ff90, L_0x7fa112b101c8, C4<1>, C4<1>;
L_0x7fffc106f090 .functor OR 1, L_0x7fffc106eef0, L_0x7fffc106f020, C4<0>, C4<0>;
v0x7fffc1031f70_0 .net "AND1OUT", 0 0, L_0x7fffc106eef0;  1 drivers
v0x7fffc1032030_0 .net "AND2OUT", 0 0, L_0x7fffc106f020;  1 drivers
v0x7fffc10320f0_0 .net "IN0", 0 0, L_0x7fffc106f1d0;  1 drivers
v0x7fffc10321c0_0 .net "IN1", 0 0, L_0x7fa112b101c8;  1 drivers
v0x7fffc1032280_0 .net "OUT", 0 0, L_0x7fffc106f090;  1 drivers
v0x7fffc1032390_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1032480_0 .net *"_s0", 0 0, L_0x7fffc106ef60;  1 drivers
S_0x7fffc10325e0 .scope module, "bit3" "one" 12 72, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106ead0 .functor AND 1, L_0x7fffc106eb40, L_0x7fffc106edb0, C4<1>, C4<1>;
L_0x7fffc106eb40 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fa112b10180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffc106ec00 .functor AND 1, L_0x7fffc106ff90, L_0x7fa112b10180, C4<1>, C4<1>;
L_0x7fffc106ec70 .functor OR 1, L_0x7fffc106ead0, L_0x7fffc106ec00, C4<0>, C4<0>;
v0x7fffc1032820_0 .net "AND1OUT", 0 0, L_0x7fffc106ead0;  1 drivers
v0x7fffc1032900_0 .net "AND2OUT", 0 0, L_0x7fffc106ec00;  1 drivers
v0x7fffc10329c0_0 .net "IN0", 0 0, L_0x7fffc106edb0;  1 drivers
v0x7fffc1032a60_0 .net "IN1", 0 0, L_0x7fa112b10180;  1 drivers
v0x7fffc1032b20_0 .net "OUT", 0 0, L_0x7fffc106ec70;  1 drivers
v0x7fffc1032c30_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1032cd0_0 .net *"_s0", 0 0, L_0x7fffc106eb40;  1 drivers
S_0x7fffc1032e30 .scope module, "bit4" "one" 12 71, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106e3e0 .functor AND 1, L_0x7fffc106e450, L_0x7fffc106e8a0, C4<1>, C4<1>;
L_0x7fffc106e450 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fffc106e510 .functor AND 1, L_0x7fffc106ff90, L_0x7fffc106e990, C4<1>, C4<1>;
L_0x7fffc106e790 .functor OR 1, L_0x7fffc106e3e0, L_0x7fffc106e510, C4<0>, C4<0>;
v0x7fffc10330c0_0 .net "AND1OUT", 0 0, L_0x7fffc106e3e0;  1 drivers
v0x7fffc10331a0_0 .net "AND2OUT", 0 0, L_0x7fffc106e510;  1 drivers
v0x7fffc1033260_0 .net "IN0", 0 0, L_0x7fffc106e8a0;  1 drivers
v0x7fffc1033300_0 .net "IN1", 0 0, L_0x7fffc106e990;  1 drivers
v0x7fffc10333c0_0 .net "OUT", 0 0, L_0x7fffc106e790;  1 drivers
v0x7fffc10334d0_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1033570_0 .net *"_s0", 0 0, L_0x7fffc106e450;  1 drivers
S_0x7fffc10336d0 .scope module, "bit5" "one" 12 70, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106df10 .functor AND 1, L_0x7fffc106df80, L_0x7fffc106e1c0, C4<1>, C4<1>;
L_0x7fffc106df80 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fffc106e040 .functor AND 1, L_0x7fffc106ff90, L_0x7fffc106e2b0, C4<1>, C4<1>;
L_0x7fffc106e0b0 .functor OR 1, L_0x7fffc106df10, L_0x7fffc106e040, C4<0>, C4<0>;
v0x7fffc10338c0_0 .net "AND1OUT", 0 0, L_0x7fffc106df10;  1 drivers
v0x7fffc10339a0_0 .net "AND2OUT", 0 0, L_0x7fffc106e040;  1 drivers
v0x7fffc1033a60_0 .net "IN0", 0 0, L_0x7fffc106e1c0;  1 drivers
v0x7fffc1033b30_0 .net "IN1", 0 0, L_0x7fffc106e2b0;  1 drivers
v0x7fffc1033bf0_0 .net "OUT", 0 0, L_0x7fffc106e0b0;  1 drivers
v0x7fffc1033d00_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1033da0_0 .net *"_s0", 0 0, L_0x7fffc106df80;  1 drivers
S_0x7fffc1033f00 .scope module, "bit6" "one" 12 69, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106da80 .functor AND 1, L_0x7fffc106daf0, L_0x7fffc106dd30, C4<1>, C4<1>;
L_0x7fffc106daf0 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fffc106dbb0 .functor AND 1, L_0x7fffc106ff90, L_0x7fffc106de20, C4<1>, C4<1>;
L_0x7fffc106dc20 .functor OR 1, L_0x7fffc106da80, L_0x7fffc106dbb0, C4<0>, C4<0>;
v0x7fffc1034140_0 .net "AND1OUT", 0 0, L_0x7fffc106da80;  1 drivers
v0x7fffc1034220_0 .net "AND2OUT", 0 0, L_0x7fffc106dbb0;  1 drivers
v0x7fffc10342e0_0 .net "IN0", 0 0, L_0x7fffc106dd30;  1 drivers
v0x7fffc10343b0_0 .net "IN1", 0 0, L_0x7fffc106de20;  1 drivers
v0x7fffc1034470_0 .net "OUT", 0 0, L_0x7fffc106dc20;  1 drivers
v0x7fffc1034580_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1034620_0 .net *"_s0", 0 0, L_0x7fffc106daf0;  1 drivers
S_0x7fffc1034780 .scope module, "bit7" "one" 12 68, 12 10 0, S_0x7fffc1030990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc106c660 .functor AND 1, L_0x7fffc106d6b0, L_0x7fffc106d8f0, C4<1>, C4<1>;
L_0x7fffc106d6b0 .functor NOT 1, L_0x7fffc106ff90, C4<0>, C4<0>, C4<0>;
L_0x7fffc106d770 .functor AND 1, L_0x7fffc106ff90, L_0x7fffc106d9e0, C4<1>, C4<1>;
L_0x7fffc106d7e0 .functor OR 1, L_0x7fffc106c660, L_0x7fffc106d770, C4<0>, C4<0>;
v0x7fffc10349c0_0 .net "AND1OUT", 0 0, L_0x7fffc106c660;  1 drivers
v0x7fffc1034aa0_0 .net "AND2OUT", 0 0, L_0x7fffc106d770;  1 drivers
v0x7fffc1034b60_0 .net "IN0", 0 0, L_0x7fffc106d8f0;  1 drivers
v0x7fffc1034c30_0 .net "IN1", 0 0, L_0x7fffc106d9e0;  1 drivers
v0x7fffc1034cf0_0 .net "OUT", 0 0, L_0x7fffc106d7e0;  1 drivers
v0x7fffc1034e00_0 .net "S", 0 0, L_0x7fffc106ff90;  alias, 1 drivers
v0x7fffc1034ea0_0 .net *"_s0", 0 0, L_0x7fffc106d6b0;  1 drivers
S_0x7fffc1035a30 .scope module, "myrightshifter" "RIGHTSHIFTER" 6 82, 11 96 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7fa112b102a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc10464a0_0 .net "A", 0 0, L_0x7fa112b102a0;  1 drivers
L_0x7fa112b102e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc1046560_0 .net "C", 0 0, L_0x7fa112b102e8;  1 drivers
v0x7fffc1046620_0 .net "DATA", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc10467d0_0 .var "OUT", 7 0;
v0x7fffc1046890_0 .net "S", 2 0, L_0x7fffc107a9c0;  1 drivers
v0x7fffc10469c0_0 .net "WIRE1", 7 0, L_0x7fffc1072cb0;  1 drivers
v0x7fffc1046ad0_0 .net "WIRE2", 7 0, L_0x7fffc1076580;  1 drivers
v0x7fffc1046be0_0 .net "WIRE3", 7 0, L_0x7fffc107a370;  1 drivers
E_0x7fffc0fa3af0 .event edge, v0x7fffc0f782b0_0, v0x7fffc1046890_0, v0x7fffc1039e90_0, v0x7fffc1039db0_0;
L_0x7fffc10732e0 .part L_0x7fffc107a9c0, 0, 1;
L_0x7fffc1076b70 .part L_0x7fffc107a9c0, 1, 1;
L_0x7fffc107a920 .part L_0x7fffc107a9c0, 2, 1;
S_0x7fffc1035cb0 .scope module, "shift0_" "one_BITSHIFT_1" 11 111, 11 43 0, S_0x7fffc1035a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc103a8d0_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc103a990_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc103aa60_0 .net "S", 0 0, L_0x7fffc10732e0;  1 drivers
v0x7fffc103ac40_0 .net "X", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc103ace0_0 .net "Y", 7 0, L_0x7fffc1072cb0;  alias, 1 drivers
L_0x7fffc1070560 .part v0x7fffc105b9c0_0, 0, 1;
L_0x7fffc1070650 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc1070740 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc1070ae0 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc1070fe0 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc1071380 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc1071470 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc1071840 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc1071980 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc1071d50 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc1071ea0 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc1072250 .part v0x7fffc105b9c0_0, 2, 1;
L_0x7fffc10723b0 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc10727b0 .part v0x7fffc105b9c0_0, 1, 1;
L_0x7fffc1072920 .part v0x7fffc105b9c0_0, 2, 1;
LS_0x7fffc1072cb0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc1072b40, L_0x7fffc1072640, L_0x7fffc10720e0, L_0x7fffc1071c10;
LS_0x7fffc1072cb0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc1071700, L_0x7fffc1071270, L_0x7fffc10709d0, L_0x7fffc10703c0;
L_0x7fffc1072cb0 .concat8 [ 4 4 0 0], LS_0x7fffc1072cb0_0_0, LS_0x7fffc1072cb0_0_4;
L_0x7fffc1073060 .part v0x7fffc105b9c0_0, 0, 1;
L_0x7fffc1073150 .part v0x7fffc105b9c0_0, 1, 1;
S_0x7fffc1035f20 .scope module, "bit0" "one_" 11 57, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1072340 .functor AND 1, L_0x7fffc1072a10, L_0x7fffc1073060, C4<1>, C4<1>;
L_0x7fffc1072a10 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1072ad0 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1073150, C4<1>, C4<1>;
L_0x7fffc1072b40 .functor OR 1, L_0x7fffc1072340, L_0x7fffc1072ad0, C4<0>, C4<0>;
v0x7fffc1036180_0 .net "AND1OUT", 0 0, L_0x7fffc1072340;  1 drivers
v0x7fffc1036260_0 .net "AND2OUT", 0 0, L_0x7fffc1072ad0;  1 drivers
v0x7fffc1036320_0 .net "IN0", 0 0, L_0x7fffc1073060;  1 drivers
v0x7fffc10363f0_0 .net "IN1", 0 0, L_0x7fffc1073150;  1 drivers
v0x7fffc10364b0_0 .net "OUT", 0 0, L_0x7fffc1072b40;  1 drivers
v0x7fffc10365c0_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc1036680_0 .net *"_s0", 0 0, L_0x7fffc1072a10;  1 drivers
S_0x7fffc10367e0 .scope module, "bit1" "one_" 11 56, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10724a0 .functor AND 1, L_0x7fffc1072510, L_0x7fffc10727b0, C4<1>, C4<1>;
L_0x7fffc1072510 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc10725d0 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1072920, C4<1>, C4<1>;
L_0x7fffc1072640 .functor OR 1, L_0x7fffc10724a0, L_0x7fffc10725d0, C4<0>, C4<0>;
v0x7fffc1036a40_0 .net "AND1OUT", 0 0, L_0x7fffc10724a0;  1 drivers
v0x7fffc1036b00_0 .net "AND2OUT", 0 0, L_0x7fffc10725d0;  1 drivers
v0x7fffc1036bc0_0 .net "IN0", 0 0, L_0x7fffc10727b0;  1 drivers
v0x7fffc1036c90_0 .net "IN1", 0 0, L_0x7fffc1072920;  1 drivers
v0x7fffc1036d50_0 .net "OUT", 0 0, L_0x7fffc1072640;  1 drivers
v0x7fffc1036e60_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc1036f00_0 .net *"_s0", 0 0, L_0x7fffc1072510;  1 drivers
S_0x7fffc1037070 .scope module, "bit2" "one_" 11 55, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1071f40 .functor AND 1, L_0x7fffc1071fb0, L_0x7fffc1072250, C4<1>, C4<1>;
L_0x7fffc1071fb0 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1072070 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc10723b0, C4<1>, C4<1>;
L_0x7fffc10720e0 .functor OR 1, L_0x7fffc1071f40, L_0x7fffc1072070, C4<0>, C4<0>;
v0x7fffc10372e0_0 .net "AND1OUT", 0 0, L_0x7fffc1071f40;  1 drivers
v0x7fffc10373a0_0 .net "AND2OUT", 0 0, L_0x7fffc1072070;  1 drivers
v0x7fffc1037460_0 .net "IN0", 0 0, L_0x7fffc1072250;  1 drivers
v0x7fffc1037530_0 .net "IN1", 0 0, L_0x7fffc10723b0;  1 drivers
v0x7fffc10375f0_0 .net "OUT", 0 0, L_0x7fffc10720e0;  1 drivers
v0x7fffc1037700_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc10377f0_0 .net *"_s0", 0 0, L_0x7fffc1071fb0;  1 drivers
S_0x7fffc1037950 .scope module, "bit3" "one_" 11 54, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1071a70 .functor AND 1, L_0x7fffc1071ae0, L_0x7fffc1071d50, C4<1>, C4<1>;
L_0x7fffc1071ae0 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1071ba0 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1071ea0, C4<1>, C4<1>;
L_0x7fffc1071c10 .functor OR 1, L_0x7fffc1071a70, L_0x7fffc1071ba0, C4<0>, C4<0>;
v0x7fffc1037b90_0 .net "AND1OUT", 0 0, L_0x7fffc1071a70;  1 drivers
v0x7fffc1037c70_0 .net "AND2OUT", 0 0, L_0x7fffc1071ba0;  1 drivers
v0x7fffc1037d30_0 .net "IN0", 0 0, L_0x7fffc1071d50;  1 drivers
v0x7fffc1037dd0_0 .net "IN1", 0 0, L_0x7fffc1071ea0;  1 drivers
v0x7fffc1037e90_0 .net "OUT", 0 0, L_0x7fffc1071c10;  1 drivers
v0x7fffc1037fa0_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc1038040_0 .net *"_s0", 0 0, L_0x7fffc1071ae0;  1 drivers
S_0x7fffc10381a0 .scope module, "bit4" "one_" 11 53, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1071560 .functor AND 1, L_0x7fffc10715d0, L_0x7fffc1071840, C4<1>, C4<1>;
L_0x7fffc10715d0 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1071690 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1071980, C4<1>, C4<1>;
L_0x7fffc1071700 .functor OR 1, L_0x7fffc1071560, L_0x7fffc1071690, C4<0>, C4<0>;
v0x7fffc1038430_0 .net "AND1OUT", 0 0, L_0x7fffc1071560;  1 drivers
v0x7fffc1038510_0 .net "AND2OUT", 0 0, L_0x7fffc1071690;  1 drivers
v0x7fffc10385d0_0 .net "IN0", 0 0, L_0x7fffc1071840;  1 drivers
v0x7fffc1038670_0 .net "IN1", 0 0, L_0x7fffc1071980;  1 drivers
v0x7fffc1038730_0 .net "OUT", 0 0, L_0x7fffc1071700;  1 drivers
v0x7fffc1038840_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc10388e0_0 .net *"_s0", 0 0, L_0x7fffc10715d0;  1 drivers
S_0x7fffc1038a40 .scope module, "bit5" "one_" 11 52, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10710d0 .functor AND 1, L_0x7fffc1071140, L_0x7fffc1071380, C4<1>, C4<1>;
L_0x7fffc1071140 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1071200 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1071470, C4<1>, C4<1>;
L_0x7fffc1071270 .functor OR 1, L_0x7fffc10710d0, L_0x7fffc1071200, C4<0>, C4<0>;
v0x7fffc1038c30_0 .net "AND1OUT", 0 0, L_0x7fffc10710d0;  1 drivers
v0x7fffc1038d10_0 .net "AND2OUT", 0 0, L_0x7fffc1071200;  1 drivers
v0x7fffc1038dd0_0 .net "IN0", 0 0, L_0x7fffc1071380;  1 drivers
v0x7fffc1038ea0_0 .net "IN1", 0 0, L_0x7fffc1071470;  1 drivers
v0x7fffc1038f60_0 .net "OUT", 0 0, L_0x7fffc1071270;  1 drivers
v0x7fffc1039070_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc1039110_0 .net *"_s0", 0 0, L_0x7fffc1071140;  1 drivers
S_0x7fffc1039270 .scope module, "bit6" "one_" 11 51, 11 12 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1070830 .functor AND 1, L_0x7fffc10708a0, L_0x7fffc1070ae0, C4<1>, C4<1>;
L_0x7fffc10708a0 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1070960 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1070fe0, C4<1>, C4<1>;
L_0x7fffc10709d0 .functor OR 1, L_0x7fffc1070830, L_0x7fffc1070960, C4<0>, C4<0>;
v0x7fffc10394b0_0 .net "AND1OUT", 0 0, L_0x7fffc1070830;  1 drivers
v0x7fffc1039590_0 .net "AND2OUT", 0 0, L_0x7fffc1070960;  1 drivers
v0x7fffc1039650_0 .net "IN0", 0 0, L_0x7fffc1070ae0;  1 drivers
v0x7fffc1039720_0 .net "IN1", 0 0, L_0x7fffc1070fe0;  1 drivers
v0x7fffc10397e0_0 .net "OUT", 0 0, L_0x7fffc10709d0;  1 drivers
v0x7fffc10398f0_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc1039990_0 .net *"_s0", 0 0, L_0x7fffc10708a0;  1 drivers
S_0x7fffc1039af0 .scope module, "bit7" "two" 11 50, 11 27 0, S_0x7fffc1035cb0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1070160 .functor AND 1, L_0x7fffc10732e0, L_0x7fa112b102e8, L_0x7fffc1070560, C4<1>;
L_0x7fffc10701d0 .functor AND 1, L_0x7fffc10732e0, L_0x7fffc1070240, L_0x7fa112b102a0, L_0x7fffc1070650;
L_0x7fffc1070240 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc10702b0 .functor AND 1, L_0x7fffc1070350, L_0x7fffc1070740, C4<1>, C4<1>;
L_0x7fffc1070350 .functor NOT 1, L_0x7fffc10732e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc10703c0 .functor OR 1, L_0x7fffc1070160, L_0x7fffc10701d0, L_0x7fffc10702b0, C4<0>;
v0x7fffc1039db0_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc1039e90_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc1039f50_0 .net "OUT", 0 0, L_0x7fffc10703c0;  1 drivers
v0x7fffc1039ff0_0 .net "S", 0 0, L_0x7fffc10732e0;  alias, 1 drivers
v0x7fffc103a090_0 .net "WIRE1", 0 0, L_0x7fffc1070160;  1 drivers
v0x7fffc103a1a0_0 .net "WIRE2", 0 0, L_0x7fffc10701d0;  1 drivers
v0x7fffc103a260_0 .net "WIRE3", 0 0, L_0x7fffc10702b0;  1 drivers
v0x7fffc103a320_0 .net "X0", 0 0, L_0x7fffc1070560;  1 drivers
v0x7fffc103a3e0_0 .net "X1", 0 0, L_0x7fffc1070650;  1 drivers
v0x7fffc103a530_0 .net "X2", 0 0, L_0x7fffc1070740;  1 drivers
v0x7fffc103a5f0_0 .net *"_s0", 0 0, L_0x7fffc1070240;  1 drivers
v0x7fffc103a6d0_0 .net *"_s2", 0 0, L_0x7fffc1070350;  1 drivers
S_0x7fffc103ae20 .scope module, "shift1_" "one_BITSHIFT_2" 11 112, 11 61 0, S_0x7fffc1035a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc103ff00_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc1040050_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc10401a0_0 .net "S", 0 0, L_0x7fffc1076b70;  1 drivers
v0x7fffc1040350_0 .net "X", 7 0, L_0x7fffc1072cb0;  alias, 1 drivers
v0x7fffc10403f0_0 .net "Y", 7 0, L_0x7fffc1076580;  alias, 1 drivers
L_0x7fffc1073820 .part L_0x7fffc1072cb0, 1, 1;
L_0x7fffc1073910 .part L_0x7fffc1072cb0, 7, 1;
L_0x7fffc10739b0 .part L_0x7fffc1072cb0, 7, 1;
L_0x7fffc10741b0 .part L_0x7fffc1072cb0, 0, 1;
L_0x7fffc10742d0 .part L_0x7fffc1072cb0, 7, 1;
L_0x7fffc10743c0 .part L_0x7fffc1072cb0, 6, 1;
L_0x7fffc10749b0 .part L_0x7fffc1072cb0, 5, 1;
L_0x7fffc1074aa0 .part L_0x7fffc1072cb0, 7, 1;
L_0x7fffc1074ec0 .part L_0x7fffc1072cb0, 4, 1;
L_0x7fffc1074fb0 .part L_0x7fffc1072cb0, 6, 1;
L_0x7fffc1075390 .part L_0x7fffc1072cb0, 3, 1;
L_0x7fffc1075480 .part L_0x7fffc1072cb0, 5, 1;
L_0x7fffc10758f0 .part L_0x7fffc1072cb0, 2, 1;
L_0x7fffc1075bf0 .part L_0x7fffc1072cb0, 4, 1;
L_0x7fffc1076000 .part L_0x7fffc1072cb0, 1, 1;
L_0x7fffc10760f0 .part L_0x7fffc1072cb0, 3, 1;
LS_0x7fffc1076580_0_0 .concat8 [ 1 1 1 1], L_0x7fffc1076410, L_0x7fffc1075e90, L_0x7fffc1075780, L_0x7fffc1075250;
LS_0x7fffc1076580_0_4 .concat8 [ 1 1 1 1], L_0x7fffc1074d80, L_0x7fffc10748a0, L_0x7fffc1073fe0, L_0x7fffc1073680;
L_0x7fffc1076580 .concat8 [ 4 4 0 0], LS_0x7fffc1076580_0_0, LS_0x7fffc1076580_0_4;
L_0x7fffc10768f0 .part L_0x7fffc1072cb0, 0, 1;
L_0x7fffc1076a80 .part L_0x7fffc1072cb0, 2, 1;
S_0x7fffc103b090 .scope module, "bit0" "one_" 11 74, 11 12 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1076270 .functor AND 1, L_0x7fffc10762e0, L_0x7fffc10768f0, C4<1>, C4<1>;
L_0x7fffc10762e0 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc10763a0 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1076a80, C4<1>, C4<1>;
L_0x7fffc1076410 .functor OR 1, L_0x7fffc1076270, L_0x7fffc10763a0, C4<0>, C4<0>;
v0x7fffc103b300_0 .net "AND1OUT", 0 0, L_0x7fffc1076270;  1 drivers
v0x7fffc103b3e0_0 .net "AND2OUT", 0 0, L_0x7fffc10763a0;  1 drivers
v0x7fffc103b4a0_0 .net "IN0", 0 0, L_0x7fffc10768f0;  1 drivers
v0x7fffc103b570_0 .net "IN1", 0 0, L_0x7fffc1076a80;  1 drivers
v0x7fffc103b630_0 .net "OUT", 0 0, L_0x7fffc1076410;  1 drivers
v0x7fffc103b740_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103b800_0 .net *"_s0", 0 0, L_0x7fffc10762e0;  1 drivers
S_0x7fffc103b960 .scope module, "bit1" "one_" 11 73, 11 12 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1075570 .functor AND 1, L_0x7fffc1075d60, L_0x7fffc1076000, C4<1>, C4<1>;
L_0x7fffc1075d60 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc1075e20 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc10760f0, C4<1>, C4<1>;
L_0x7fffc1075e90 .functor OR 1, L_0x7fffc1075570, L_0x7fffc1075e20, C4<0>, C4<0>;
v0x7fffc103bbc0_0 .net "AND1OUT", 0 0, L_0x7fffc1075570;  1 drivers
v0x7fffc103bc80_0 .net "AND2OUT", 0 0, L_0x7fffc1075e20;  1 drivers
v0x7fffc103bd40_0 .net "IN0", 0 0, L_0x7fffc1076000;  1 drivers
v0x7fffc103be10_0 .net "IN1", 0 0, L_0x7fffc10760f0;  1 drivers
v0x7fffc103bed0_0 .net "OUT", 0 0, L_0x7fffc1075e90;  1 drivers
v0x7fffc103bfe0_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103c080_0 .net *"_s0", 0 0, L_0x7fffc1075d60;  1 drivers
S_0x7fffc103c1f0 .scope module, "bit2" "one_" 11 72, 11 12 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10755e0 .functor AND 1, L_0x7fffc1075650, L_0x7fffc10758f0, C4<1>, C4<1>;
L_0x7fffc1075650 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc1075710 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1075bf0, C4<1>, C4<1>;
L_0x7fffc1075780 .functor OR 1, L_0x7fffc10755e0, L_0x7fffc1075710, C4<0>, C4<0>;
v0x7fffc103c460_0 .net "AND1OUT", 0 0, L_0x7fffc10755e0;  1 drivers
v0x7fffc103c520_0 .net "AND2OUT", 0 0, L_0x7fffc1075710;  1 drivers
v0x7fffc103c5e0_0 .net "IN0", 0 0, L_0x7fffc10758f0;  1 drivers
v0x7fffc103c6b0_0 .net "IN1", 0 0, L_0x7fffc1075bf0;  1 drivers
v0x7fffc103c770_0 .net "OUT", 0 0, L_0x7fffc1075780;  1 drivers
v0x7fffc103c880_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103c970_0 .net *"_s0", 0 0, L_0x7fffc1075650;  1 drivers
S_0x7fffc103cad0 .scope module, "bit3" "one_" 11 71, 11 12 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1075100 .functor AND 1, L_0x7fffc1075170, L_0x7fffc1075390, C4<1>, C4<1>;
L_0x7fffc1075170 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc10751e0 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1075480, C4<1>, C4<1>;
L_0x7fffc1075250 .functor OR 1, L_0x7fffc1075100, L_0x7fffc10751e0, C4<0>, C4<0>;
v0x7fffc103cd10_0 .net "AND1OUT", 0 0, L_0x7fffc1075100;  1 drivers
v0x7fffc103cdf0_0 .net "AND2OUT", 0 0, L_0x7fffc10751e0;  1 drivers
v0x7fffc103ceb0_0 .net "IN0", 0 0, L_0x7fffc1075390;  1 drivers
v0x7fffc103cf50_0 .net "IN1", 0 0, L_0x7fffc1075480;  1 drivers
v0x7fffc103d010_0 .net "OUT", 0 0, L_0x7fffc1075250;  1 drivers
v0x7fffc103d120_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103d1c0_0 .net *"_s0", 0 0, L_0x7fffc1075170;  1 drivers
S_0x7fffc103d320 .scope module, "bit4" "one_" 11 70, 11 12 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1074be0 .functor AND 1, L_0x7fffc1074c50, L_0x7fffc1074ec0, C4<1>, C4<1>;
L_0x7fffc1074c50 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc1074d10 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1074fb0, C4<1>, C4<1>;
L_0x7fffc1074d80 .functor OR 1, L_0x7fffc1074be0, L_0x7fffc1074d10, C4<0>, C4<0>;
v0x7fffc103d5b0_0 .net "AND1OUT", 0 0, L_0x7fffc1074be0;  1 drivers
v0x7fffc103d690_0 .net "AND2OUT", 0 0, L_0x7fffc1074d10;  1 drivers
v0x7fffc103d750_0 .net "IN0", 0 0, L_0x7fffc1074ec0;  1 drivers
v0x7fffc103d7f0_0 .net "IN1", 0 0, L_0x7fffc1074fb0;  1 drivers
v0x7fffc103d8b0_0 .net "OUT", 0 0, L_0x7fffc1074d80;  1 drivers
v0x7fffc103d9c0_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103da60_0 .net *"_s0", 0 0, L_0x7fffc1074c50;  1 drivers
S_0x7fffc103dbc0 .scope module, "bit5" "one_" 11 69, 11 12 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10744f0 .functor AND 1, L_0x7fffc1074560, L_0x7fffc10749b0, C4<1>, C4<1>;
L_0x7fffc1074560 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc1074620 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1074aa0, C4<1>, C4<1>;
L_0x7fffc10748a0 .functor OR 1, L_0x7fffc10744f0, L_0x7fffc1074620, C4<0>, C4<0>;
v0x7fffc103ddb0_0 .net "AND1OUT", 0 0, L_0x7fffc10744f0;  1 drivers
v0x7fffc103de90_0 .net "AND2OUT", 0 0, L_0x7fffc1074620;  1 drivers
v0x7fffc103df50_0 .net "IN0", 0 0, L_0x7fffc10749b0;  1 drivers
v0x7fffc103e020_0 .net "IN1", 0 0, L_0x7fffc1074aa0;  1 drivers
v0x7fffc103e0e0_0 .net "OUT", 0 0, L_0x7fffc10748a0;  1 drivers
v0x7fffc103e1f0_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103e290_0 .net *"_s0", 0 0, L_0x7fffc1074560;  1 drivers
S_0x7fffc103e3f0 .scope module, "bit6" "two" 11 68, 11 27 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1073aa0 .functor AND 1, L_0x7fffc1076b70, L_0x7fa112b102e8, L_0x7fffc10741b0, C4<1>;
L_0x7fffc1073b10 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1073b80, L_0x7fa112b102a0, L_0x7fffc10742d0;
L_0x7fffc1073b80 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc1073e50 .functor AND 1, L_0x7fffc1073f20, L_0x7fffc10743c0, C4<1>, C4<1>;
L_0x7fffc1073f20 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc1073fe0 .functor OR 1, L_0x7fffc1073aa0, L_0x7fffc1073b10, L_0x7fffc1073e50, C4<0>;
v0x7fffc103e670_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc103e780_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc103e890_0 .net "OUT", 0 0, L_0x7fffc1073fe0;  1 drivers
v0x7fffc103e930_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103e9d0_0 .net "WIRE1", 0 0, L_0x7fffc1073aa0;  1 drivers
v0x7fffc103eac0_0 .net "WIRE2", 0 0, L_0x7fffc1073b10;  1 drivers
v0x7fffc103eb80_0 .net "WIRE3", 0 0, L_0x7fffc1073e50;  1 drivers
v0x7fffc103ec40_0 .net "X0", 0 0, L_0x7fffc10741b0;  1 drivers
v0x7fffc103ed00_0 .net "X1", 0 0, L_0x7fffc10742d0;  1 drivers
v0x7fffc103ee50_0 .net "X2", 0 0, L_0x7fffc10743c0;  1 drivers
v0x7fffc103ef10_0 .net *"_s0", 0 0, L_0x7fffc1073b80;  1 drivers
v0x7fffc103eff0_0 .net *"_s2", 0 0, L_0x7fffc1073f20;  1 drivers
S_0x7fffc103f1f0 .scope module, "bit7" "two" 11 67, 11 27 0, S_0x7fffc103ae20;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1073380 .functor AND 1, L_0x7fffc1076b70, L_0x7fa112b102e8, L_0x7fffc1073820, C4<1>;
L_0x7fffc10733f0 .functor AND 1, L_0x7fffc1076b70, L_0x7fffc1073460, L_0x7fa112b102a0, L_0x7fffc1073910;
L_0x7fffc1073460 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc1073520 .functor AND 1, L_0x7fffc10735c0, L_0x7fffc10739b0, C4<1>, C4<1>;
L_0x7fffc10735c0 .functor NOT 1, L_0x7fffc1076b70, C4<0>, C4<0>, C4<0>;
L_0x7fffc1073680 .functor OR 1, L_0x7fffc1073380, L_0x7fffc10733f0, L_0x7fffc1073520, C4<0>;
v0x7fffc103f420_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc103f4e0_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc103f5a0_0 .net "OUT", 0 0, L_0x7fffc1073680;  1 drivers
v0x7fffc103f640_0 .net "S", 0 0, L_0x7fffc1076b70;  alias, 1 drivers
v0x7fffc103f6e0_0 .net "WIRE1", 0 0, L_0x7fffc1073380;  1 drivers
v0x7fffc103f7d0_0 .net "WIRE2", 0 0, L_0x7fffc10733f0;  1 drivers
v0x7fffc103f890_0 .net "WIRE3", 0 0, L_0x7fffc1073520;  1 drivers
v0x7fffc103f950_0 .net "X0", 0 0, L_0x7fffc1073820;  1 drivers
v0x7fffc103fa10_0 .net "X1", 0 0, L_0x7fffc1073910;  1 drivers
v0x7fffc103fb60_0 .net "X2", 0 0, L_0x7fffc10739b0;  1 drivers
v0x7fffc103fc20_0 .net *"_s0", 0 0, L_0x7fffc1073460;  1 drivers
v0x7fffc103fd00_0 .net *"_s2", 0 0, L_0x7fffc10735c0;  1 drivers
S_0x7fffc1040530 .scope module, "shift2_" "one_BITSHIFT_3" 11 113, 11 78 0, S_0x7fffc1035a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc1045f90_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc1046050_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc1046110_0 .net "S", 0 0, L_0x7fffc107a920;  1 drivers
v0x7fffc10462c0_0 .net "X", 7 0, L_0x7fffc1076580;  alias, 1 drivers
v0x7fffc1046360_0 .net "Y", 7 0, L_0x7fffc107a370;  alias, 1 drivers
L_0x7fffc1077100 .part L_0x7fffc1076580, 3, 1;
L_0x7fffc10771f0 .part L_0x7fffc1076580, 7, 1;
L_0x7fffc1077290 .part L_0x7fffc1076580, 7, 1;
L_0x7fffc1077820 .part L_0x7fffc1076580, 2, 1;
L_0x7fffc1077940 .part L_0x7fffc1076580, 7, 1;
L_0x7fffc1077a30 .part L_0x7fffc1076580, 6, 1;
L_0x7fffc1078480 .part L_0x7fffc1076580, 1, 1;
L_0x7fffc1078570 .part L_0x7fffc1076580, 7, 1;
L_0x7fffc10786b0 .part L_0x7fffc1076580, 5, 1;
L_0x7fffc1078cd0 .part L_0x7fffc1076580, 0, 1;
L_0x7fffc1078dc0 .part L_0x7fffc1076580, 7, 1;
L_0x7fffc1078e60 .part L_0x7fffc1076580, 4, 1;
L_0x7fffc10792a0 .part L_0x7fffc1076580, 3, 1;
L_0x7fffc10455b0 .part L_0x7fffc1076580, 7, 1;
L_0x7fffc1079890 .part L_0x7fffc1076580, 2, 1;
L_0x7fffc1079980 .part L_0x7fffc1076580, 6, 1;
L_0x7fffc1079de0 .part L_0x7fffc1076580, 1, 1;
L_0x7fffc1079ed0 .part L_0x7fffc1076580, 5, 1;
LS_0x7fffc107a370_0_0 .concat8 [ 1 1 1 1], L_0x7fffc107a200, L_0x7fffc1079ca0, L_0x7fffc1079750, L_0x7fffc1079160;
LS_0x7fffc107a370_0_4 .concat8 [ 1 1 1 1], L_0x7fffc1078b00, L_0x7fffc10782b0, L_0x7fffc1077680, L_0x7fffc1076f60;
L_0x7fffc107a370 .concat8 [ 4 4 0 0], LS_0x7fffc107a370_0_0, LS_0x7fffc107a370_0_4;
L_0x7fffc107a730 .part L_0x7fffc1076580, 0, 1;
L_0x7fffc1079fc0 .part L_0x7fffc1076580, 4, 1;
S_0x7fffc1040730 .scope module, "bit0" "one_" 11 91, 11 12 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc107a060 .functor AND 1, L_0x7fffc107a0d0, L_0x7fffc107a730, C4<1>, C4<1>;
L_0x7fffc107a0d0 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc107a190 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1079fc0, C4<1>, C4<1>;
L_0x7fffc107a200 .functor OR 1, L_0x7fffc107a060, L_0x7fffc107a190, C4<0>, C4<0>;
v0x7fffc1040950_0 .net "AND1OUT", 0 0, L_0x7fffc107a060;  1 drivers
v0x7fffc1040a30_0 .net "AND2OUT", 0 0, L_0x7fffc107a190;  1 drivers
v0x7fffc1040af0_0 .net "IN0", 0 0, L_0x7fffc107a730;  1 drivers
v0x7fffc1040bc0_0 .net "IN1", 0 0, L_0x7fffc1079fc0;  1 drivers
v0x7fffc1040c80_0 .net "OUT", 0 0, L_0x7fffc107a200;  1 drivers
v0x7fffc1040d90_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc1040e50_0 .net *"_s0", 0 0, L_0x7fffc107a0d0;  1 drivers
S_0x7fffc1040fb0 .scope module, "bit1" "one_" 11 90, 11 12 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1079b00 .functor AND 1, L_0x7fffc1079b70, L_0x7fffc1079de0, C4<1>, C4<1>;
L_0x7fffc1079b70 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc1079c30 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1079ed0, C4<1>, C4<1>;
L_0x7fffc1079ca0 .functor OR 1, L_0x7fffc1079b00, L_0x7fffc1079c30, C4<0>, C4<0>;
v0x7fffc1041210_0 .net "AND1OUT", 0 0, L_0x7fffc1079b00;  1 drivers
v0x7fffc10412d0_0 .net "AND2OUT", 0 0, L_0x7fffc1079c30;  1 drivers
v0x7fffc1041390_0 .net "IN0", 0 0, L_0x7fffc1079de0;  1 drivers
v0x7fffc1041460_0 .net "IN1", 0 0, L_0x7fffc1079ed0;  1 drivers
v0x7fffc1041520_0 .net "OUT", 0 0, L_0x7fffc1079ca0;  1 drivers
v0x7fffc1041630_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc10416d0_0 .net *"_s0", 0 0, L_0x7fffc1079b70;  1 drivers
S_0x7fffc1041840 .scope module, "bit2" "one_" 11 89, 11 12 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1078f50 .functor AND 1, L_0x7fffc1079620, L_0x7fffc1079890, C4<1>, C4<1>;
L_0x7fffc1079620 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc10796e0 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1079980, C4<1>, C4<1>;
L_0x7fffc1079750 .functor OR 1, L_0x7fffc1078f50, L_0x7fffc10796e0, C4<0>, C4<0>;
v0x7fffc1041ab0_0 .net "AND1OUT", 0 0, L_0x7fffc1078f50;  1 drivers
v0x7fffc1041b70_0 .net "AND2OUT", 0 0, L_0x7fffc10796e0;  1 drivers
v0x7fffc1041c30_0 .net "IN0", 0 0, L_0x7fffc1079890;  1 drivers
v0x7fffc1041d00_0 .net "IN1", 0 0, L_0x7fffc1079980;  1 drivers
v0x7fffc1041dc0_0 .net "OUT", 0 0, L_0x7fffc1079750;  1 drivers
v0x7fffc1041ed0_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc1041fc0_0 .net *"_s0", 0 0, L_0x7fffc1079620;  1 drivers
S_0x7fffc1042120 .scope module, "bit3" "one_" 11 88, 11 12 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1078fc0 .functor AND 1, L_0x7fffc1079030, L_0x7fffc10792a0, C4<1>, C4<1>;
L_0x7fffc1079030 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc10790f0 .functor AND 1, L_0x7fffc107a920, L_0x7fffc10455b0, C4<1>, C4<1>;
L_0x7fffc1079160 .functor OR 1, L_0x7fffc1078fc0, L_0x7fffc10790f0, C4<0>, C4<0>;
v0x7fffc1042360_0 .net "AND1OUT", 0 0, L_0x7fffc1078fc0;  1 drivers
v0x7fffc1042440_0 .net "AND2OUT", 0 0, L_0x7fffc10790f0;  1 drivers
v0x7fffc1042500_0 .net "IN0", 0 0, L_0x7fffc10792a0;  1 drivers
v0x7fffc10425a0_0 .net "IN1", 0 0, L_0x7fffc10455b0;  1 drivers
v0x7fffc1042660_0 .net "OUT", 0 0, L_0x7fffc1079160;  1 drivers
v0x7fffc1042770_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc1042810_0 .net *"_s0", 0 0, L_0x7fffc1079030;  1 drivers
S_0x7fffc1042970 .scope module, "bit4" "two" 11 87, 11 27 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc10787a0 .functor AND 1, L_0x7fffc107a920, L_0x7fa112b102e8, L_0x7fffc1078cd0, C4<1>;
L_0x7fffc1078810 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1078880, L_0x7fa112b102a0, L_0x7fffc1078dc0;
L_0x7fffc1078880 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc1078940 .functor AND 1, L_0x7fffc1078a40, L_0x7fffc1078e60, C4<1>, C4<1>;
L_0x7fffc1078a40 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc1078b00 .functor OR 1, L_0x7fffc10787a0, L_0x7fffc1078810, L_0x7fffc1078940, C4<0>;
v0x7fffc1042c40_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc1042d00_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc1042dc0_0 .net "OUT", 0 0, L_0x7fffc1078b00;  1 drivers
v0x7fffc1042e60_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc1042f00_0 .net "WIRE1", 0 0, L_0x7fffc10787a0;  1 drivers
v0x7fffc1042fa0_0 .net "WIRE2", 0 0, L_0x7fffc1078810;  1 drivers
v0x7fffc1043060_0 .net "WIRE3", 0 0, L_0x7fffc1078940;  1 drivers
v0x7fffc1043120_0 .net "X0", 0 0, L_0x7fffc1078cd0;  1 drivers
v0x7fffc10431e0_0 .net "X1", 0 0, L_0x7fffc1078dc0;  1 drivers
v0x7fffc1043330_0 .net "X2", 0 0, L_0x7fffc1078e60;  1 drivers
v0x7fffc10433f0_0 .net *"_s0", 0 0, L_0x7fffc1078880;  1 drivers
v0x7fffc10434d0_0 .net *"_s2", 0 0, L_0x7fffc1078a40;  1 drivers
S_0x7fffc10436d0 .scope module, "bit5" "two" 11 86, 11 27 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1077b60 .functor AND 1, L_0x7fffc107a920, L_0x7fa112b102e8, L_0x7fffc1078480, C4<1>;
L_0x7fffc1077bd0 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1078060, L_0x7fa112b102a0, L_0x7fffc1078570;
L_0x7fffc1078060 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc1078120 .functor AND 1, L_0x7fffc10781f0, L_0x7fffc10786b0, C4<1>, C4<1>;
L_0x7fffc10781f0 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc10782b0 .functor OR 1, L_0x7fffc1077b60, L_0x7fffc1077bd0, L_0x7fffc1078120, C4<0>;
v0x7fffc1043900_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc10439c0_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc1043a80_0 .net "OUT", 0 0, L_0x7fffc10782b0;  1 drivers
v0x7fffc1043b20_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc1043bc0_0 .net "WIRE1", 0 0, L_0x7fffc1077b60;  1 drivers
v0x7fffc1043cb0_0 .net "WIRE2", 0 0, L_0x7fffc1077bd0;  1 drivers
v0x7fffc1043d70_0 .net "WIRE3", 0 0, L_0x7fffc1078120;  1 drivers
v0x7fffc1043e30_0 .net "X0", 0 0, L_0x7fffc1078480;  1 drivers
v0x7fffc1043ef0_0 .net "X1", 0 0, L_0x7fffc1078570;  1 drivers
v0x7fffc1044040_0 .net "X2", 0 0, L_0x7fffc10786b0;  1 drivers
v0x7fffc1044100_0 .net *"_s0", 0 0, L_0x7fffc1078060;  1 drivers
v0x7fffc10441e0_0 .net *"_s2", 0 0, L_0x7fffc10781f0;  1 drivers
S_0x7fffc10443e0 .scope module, "bit6" "two" 11 85, 11 27 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1077380 .functor AND 1, L_0x7fffc107a920, L_0x7fa112b102e8, L_0x7fffc1077820, C4<1>;
L_0x7fffc10773f0 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1077460, L_0x7fa112b102a0, L_0x7fffc1077940;
L_0x7fffc1077460 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc1077520 .functor AND 1, L_0x7fffc10775c0, L_0x7fffc1077a30, C4<1>, C4<1>;
L_0x7fffc10775c0 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc1077680 .functor OR 1, L_0x7fffc1077380, L_0x7fffc10773f0, L_0x7fffc1077520, C4<0>;
v0x7fffc1044610_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc10446d0_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc1044790_0 .net "OUT", 0 0, L_0x7fffc1077680;  1 drivers
v0x7fffc1044830_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc10448d0_0 .net "WIRE1", 0 0, L_0x7fffc1077380;  1 drivers
v0x7fffc10449c0_0 .net "WIRE2", 0 0, L_0x7fffc10773f0;  1 drivers
v0x7fffc1044a80_0 .net "WIRE3", 0 0, L_0x7fffc1077520;  1 drivers
v0x7fffc1044b40_0 .net "X0", 0 0, L_0x7fffc1077820;  1 drivers
v0x7fffc1044c00_0 .net "X1", 0 0, L_0x7fffc1077940;  1 drivers
v0x7fffc1044d50_0 .net "X2", 0 0, L_0x7fffc1077a30;  1 drivers
v0x7fffc1044e10_0 .net *"_s0", 0 0, L_0x7fffc1077460;  1 drivers
v0x7fffc1044ef0_0 .net *"_s2", 0 0, L_0x7fffc10775c0;  1 drivers
S_0x7fffc10450f0 .scope module, "bit7" "two" 11 84, 11 27 0, S_0x7fffc1040530;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1076c60 .functor AND 1, L_0x7fffc107a920, L_0x7fa112b102e8, L_0x7fffc1077100, C4<1>;
L_0x7fffc1076cd0 .functor AND 1, L_0x7fffc107a920, L_0x7fffc1076d40, L_0x7fa112b102a0, L_0x7fffc10771f0;
L_0x7fffc1076d40 .functor NOT 1, L_0x7fa112b102e8, C4<0>, C4<0>, C4<0>;
L_0x7fffc1076e00 .functor AND 1, L_0x7fffc1076ea0, L_0x7fffc1077290, C4<1>, C4<1>;
L_0x7fffc1076ea0 .functor NOT 1, L_0x7fffc107a920, C4<0>, C4<0>, C4<0>;
L_0x7fffc1076f60 .functor OR 1, L_0x7fffc1076c60, L_0x7fffc1076cd0, L_0x7fffc1076e00, C4<0>;
v0x7fffc1045320_0 .net "A", 0 0, L_0x7fa112b102a0;  alias, 1 drivers
v0x7fffc10454f0_0 .net "C", 0 0, L_0x7fa112b102e8;  alias, 1 drivers
v0x7fffc10456c0_0 .net "OUT", 0 0, L_0x7fffc1076f60;  1 drivers
v0x7fffc1045760_0 .net "S", 0 0, L_0x7fffc107a920;  alias, 1 drivers
v0x7fffc1045800_0 .net "WIRE1", 0 0, L_0x7fffc1076c60;  1 drivers
v0x7fffc10458f0_0 .net "WIRE2", 0 0, L_0x7fffc1076cd0;  1 drivers
v0x7fffc10459b0_0 .net "WIRE3", 0 0, L_0x7fffc1076e00;  1 drivers
v0x7fffc1045a70_0 .net "X0", 0 0, L_0x7fffc1077100;  1 drivers
v0x7fffc1045b30_0 .net "X1", 0 0, L_0x7fffc10771f0;  1 drivers
v0x7fffc1045bf0_0 .net "X2", 0 0, L_0x7fffc1077290;  1 drivers
v0x7fffc1045cb0_0 .net *"_s0", 0 0, L_0x7fffc1076d40;  1 drivers
v0x7fffc1045d90_0 .net *"_s2", 0 0, L_0x7fffc1076ea0;  1 drivers
S_0x7fffc1046d20 .scope module, "myrotator" "RIGHTSHIFTER" 6 84, 11 96 0, S_0x7fffc0f899d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7fa112b103c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffc10576c0_0 .net "A", 0 0, L_0x7fa112b103c0;  1 drivers
L_0x7fa112b10408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffc1057780_0 .net "C", 0 0, L_0x7fa112b10408;  1 drivers
v0x7fffc1057840_0 .net "DATA", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc10578e0_0 .var "OUT", 7 0;
v0x7fffc10579a0_0 .net "S", 2 0, L_0x7fffc108f5c0;  1 drivers
v0x7fffc1057ad0_0 .net "WIRE1", 7 0, L_0x7fffc1087de0;  1 drivers
v0x7fffc1057be0_0 .net "WIRE2", 7 0, L_0x7fffc108b3f0;  1 drivers
v0x7fffc1057cf0_0 .net "WIRE3", 7 0, L_0x7fffc108ef70;  1 drivers
E_0x7fffc1039cc0 .event edge, v0x7fffc0f782b0_0, v0x7fffc10579a0_0, v0x7fffc104b1d0_0, v0x7fffc104b0f0_0;
L_0x7fffc1088460 .part L_0x7fffc108f5c0, 0, 1;
L_0x7fffc108b9e0 .part L_0x7fffc108f5c0, 1, 1;
L_0x7fffc108f520 .part L_0x7fffc108f5c0, 2, 1;
S_0x7fffc1046fc0 .scope module, "shift0_" "one_BITSHIFT_1" 11 111, 11 43 0, S_0x7fffc1046d20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc104bb80_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc104bc40_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc104bd10_0 .net "S", 0 0, L_0x7fffc1088460;  1 drivers
v0x7fffc104bef0_0 .net "X", 7 0, v0x7fffc105b9c0_0;  alias, 1 drivers
v0x7fffc104bf90_0 .net "Y", 7 0, L_0x7fffc1087de0;  alias, 1 drivers
L_0x7fffc10851d0 .part v0x7fffc105b9c0_0, 0, 1;
L_0x7fffc10852c0 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc1085bc0 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc1085f10 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc1086000 .part v0x7fffc105b9c0_0, 7, 1;
L_0x7fffc10863a0 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc10864d0 .part v0x7fffc105b9c0_0, 6, 1;
L_0x7fffc10869a0 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc1086ae0 .part v0x7fffc105b9c0_0, 5, 1;
L_0x7fffc1086eb0 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc1087000 .part v0x7fffc105b9c0_0, 4, 1;
L_0x7fffc1087380 .part v0x7fffc105b9c0_0, 2, 1;
L_0x7fffc10874e0 .part v0x7fffc105b9c0_0, 3, 1;
L_0x7fffc10878e0 .part v0x7fffc105b9c0_0, 1, 1;
L_0x7fffc1087a50 .part v0x7fffc105b9c0_0, 2, 1;
LS_0x7fffc1087de0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc1087c70, L_0x7fffc1087770, L_0x7fffc1087240, L_0x7fffc1086d70;
LS_0x7fffc1087de0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc104be50, L_0x7fffc1086290, L_0x7fffc1085e00, L_0x7fffc1085030;
L_0x7fffc1087de0 .concat8 [ 4 4 0 0], LS_0x7fffc1087de0_0_0, LS_0x7fffc1087de0_0_4;
L_0x7fffc10881e0 .part v0x7fffc105b9c0_0, 0, 1;
L_0x7fffc10882d0 .part v0x7fffc105b9c0_0, 1, 1;
S_0x7fffc1047230 .scope module, "bit0" "one_" 11 57, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1087470 .functor AND 1, L_0x7fffc1087b40, L_0x7fffc10881e0, C4<1>, C4<1>;
L_0x7fffc1087b40 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc1087c00 .functor AND 1, L_0x7fffc1088460, L_0x7fffc10882d0, C4<1>, C4<1>;
L_0x7fffc1087c70 .functor OR 1, L_0x7fffc1087470, L_0x7fffc1087c00, C4<0>, C4<0>;
v0x7fffc10474c0_0 .net "AND1OUT", 0 0, L_0x7fffc1087470;  1 drivers
v0x7fffc10475a0_0 .net "AND2OUT", 0 0, L_0x7fffc1087c00;  1 drivers
v0x7fffc1047660_0 .net "IN0", 0 0, L_0x7fffc10881e0;  1 drivers
v0x7fffc1047730_0 .net "IN1", 0 0, L_0x7fffc10882d0;  1 drivers
v0x7fffc10477f0_0 .net "OUT", 0 0, L_0x7fffc1087c70;  1 drivers
v0x7fffc1047900_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc10479c0_0 .net *"_s0", 0 0, L_0x7fffc1087b40;  1 drivers
S_0x7fffc1047b20 .scope module, "bit1" "one_" 11 56, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10875d0 .functor AND 1, L_0x7fffc1087640, L_0x7fffc10878e0, C4<1>, C4<1>;
L_0x7fffc1087640 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc1087700 .functor AND 1, L_0x7fffc1088460, L_0x7fffc1087a50, C4<1>, C4<1>;
L_0x7fffc1087770 .functor OR 1, L_0x7fffc10875d0, L_0x7fffc1087700, C4<0>, C4<0>;
v0x7fffc1047d80_0 .net "AND1OUT", 0 0, L_0x7fffc10875d0;  1 drivers
v0x7fffc1047e40_0 .net "AND2OUT", 0 0, L_0x7fffc1087700;  1 drivers
v0x7fffc1047f00_0 .net "IN0", 0 0, L_0x7fffc10878e0;  1 drivers
v0x7fffc1047fd0_0 .net "IN1", 0 0, L_0x7fffc1087a50;  1 drivers
v0x7fffc1048090_0 .net "OUT", 0 0, L_0x7fffc1087770;  1 drivers
v0x7fffc10481a0_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc1048240_0 .net *"_s0", 0 0, L_0x7fffc1087640;  1 drivers
S_0x7fffc10483b0 .scope module, "bit2" "one_" 11 55, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10870a0 .functor AND 1, L_0x7fffc1087110, L_0x7fffc1087380, C4<1>, C4<1>;
L_0x7fffc1087110 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc10871d0 .functor AND 1, L_0x7fffc1088460, L_0x7fffc10874e0, C4<1>, C4<1>;
L_0x7fffc1087240 .functor OR 1, L_0x7fffc10870a0, L_0x7fffc10871d0, C4<0>, C4<0>;
v0x7fffc1048620_0 .net "AND1OUT", 0 0, L_0x7fffc10870a0;  1 drivers
v0x7fffc10486e0_0 .net "AND2OUT", 0 0, L_0x7fffc10871d0;  1 drivers
v0x7fffc10487a0_0 .net "IN0", 0 0, L_0x7fffc1087380;  1 drivers
v0x7fffc1048870_0 .net "IN1", 0 0, L_0x7fffc10874e0;  1 drivers
v0x7fffc1048930_0 .net "OUT", 0 0, L_0x7fffc1087240;  1 drivers
v0x7fffc1048a40_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc1048b30_0 .net *"_s0", 0 0, L_0x7fffc1087110;  1 drivers
S_0x7fffc1048c90 .scope module, "bit3" "one_" 11 54, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1086bd0 .functor AND 1, L_0x7fffc1086c40, L_0x7fffc1086eb0, C4<1>, C4<1>;
L_0x7fffc1086c40 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc1086d00 .functor AND 1, L_0x7fffc1088460, L_0x7fffc1087000, C4<1>, C4<1>;
L_0x7fffc1086d70 .functor OR 1, L_0x7fffc1086bd0, L_0x7fffc1086d00, C4<0>, C4<0>;
v0x7fffc1048ed0_0 .net "AND1OUT", 0 0, L_0x7fffc1086bd0;  1 drivers
v0x7fffc1048fb0_0 .net "AND2OUT", 0 0, L_0x7fffc1086d00;  1 drivers
v0x7fffc1049070_0 .net "IN0", 0 0, L_0x7fffc1086eb0;  1 drivers
v0x7fffc1049110_0 .net "IN1", 0 0, L_0x7fffc1087000;  1 drivers
v0x7fffc10491d0_0 .net "OUT", 0 0, L_0x7fffc1086d70;  1 drivers
v0x7fffc10492e0_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc1049380_0 .net *"_s0", 0 0, L_0x7fffc1086c40;  1 drivers
S_0x7fffc10494e0 .scope module, "bit4" "one_" 11 53, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10865c0 .functor AND 1, L_0x7fffc1086630, L_0x7fffc10869a0, C4<1>, C4<1>;
L_0x7fffc1086630 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc104bde0 .functor AND 1, L_0x7fffc1088460, L_0x7fffc1086ae0, C4<1>, C4<1>;
L_0x7fffc104be50 .functor OR 1, L_0x7fffc10865c0, L_0x7fffc104bde0, C4<0>, C4<0>;
v0x7fffc1049770_0 .net "AND1OUT", 0 0, L_0x7fffc10865c0;  1 drivers
v0x7fffc1049850_0 .net "AND2OUT", 0 0, L_0x7fffc104bde0;  1 drivers
v0x7fffc1049910_0 .net "IN0", 0 0, L_0x7fffc10869a0;  1 drivers
v0x7fffc10499b0_0 .net "IN1", 0 0, L_0x7fffc1086ae0;  1 drivers
v0x7fffc1049a70_0 .net "OUT", 0 0, L_0x7fffc104be50;  1 drivers
v0x7fffc1049b80_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc1049c20_0 .net *"_s0", 0 0, L_0x7fffc1086630;  1 drivers
S_0x7fffc1049d80 .scope module, "bit5" "one_" 11 52, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc10860f0 .functor AND 1, L_0x7fffc1086160, L_0x7fffc10863a0, C4<1>, C4<1>;
L_0x7fffc1086160 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc1086220 .functor AND 1, L_0x7fffc1088460, L_0x7fffc10864d0, C4<1>, C4<1>;
L_0x7fffc1086290 .functor OR 1, L_0x7fffc10860f0, L_0x7fffc1086220, C4<0>, C4<0>;
v0x7fffc1049f70_0 .net "AND1OUT", 0 0, L_0x7fffc10860f0;  1 drivers
v0x7fffc104a050_0 .net "AND2OUT", 0 0, L_0x7fffc1086220;  1 drivers
v0x7fffc104a110_0 .net "IN0", 0 0, L_0x7fffc10863a0;  1 drivers
v0x7fffc104a1e0_0 .net "IN1", 0 0, L_0x7fffc10864d0;  1 drivers
v0x7fffc104a2a0_0 .net "OUT", 0 0, L_0x7fffc1086290;  1 drivers
v0x7fffc104a3b0_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc104a450_0 .net *"_s0", 0 0, L_0x7fffc1086160;  1 drivers
S_0x7fffc104a5b0 .scope module, "bit6" "one_" 11 51, 11 12 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1085c60 .functor AND 1, L_0x7fffc1085cd0, L_0x7fffc1085f10, C4<1>, C4<1>;
L_0x7fffc1085cd0 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc1085d90 .functor AND 1, L_0x7fffc1088460, L_0x7fffc1086000, C4<1>, C4<1>;
L_0x7fffc1085e00 .functor OR 1, L_0x7fffc1085c60, L_0x7fffc1085d90, C4<0>, C4<0>;
v0x7fffc104a7f0_0 .net "AND1OUT", 0 0, L_0x7fffc1085c60;  1 drivers
v0x7fffc104a8d0_0 .net "AND2OUT", 0 0, L_0x7fffc1085d90;  1 drivers
v0x7fffc104a990_0 .net "IN0", 0 0, L_0x7fffc1085f10;  1 drivers
v0x7fffc104aa60_0 .net "IN1", 0 0, L_0x7fffc1086000;  1 drivers
v0x7fffc104ab20_0 .net "OUT", 0 0, L_0x7fffc1085e00;  1 drivers
v0x7fffc104ac30_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc104acd0_0 .net *"_s0", 0 0, L_0x7fffc1085cd0;  1 drivers
S_0x7fffc104ae30 .scope module, "bit7" "two" 11 50, 11 27 0, S_0x7fffc1046fc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1084d80 .functor AND 1, L_0x7fffc1088460, L_0x7fa112b10408, L_0x7fffc10851d0, C4<1>;
L_0x7fffc1084df0 .functor AND 1, L_0x7fffc1088460, L_0x7fffc1084e60, L_0x7fa112b103c0, L_0x7fffc10852c0;
L_0x7fffc1084e60 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc1084ed0 .functor AND 1, L_0x7fffc1084f70, L_0x7fffc1085bc0, C4<1>, C4<1>;
L_0x7fffc1084f70 .functor NOT 1, L_0x7fffc1088460, C4<0>, C4<0>, C4<0>;
L_0x7fffc1085030 .functor OR 1, L_0x7fffc1084d80, L_0x7fffc1084df0, L_0x7fffc1084ed0, C4<0>;
v0x7fffc104b0f0_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc104b1d0_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc104b290_0 .net "OUT", 0 0, L_0x7fffc1085030;  1 drivers
v0x7fffc104b330_0 .net "S", 0 0, L_0x7fffc1088460;  alias, 1 drivers
v0x7fffc104b3d0_0 .net "WIRE1", 0 0, L_0x7fffc1084d80;  1 drivers
v0x7fffc104b4e0_0 .net "WIRE2", 0 0, L_0x7fffc1084df0;  1 drivers
v0x7fffc104b5a0_0 .net "WIRE3", 0 0, L_0x7fffc1084ed0;  1 drivers
v0x7fffc104b660_0 .net "X0", 0 0, L_0x7fffc10851d0;  1 drivers
v0x7fffc104b720_0 .net "X1", 0 0, L_0x7fffc10852c0;  1 drivers
v0x7fffc104b7e0_0 .net "X2", 0 0, L_0x7fffc1085bc0;  1 drivers
v0x7fffc104b8a0_0 .net *"_s0", 0 0, L_0x7fffc1084e60;  1 drivers
v0x7fffc104b980_0 .net *"_s2", 0 0, L_0x7fffc1084f70;  1 drivers
S_0x7fffc104c0d0 .scope module, "shift1_" "one_BITSHIFT_2" 11 112, 11 61 0, S_0x7fffc1046d20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc1051120_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc1051270_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc10513c0_0 .net "S", 0 0, L_0x7fffc108b9e0;  1 drivers
v0x7fffc1051570_0 .net "X", 7 0, L_0x7fffc1087de0;  alias, 1 drivers
v0x7fffc1051610_0 .net "Y", 7 0, L_0x7fffc108b3f0;  alias, 1 drivers
L_0x7fffc1088960 .part L_0x7fffc1087de0, 1, 1;
L_0x7fffc1088a50 .part L_0x7fffc1087de0, 7, 1;
L_0x7fffc1088af0 .part L_0x7fffc1087de0, 7, 1;
L_0x7fffc10891f0 .part L_0x7fffc1087de0, 0, 1;
L_0x7fffc1089310 .part L_0x7fffc1087de0, 7, 1;
L_0x7fffc1089400 .part L_0x7fffc1087de0, 6, 1;
L_0x7fffc10899f0 .part L_0x7fffc1087de0, 5, 1;
L_0x7fffc1089ae0 .part L_0x7fffc1087de0, 7, 1;
L_0x7fffc1089f00 .part L_0x7fffc1087de0, 4, 1;
L_0x7fffc1089ff0 .part L_0x7fffc1087de0, 6, 1;
L_0x7fffc108a370 .part L_0x7fffc1087de0, 3, 1;
L_0x7fffc108a460 .part L_0x7fffc1087de0, 5, 1;
L_0x7fffc108a8d0 .part L_0x7fffc1087de0, 2, 1;
L_0x7fffc1026830 .part L_0x7fffc1087de0, 4, 1;
L_0x7fffc108ae70 .part L_0x7fffc1087de0, 1, 1;
L_0x7fffc108af60 .part L_0x7fffc1087de0, 3, 1;
LS_0x7fffc108b3f0_0_0 .concat8 [ 1 1 1 1], L_0x7fffc108b280, L_0x7fffc108ad00, L_0x7fffc108a760, L_0x7fffc108a230;
LS_0x7fffc108b3f0_0_4 .concat8 [ 1 1 1 1], L_0x7fffc1089dc0, L_0x7fffc10898e0, L_0x7fffc1089050, L_0x7fffc1088800;
L_0x7fffc108b3f0 .concat8 [ 4 4 0 0], LS_0x7fffc108b3f0_0_0, LS_0x7fffc108b3f0_0_4;
L_0x7fffc108b760 .part L_0x7fffc1087de0, 0, 1;
L_0x7fffc108b8f0 .part L_0x7fffc1087de0, 2, 1;
S_0x7fffc104c340 .scope module, "bit0" "one_" 11 74, 11 12 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108b0e0 .functor AND 1, L_0x7fffc108b150, L_0x7fffc108b760, C4<1>, C4<1>;
L_0x7fffc108b150 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc108b210 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc108b8f0, C4<1>, C4<1>;
L_0x7fffc108b280 .functor OR 1, L_0x7fffc108b0e0, L_0x7fffc108b210, C4<0>, C4<0>;
v0x7fffc104c5b0_0 .net "AND1OUT", 0 0, L_0x7fffc108b0e0;  1 drivers
v0x7fffc104c690_0 .net "AND2OUT", 0 0, L_0x7fffc108b210;  1 drivers
v0x7fffc104c750_0 .net "IN0", 0 0, L_0x7fffc108b760;  1 drivers
v0x7fffc104c820_0 .net "IN1", 0 0, L_0x7fffc108b8f0;  1 drivers
v0x7fffc104c8e0_0 .net "OUT", 0 0, L_0x7fffc108b280;  1 drivers
v0x7fffc104c9f0_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104cab0_0 .net *"_s0", 0 0, L_0x7fffc108b150;  1 drivers
S_0x7fffc104cc10 .scope module, "bit1" "one_" 11 73, 11 12 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108a550 .functor AND 1, L_0x7fffc108abd0, L_0x7fffc108ae70, C4<1>, C4<1>;
L_0x7fffc108abd0 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc108ac90 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc108af60, C4<1>, C4<1>;
L_0x7fffc108ad00 .functor OR 1, L_0x7fffc108a550, L_0x7fffc108ac90, C4<0>, C4<0>;
v0x7fffc104ce70_0 .net "AND1OUT", 0 0, L_0x7fffc108a550;  1 drivers
v0x7fffc104cf30_0 .net "AND2OUT", 0 0, L_0x7fffc108ac90;  1 drivers
v0x7fffc104cff0_0 .net "IN0", 0 0, L_0x7fffc108ae70;  1 drivers
v0x7fffc104d0c0_0 .net "IN1", 0 0, L_0x7fffc108af60;  1 drivers
v0x7fffc104d180_0 .net "OUT", 0 0, L_0x7fffc108ad00;  1 drivers
v0x7fffc104d290_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104d330_0 .net *"_s0", 0 0, L_0x7fffc108abd0;  1 drivers
S_0x7fffc104d4a0 .scope module, "bit2" "one_" 11 72, 11 12 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108a5c0 .functor AND 1, L_0x7fffc108a630, L_0x7fffc108a8d0, C4<1>, C4<1>;
L_0x7fffc108a630 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc108a6f0 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc1026830, C4<1>, C4<1>;
L_0x7fffc108a760 .functor OR 1, L_0x7fffc108a5c0, L_0x7fffc108a6f0, C4<0>, C4<0>;
v0x7fffc104d710_0 .net "AND1OUT", 0 0, L_0x7fffc108a5c0;  1 drivers
v0x7fffc104d7d0_0 .net "AND2OUT", 0 0, L_0x7fffc108a6f0;  1 drivers
v0x7fffc104d890_0 .net "IN0", 0 0, L_0x7fffc108a8d0;  1 drivers
v0x7fffc104d960_0 .net "IN1", 0 0, L_0x7fffc1026830;  1 drivers
v0x7fffc104da20_0 .net "OUT", 0 0, L_0x7fffc108a760;  1 drivers
v0x7fffc104db30_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104dc20_0 .net *"_s0", 0 0, L_0x7fffc108a630;  1 drivers
S_0x7fffc104dd80 .scope module, "bit3" "one_" 11 71, 11 12 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108a0e0 .functor AND 1, L_0x7fffc108a150, L_0x7fffc108a370, C4<1>, C4<1>;
L_0x7fffc108a150 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc108a1c0 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc108a460, C4<1>, C4<1>;
L_0x7fffc108a230 .functor OR 1, L_0x7fffc108a0e0, L_0x7fffc108a1c0, C4<0>, C4<0>;
v0x7fffc104dfc0_0 .net "AND1OUT", 0 0, L_0x7fffc108a0e0;  1 drivers
v0x7fffc104e0a0_0 .net "AND2OUT", 0 0, L_0x7fffc108a1c0;  1 drivers
v0x7fffc104e160_0 .net "IN0", 0 0, L_0x7fffc108a370;  1 drivers
v0x7fffc104e200_0 .net "IN1", 0 0, L_0x7fffc108a460;  1 drivers
v0x7fffc104e2c0_0 .net "OUT", 0 0, L_0x7fffc108a230;  1 drivers
v0x7fffc104e3d0_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104e470_0 .net *"_s0", 0 0, L_0x7fffc108a150;  1 drivers
S_0x7fffc104e5d0 .scope module, "bit4" "one_" 11 70, 11 12 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1089c20 .functor AND 1, L_0x7fffc1089c90, L_0x7fffc1089f00, C4<1>, C4<1>;
L_0x7fffc1089c90 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1089d50 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc1089ff0, C4<1>, C4<1>;
L_0x7fffc1089dc0 .functor OR 1, L_0x7fffc1089c20, L_0x7fffc1089d50, C4<0>, C4<0>;
v0x7fffc104e860_0 .net "AND1OUT", 0 0, L_0x7fffc1089c20;  1 drivers
v0x7fffc104e940_0 .net "AND2OUT", 0 0, L_0x7fffc1089d50;  1 drivers
v0x7fffc104ea00_0 .net "IN0", 0 0, L_0x7fffc1089f00;  1 drivers
v0x7fffc104eaa0_0 .net "IN1", 0 0, L_0x7fffc1089ff0;  1 drivers
v0x7fffc104eb60_0 .net "OUT", 0 0, L_0x7fffc1089dc0;  1 drivers
v0x7fffc104ec70_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104ed10_0 .net *"_s0", 0 0, L_0x7fffc1089c90;  1 drivers
S_0x7fffc104ee70 .scope module, "bit5" "one_" 11 69, 11 12 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc1089530 .functor AND 1, L_0x7fffc10895a0, L_0x7fffc10899f0, C4<1>, C4<1>;
L_0x7fffc10895a0 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1089660 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc1089ae0, C4<1>, C4<1>;
L_0x7fffc10898e0 .functor OR 1, L_0x7fffc1089530, L_0x7fffc1089660, C4<0>, C4<0>;
v0x7fffc104f060_0 .net "AND1OUT", 0 0, L_0x7fffc1089530;  1 drivers
v0x7fffc104f140_0 .net "AND2OUT", 0 0, L_0x7fffc1089660;  1 drivers
v0x7fffc104f200_0 .net "IN0", 0 0, L_0x7fffc10899f0;  1 drivers
v0x7fffc104f2d0_0 .net "IN1", 0 0, L_0x7fffc1089ae0;  1 drivers
v0x7fffc104f390_0 .net "OUT", 0 0, L_0x7fffc10898e0;  1 drivers
v0x7fffc104f4a0_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104f540_0 .net *"_s0", 0 0, L_0x7fffc10895a0;  1 drivers
S_0x7fffc104f6a0 .scope module, "bit6" "two" 11 68, 11 27 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1088be0 .functor AND 1, L_0x7fffc108b9e0, L_0x7fa112b10408, L_0x7fffc10891f0, C4<1>;
L_0x7fffc1088c50 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc1088cc0, L_0x7fa112b103c0, L_0x7fffc1089310;
L_0x7fffc1088cc0 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc10567d0 .functor AND 1, L_0x7fffc1088f90, L_0x7fffc1089400, C4<1>, C4<1>;
L_0x7fffc1088f90 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1089050 .functor OR 1, L_0x7fffc1088be0, L_0x7fffc1088c50, L_0x7fffc10567d0, C4<0>;
v0x7fffc104f920_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc104fa30_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc104fb40_0 .net "OUT", 0 0, L_0x7fffc1089050;  1 drivers
v0x7fffc104fbe0_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc104fc80_0 .net "WIRE1", 0 0, L_0x7fffc1088be0;  1 drivers
v0x7fffc104fd70_0 .net "WIRE2", 0 0, L_0x7fffc1088c50;  1 drivers
v0x7fffc104fe30_0 .net "WIRE3", 0 0, L_0x7fffc10567d0;  1 drivers
v0x7fffc104fef0_0 .net "X0", 0 0, L_0x7fffc10891f0;  1 drivers
v0x7fffc104ffb0_0 .net "X1", 0 0, L_0x7fffc1089310;  1 drivers
v0x7fffc1050070_0 .net "X2", 0 0, L_0x7fffc1089400;  1 drivers
v0x7fffc1050130_0 .net *"_s0", 0 0, L_0x7fffc1088cc0;  1 drivers
v0x7fffc1050210_0 .net *"_s2", 0 0, L_0x7fffc1088f90;  1 drivers
S_0x7fffc1050410 .scope module, "bit7" "two" 11 67, 11 27 0, S_0x7fffc104c0d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc1088500 .functor AND 1, L_0x7fffc108b9e0, L_0x7fa112b10408, L_0x7fffc1088960, C4<1>;
L_0x7fffc1088570 .functor AND 1, L_0x7fffc108b9e0, L_0x7fffc10885e0, L_0x7fa112b103c0, L_0x7fffc1088a50;
L_0x7fffc10885e0 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc10886a0 .functor AND 1, L_0x7fffc1088740, L_0x7fffc1088af0, C4<1>, C4<1>;
L_0x7fffc1088740 .functor NOT 1, L_0x7fffc108b9e0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1088800 .functor OR 1, L_0x7fffc1088500, L_0x7fffc1088570, L_0x7fffc10886a0, C4<0>;
v0x7fffc1050640_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc1050700_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc10507c0_0 .net "OUT", 0 0, L_0x7fffc1088800;  1 drivers
v0x7fffc1050860_0 .net "S", 0 0, L_0x7fffc108b9e0;  alias, 1 drivers
v0x7fffc1050900_0 .net "WIRE1", 0 0, L_0x7fffc1088500;  1 drivers
v0x7fffc10509f0_0 .net "WIRE2", 0 0, L_0x7fffc1088570;  1 drivers
v0x7fffc1050ab0_0 .net "WIRE3", 0 0, L_0x7fffc10886a0;  1 drivers
v0x7fffc1050b70_0 .net "X0", 0 0, L_0x7fffc1088960;  1 drivers
v0x7fffc1050c30_0 .net "X1", 0 0, L_0x7fffc1088a50;  1 drivers
v0x7fffc1050d80_0 .net "X2", 0 0, L_0x7fffc1088af0;  1 drivers
v0x7fffc1050e40_0 .net *"_s0", 0 0, L_0x7fffc10885e0;  1 drivers
v0x7fffc1050f20_0 .net *"_s2", 0 0, L_0x7fffc1088740;  1 drivers
S_0x7fffc1051750 .scope module, "shift2_" "one_BITSHIFT_3" 11 113, 11 78 0, S_0x7fffc1046d20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffc10571b0_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc1057270_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc1057330_0 .net "S", 0 0, L_0x7fffc108f520;  1 drivers
v0x7fffc10574e0_0 .net "X", 7 0, L_0x7fffc108b3f0;  alias, 1 drivers
v0x7fffc1057580_0 .net "Y", 7 0, L_0x7fffc108ef70;  alias, 1 drivers
L_0x7fffc108bf30 .part L_0x7fffc108b3f0, 3, 1;
L_0x7fffc108c020 .part L_0x7fffc108b3f0, 7, 1;
L_0x7fffc108c0c0 .part L_0x7fffc108b3f0, 7, 1;
L_0x7fffc108c640 .part L_0x7fffc108b3f0, 2, 1;
L_0x7fffc108c760 .part L_0x7fffc108b3f0, 7, 1;
L_0x7fffc108c850 .part L_0x7fffc108b3f0, 6, 1;
L_0x7fffc108d1b0 .part L_0x7fffc108b3f0, 1, 1;
L_0x7fffc108d2a0 .part L_0x7fffc108b3f0, 7, 1;
L_0x7fffc108d3e0 .part L_0x7fffc108b3f0, 5, 1;
L_0x7fffc108d9c0 .part L_0x7fffc108b3f0, 0, 1;
L_0x7fffc108dab0 .part L_0x7fffc108b3f0, 7, 1;
L_0x7fffc108db50 .part L_0x7fffc108b3f0, 4, 1;
L_0x7fffc108df90 .part L_0x7fffc108b3f0, 3, 1;
L_0x7fffc1051460 .part L_0x7fffc108b3f0, 7, 1;
L_0x7fffc108e500 .part L_0x7fffc108b3f0, 2, 1;
L_0x7fffc108e5f0 .part L_0x7fffc108b3f0, 6, 1;
L_0x7fffc108ea50 .part L_0x7fffc108b3f0, 1, 1;
L_0x7fffc108eb40 .part L_0x7fffc108b3f0, 5, 1;
LS_0x7fffc108ef70_0_0 .concat8 [ 1 1 1 1], L_0x7fffc108ee00, L_0x7fffc108e910, L_0x7fffc108e3c0, L_0x7fffc108de50;
LS_0x7fffc108ef70_0_4 .concat8 [ 1 1 1 1], L_0x7fffc108d830, L_0x7fffc108cfe0, L_0x7fffc108c4b0, L_0x7fffc108bdd0;
L_0x7fffc108ef70 .concat8 [ 4 4 0 0], LS_0x7fffc108ef70_0_0, LS_0x7fffc108ef70_0_4;
L_0x7fffc108f330 .part L_0x7fffc108b3f0, 0, 1;
L_0x7fffc108ec30 .part L_0x7fffc108b3f0, 4, 1;
S_0x7fffc1051950 .scope module, "bit0" "one_" 11 91, 11 12 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108e6e0 .functor AND 1, L_0x7fffc108ecd0, L_0x7fffc108f330, C4<1>, C4<1>;
L_0x7fffc108ecd0 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108ed90 .functor AND 1, L_0x7fffc108f520, L_0x7fffc108ec30, C4<1>, C4<1>;
L_0x7fffc108ee00 .functor OR 1, L_0x7fffc108e6e0, L_0x7fffc108ed90, C4<0>, C4<0>;
v0x7fffc1051b70_0 .net "AND1OUT", 0 0, L_0x7fffc108e6e0;  1 drivers
v0x7fffc1051c50_0 .net "AND2OUT", 0 0, L_0x7fffc108ed90;  1 drivers
v0x7fffc1051d10_0 .net "IN0", 0 0, L_0x7fffc108f330;  1 drivers
v0x7fffc1051de0_0 .net "IN1", 0 0, L_0x7fffc108ec30;  1 drivers
v0x7fffc1051ea0_0 .net "OUT", 0 0, L_0x7fffc108ee00;  1 drivers
v0x7fffc1051fb0_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc1052070_0 .net *"_s0", 0 0, L_0x7fffc108ecd0;  1 drivers
S_0x7fffc10521d0 .scope module, "bit1" "one_" 11 90, 11 12 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108e770 .functor AND 1, L_0x7fffc108e7e0, L_0x7fffc108ea50, C4<1>, C4<1>;
L_0x7fffc108e7e0 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108e8a0 .functor AND 1, L_0x7fffc108f520, L_0x7fffc108eb40, C4<1>, C4<1>;
L_0x7fffc108e910 .functor OR 1, L_0x7fffc108e770, L_0x7fffc108e8a0, C4<0>, C4<0>;
v0x7fffc1052430_0 .net "AND1OUT", 0 0, L_0x7fffc108e770;  1 drivers
v0x7fffc10524f0_0 .net "AND2OUT", 0 0, L_0x7fffc108e8a0;  1 drivers
v0x7fffc10525b0_0 .net "IN0", 0 0, L_0x7fffc108ea50;  1 drivers
v0x7fffc1052680_0 .net "IN1", 0 0, L_0x7fffc108eb40;  1 drivers
v0x7fffc1052740_0 .net "OUT", 0 0, L_0x7fffc108e910;  1 drivers
v0x7fffc1052850_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc10528f0_0 .net *"_s0", 0 0, L_0x7fffc108e7e0;  1 drivers
S_0x7fffc1052a60 .scope module, "bit2" "one_" 11 89, 11 12 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108dc40 .functor AND 1, L_0x7fffc108e290, L_0x7fffc108e500, C4<1>, C4<1>;
L_0x7fffc108e290 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108e350 .functor AND 1, L_0x7fffc108f520, L_0x7fffc108e5f0, C4<1>, C4<1>;
L_0x7fffc108e3c0 .functor OR 1, L_0x7fffc108dc40, L_0x7fffc108e350, C4<0>, C4<0>;
v0x7fffc1052cd0_0 .net "AND1OUT", 0 0, L_0x7fffc108dc40;  1 drivers
v0x7fffc1052d90_0 .net "AND2OUT", 0 0, L_0x7fffc108e350;  1 drivers
v0x7fffc1052e50_0 .net "IN0", 0 0, L_0x7fffc108e500;  1 drivers
v0x7fffc1052f20_0 .net "IN1", 0 0, L_0x7fffc108e5f0;  1 drivers
v0x7fffc1052fe0_0 .net "OUT", 0 0, L_0x7fffc108e3c0;  1 drivers
v0x7fffc10530f0_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc10531e0_0 .net *"_s0", 0 0, L_0x7fffc108e290;  1 drivers
S_0x7fffc1053340 .scope module, "bit3" "one_" 11 88, 11 12 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffc108dcb0 .functor AND 1, L_0x7fffc108dd20, L_0x7fffc108df90, C4<1>, C4<1>;
L_0x7fffc108dd20 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108dde0 .functor AND 1, L_0x7fffc108f520, L_0x7fffc1051460, C4<1>, C4<1>;
L_0x7fffc108de50 .functor OR 1, L_0x7fffc108dcb0, L_0x7fffc108dde0, C4<0>, C4<0>;
v0x7fffc1053580_0 .net "AND1OUT", 0 0, L_0x7fffc108dcb0;  1 drivers
v0x7fffc1053660_0 .net "AND2OUT", 0 0, L_0x7fffc108dde0;  1 drivers
v0x7fffc1053720_0 .net "IN0", 0 0, L_0x7fffc108df90;  1 drivers
v0x7fffc10537c0_0 .net "IN1", 0 0, L_0x7fffc1051460;  1 drivers
v0x7fffc1053880_0 .net "OUT", 0 0, L_0x7fffc108de50;  1 drivers
v0x7fffc1053990_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc1053a30_0 .net *"_s0", 0 0, L_0x7fffc108dd20;  1 drivers
S_0x7fffc1053b90 .scope module, "bit4" "two" 11 87, 11 27 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc108d4d0 .functor AND 1, L_0x7fffc108f520, L_0x7fa112b10408, L_0x7fffc108d9c0, C4<1>;
L_0x7fffc108d540 .functor AND 1, L_0x7fffc108f520, L_0x7fffc108d5b0, L_0x7fa112b103c0, L_0x7fffc108dab0;
L_0x7fffc108d5b0 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc108d670 .functor AND 1, L_0x7fffc108d770, L_0x7fffc108db50, C4<1>, C4<1>;
L_0x7fffc108d770 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108d830 .functor OR 1, L_0x7fffc108d4d0, L_0x7fffc108d540, L_0x7fffc108d670, C4<0>;
v0x7fffc1053e60_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc1053f20_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc1053fe0_0 .net "OUT", 0 0, L_0x7fffc108d830;  1 drivers
v0x7fffc1054080_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc1054120_0 .net "WIRE1", 0 0, L_0x7fffc108d4d0;  1 drivers
v0x7fffc10541c0_0 .net "WIRE2", 0 0, L_0x7fffc108d540;  1 drivers
v0x7fffc1054280_0 .net "WIRE3", 0 0, L_0x7fffc108d670;  1 drivers
v0x7fffc1054340_0 .net "X0", 0 0, L_0x7fffc108d9c0;  1 drivers
v0x7fffc1054400_0 .net "X1", 0 0, L_0x7fffc108dab0;  1 drivers
v0x7fffc1054550_0 .net "X2", 0 0, L_0x7fffc108db50;  1 drivers
v0x7fffc1054610_0 .net *"_s0", 0 0, L_0x7fffc108d5b0;  1 drivers
v0x7fffc10546f0_0 .net *"_s2", 0 0, L_0x7fffc108d770;  1 drivers
S_0x7fffc10548f0 .scope module, "bit5" "two" 11 86, 11 27 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc108c980 .functor AND 1, L_0x7fffc108f520, L_0x7fa112b10408, L_0x7fffc108d1b0, C4<1>;
L_0x7fffc108c9f0 .functor AND 1, L_0x7fffc108f520, L_0x7fffc1056600, L_0x7fa112b103c0, L_0x7fffc108d2a0;
L_0x7fffc1056600 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc108ce80 .functor AND 1, L_0x7fffc108cf20, L_0x7fffc108d3e0, C4<1>, C4<1>;
L_0x7fffc108cf20 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108cfe0 .functor OR 1, L_0x7fffc108c980, L_0x7fffc108c9f0, L_0x7fffc108ce80, C4<0>;
v0x7fffc1054b20_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc1054be0_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc1054ca0_0 .net "OUT", 0 0, L_0x7fffc108cfe0;  1 drivers
v0x7fffc1054d40_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc1054de0_0 .net "WIRE1", 0 0, L_0x7fffc108c980;  1 drivers
v0x7fffc1054ed0_0 .net "WIRE2", 0 0, L_0x7fffc108c9f0;  1 drivers
v0x7fffc1054f90_0 .net "WIRE3", 0 0, L_0x7fffc108ce80;  1 drivers
v0x7fffc1055050_0 .net "X0", 0 0, L_0x7fffc108d1b0;  1 drivers
v0x7fffc1055110_0 .net "X1", 0 0, L_0x7fffc108d2a0;  1 drivers
v0x7fffc1055260_0 .net "X2", 0 0, L_0x7fffc108d3e0;  1 drivers
v0x7fffc1055320_0 .net *"_s0", 0 0, L_0x7fffc1056600;  1 drivers
v0x7fffc1055400_0 .net *"_s2", 0 0, L_0x7fffc108cf20;  1 drivers
S_0x7fffc1055600 .scope module, "bit6" "two" 11 85, 11 27 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc108c1b0 .functor AND 1, L_0x7fffc108f520, L_0x7fa112b10408, L_0x7fffc108c640, C4<1>;
L_0x7fffc108c220 .functor AND 1, L_0x7fffc108f520, L_0x7fffc108c290, L_0x7fa112b103c0, L_0x7fffc108c760;
L_0x7fffc108c290 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc108c350 .functor AND 1, L_0x7fffc108c3f0, L_0x7fffc108c850, C4<1>, C4<1>;
L_0x7fffc108c3f0 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108c4b0 .functor OR 1, L_0x7fffc108c1b0, L_0x7fffc108c220, L_0x7fffc108c350, C4<0>;
v0x7fffc1055830_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc10558f0_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc10559b0_0 .net "OUT", 0 0, L_0x7fffc108c4b0;  1 drivers
v0x7fffc1055a50_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc1055af0_0 .net "WIRE1", 0 0, L_0x7fffc108c1b0;  1 drivers
v0x7fffc1055be0_0 .net "WIRE2", 0 0, L_0x7fffc108c220;  1 drivers
v0x7fffc1055ca0_0 .net "WIRE3", 0 0, L_0x7fffc108c350;  1 drivers
v0x7fffc1055d60_0 .net "X0", 0 0, L_0x7fffc108c640;  1 drivers
v0x7fffc1055e20_0 .net "X1", 0 0, L_0x7fffc108c760;  1 drivers
v0x7fffc1055f70_0 .net "X2", 0 0, L_0x7fffc108c850;  1 drivers
v0x7fffc1056030_0 .net *"_s0", 0 0, L_0x7fffc108c290;  1 drivers
v0x7fffc1056110_0 .net *"_s2", 0 0, L_0x7fffc108c3f0;  1 drivers
S_0x7fffc1056310 .scope module, "bit7" "two" 11 84, 11 27 0, S_0x7fffc1051750;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffc108bad0 .functor AND 1, L_0x7fffc108f520, L_0x7fa112b10408, L_0x7fffc108bf30, C4<1>;
L_0x7fffc108bb40 .functor AND 1, L_0x7fffc108f520, L_0x7fffc108bbb0, L_0x7fa112b103c0, L_0x7fffc108c020;
L_0x7fffc108bbb0 .functor NOT 1, L_0x7fa112b10408, C4<0>, C4<0>, C4<0>;
L_0x7fffc108bc70 .functor AND 1, L_0x7fffc108bd10, L_0x7fffc108c0c0, C4<1>, C4<1>;
L_0x7fffc108bd10 .functor NOT 1, L_0x7fffc108f520, C4<0>, C4<0>, C4<0>;
L_0x7fffc108bdd0 .functor OR 1, L_0x7fffc108bad0, L_0x7fffc108bb40, L_0x7fffc108bc70, C4<0>;
v0x7fffc1056540_0 .net "A", 0 0, L_0x7fa112b103c0;  alias, 1 drivers
v0x7fffc1056710_0 .net "C", 0 0, L_0x7fa112b10408;  alias, 1 drivers
v0x7fffc10568e0_0 .net "OUT", 0 0, L_0x7fffc108bdd0;  1 drivers
v0x7fffc1056980_0 .net "S", 0 0, L_0x7fffc108f520;  alias, 1 drivers
v0x7fffc1056a20_0 .net "WIRE1", 0 0, L_0x7fffc108bad0;  1 drivers
v0x7fffc1056b10_0 .net "WIRE2", 0 0, L_0x7fffc108bb40;  1 drivers
v0x7fffc1056bd0_0 .net "WIRE3", 0 0, L_0x7fffc108bc70;  1 drivers
v0x7fffc1056c90_0 .net "X0", 0 0, L_0x7fffc108bf30;  1 drivers
v0x7fffc1056d50_0 .net "X1", 0 0, L_0x7fffc108c020;  1 drivers
v0x7fffc1056e10_0 .net "X2", 0 0, L_0x7fffc108c0c0;  1 drivers
v0x7fffc1056ed0_0 .net *"_s0", 0 0, L_0x7fffc108bbb0;  1 drivers
v0x7fffc1056fb0_0 .net *"_s2", 0 0, L_0x7fffc108bd10;  1 drivers
S_0x7fffc1058960 .scope module, "myctrlunit" "controlunit" 3 154, 13 4 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "SELECT1"
    .port_info 2 /OUTPUT 1 "SELECT2"
    .port_info 3 /OUTPUT 3 "ALUOP"
    .port_info 4 /OUTPUT 1 "WRITEENABLE"
    .port_info 5 /OUTPUT 1 "BEQSIGNAL"
    .port_info 6 /OUTPUT 1 "JSIGNAL"
    .port_info 7 /OUTPUT 1 "BNESIGNAL"
    .port_info 8 /OUTPUT 1 "READ"
    .port_info 9 /OUTPUT 1 "WRITE"
    .port_info 10 /OUTPUT 1 "SELECT4"
    .port_info 11 /INPUT 1 "BUSYWAIT"
v0x7fffc1058d20_0 .var "ALUOP", 2 0;
v0x7fffc1058e00_0 .var "BEQSIGNAL", 0 0;
v0x7fffc1058ea0_0 .var "BNESIGNAL", 0 0;
v0x7fffc1058f70_0 .net "BUSYWAIT", 0 0, v0x7fffc1060f80_0;  alias, 1 drivers
v0x7fffc1059030_0 .net "INSTRUCTION", 31 0, v0x7fffc10639e0_0;  alias, 1 drivers
v0x7fffc1059110_0 .var "JSIGNAL", 0 0;
v0x7fffc10591d0_0 .var "READ", 0 0;
v0x7fffc1059290_0 .var "SELECT1", 0 0;
v0x7fffc1059350_0 .var "SELECT2", 0 0;
v0x7fffc10594a0_0 .var "SELECT4", 0 0;
v0x7fffc1059540_0 .var "WRITE", 0 0;
v0x7fffc10595e0_0 .var "WRITEENABLE", 0 0;
E_0x7fffc104b000 .event edge, v0x7fffc1059030_0;
E_0x7fffc1058cc0 .event negedge, v0x7fffc1058f70_0;
S_0x7fffc1059890 .scope module, "mymux1" "mux" 3 142, 4 5 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffc1059ae0_0 .net "DATA0", 7 0, v0x7fffc105bbb0_0;  alias, 1 drivers
v0x7fffc1059bf0_0 .net "DATA1", 7 0, v0x7fffc0f70be0_0;  alias, 1 drivers
v0x7fffc1059cc0_0 .var "OUT", 7 0;
v0x7fffc1059d90_0 .net "SELECT", 0 0, v0x7fffc1059290_0;  alias, 1 drivers
E_0x7fffc1059a60 .event edge, v0x7fffc1059290_0, v0x7fffc0f70be0_0, v0x7fffc0f70ce0_0;
S_0x7fffc1059ef0 .scope module, "mymux2" "mux" 3 147, 4 5 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffc105a1b0_0 .net "DATA0", 7 0, v0x7fffc105d130_0;  1 drivers
v0x7fffc105a2b0_0 .net "DATA1", 7 0, v0x7fffc1059cc0_0;  alias, 1 drivers
v0x7fffc105a3a0_0 .var "OUT", 7 0;
v0x7fffc105a470_0 .net "SELECT", 0 0, v0x7fffc1059350_0;  alias, 1 drivers
E_0x7fffc105a130 .event edge, v0x7fffc1059350_0, v0x7fffc1059cc0_0, v0x7fffc105a1b0_0;
S_0x7fffc105a5b0 .scope module, "mypcadder" "pcadder" 3 89, 14 5 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1"
    .port_info 1 /INPUT 32 "DATA2"
    .port_info 2 /INPUT 32 "INSTUCTION"
    .port_info 3 /OUTPUT 32 "RESULT"
v0x7fffc105a7f0_0 .net "DATA1", 31 0, v0x7fffc105da30_0;  1 drivers
v0x7fffc105a8f0_0 .net "DATA2", 31 0, v0x7fffc105c8c0_0;  1 drivers
v0x7fffc105a9d0_0 .net "INSTUCTION", 31 0, v0x7fffc10639e0_0;  alias, 1 drivers
v0x7fffc105aad0_0 .var "RESULT", 31 0;
S_0x7fffc105ac40 .scope module, "mypcmux" "pcmux" 3 93, 15 5 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA0"
    .port_info 1 /INPUT 32 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 32 "OUT"
v0x7fffc105af00_0 .net "DATA0", 31 0, v0x7fffc105da30_0;  alias, 1 drivers
v0x7fffc105b010_0 .net "DATA1", 31 0, v0x7fffc105aad0_0;  alias, 1 drivers
v0x7fffc105b0e0_0 .var "OUT", 31 0;
v0x7fffc105b1b0_0 .net "SELECT", 0 0, L_0x7fffc1067380;  alias, 1 drivers
E_0x7fffc105ae80 .event edge, v0x7fffc105b1b0_0, v0x7fffc105aad0_0, v0x7fffc105a7f0_0;
S_0x7fffc105b320 .scope module, "myregfile" "reg_file" 3 121, 16 86 0, S_0x7fffc0f7a930;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fffc105b750_0 .net "CLK", 0 0, v0x7fffc1065e50_0;  alias, 1 drivers
v0x7fffc105b830_0 .net "IN", 7 0, v0x7fffc0f66f70_0;  alias, 1 drivers
v0x7fffc105b8f0_0 .net "INADDRESS", 2 0, v0x7fffc105e810_0;  1 drivers
v0x7fffc105b9c0_0 .var "OUT1", 7 0;
v0x7fffc105ba80_0 .net "OUT1ADDRESS", 2 0, v0x7fffc105dd70_0;  1 drivers
v0x7fffc105bbb0_0 .var "OUT2", 7 0;
v0x7fffc105bcc0_0 .net "OUT2ADDRESS", 2 0, v0x7fffc105de10_0;  1 drivers
v0x7fffc105bda0_0 .net "RESET", 0 0, v0x7fffc1066710_0;  alias, 1 drivers
v0x7fffc105be60_0 .net "WRITE", 0 0, v0x7fffc105e740_0;  1 drivers
v0x7fffc105bfb0_0 .net *"_s10", 7 0, L_0x7fffc1067760;  1 drivers
v0x7fffc105c090_0 .net *"_s12", 4 0, L_0x7fffc1067800;  1 drivers
L_0x7fa112b10060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc105c170_0 .net *"_s15", 1 0, L_0x7fa112b10060;  1 drivers
v0x7fffc105c250_0 .net *"_s3", 7 0, L_0x7fffc1067530;  1 drivers
v0x7fffc105c330_0 .net *"_s5", 4 0, L_0x7fffc10675d0;  1 drivers
L_0x7fa112b10018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc105c410_0 .net *"_s8", 1 0, L_0x7fa112b10018;  1 drivers
v0x7fffc105c4f0_0 .var/i "counter", 31 0;
v0x7fffc105c5d0 .array "registerfile", 0 7, 7 0;
E_0x7fffc105b660 .event posedge, v0x7fffc105b750_0;
E_0x7fffc105b6e0 .event edge, L_0x7fffc1067760, L_0x7fffc1067530, v0x7fffc105bcc0_0, v0x7fffc105ba80_0;
L_0x7fffc1067530 .array/port v0x7fffc105c5d0, L_0x7fffc10675d0;
L_0x7fffc10675d0 .concat [ 3 2 0 0], v0x7fffc105dd70_0, L_0x7fa112b10018;
L_0x7fffc1067760 .array/port v0x7fffc105c5d0, L_0x7fffc1067800;
L_0x7fffc1067800 .concat [ 3 2 0 0], v0x7fffc105de10_0, L_0x7fa112b10060;
S_0x7fffc105eb50 .scope module, "d" "data_memory" 2 23, 17 12 0, S_0x7fffc0f8cfb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fffc105ef20_0 .var *"_s10", 7 0; Local signal
v0x7fffc105f020_0 .var *"_s3", 7 0; Local signal
v0x7fffc105f100_0 .var *"_s4", 7 0; Local signal
v0x7fffc105f1f0_0 .var *"_s5", 7 0; Local signal
v0x7fffc105f2d0_0 .var *"_s6", 7 0; Local signal
v0x7fffc105f400_0 .var *"_s7", 7 0; Local signal
v0x7fffc105f4e0_0 .var *"_s8", 7 0; Local signal
v0x7fffc105f5c0_0 .var *"_s9", 7 0; Local signal
v0x7fffc105f6a0_0 .net "address", 5 0, v0x7fffc10615b0_0;  alias, 1 drivers
v0x7fffc105f780_0 .var "busywait", 0 0;
v0x7fffc105f840_0 .net "clock", 0 0, v0x7fffc1065e50_0;  alias, 1 drivers
v0x7fffc105f8e0_0 .var/i "i", 31 0;
v0x7fffc105f9c0 .array "memory_array", 0 255, 7 0;
v0x7fffc105fa80_0 .net "read", 0 0, v0x7fffc1061710_0;  alias, 1 drivers
v0x7fffc105fb40_0 .var "readaccess", 0 0;
v0x7fffc105fc00_0 .var "readdata", 31 0;
v0x7fffc105fce0_0 .net "reset", 0 0, v0x7fffc1066710_0;  alias, 1 drivers
v0x7fffc105fdd0_0 .net "write", 0 0, v0x7fffc1061990_0;  alias, 1 drivers
v0x7fffc105fe90_0 .var "writeaccess", 0 0;
v0x7fffc105ff50_0 .net "writedata", 31 0, v0x7fffc1061a60_0;  alias, 1 drivers
E_0x7fffc105ee60 .event posedge, v0x7fffc105bda0_0;
E_0x7fffc105eec0 .event edge, v0x7fffc105fdd0_0, v0x7fffc105fa80_0;
S_0x7fffc1060180 .scope module, "dc" "dcache" 2 21, 18 6 0, S_0x7fffc0f8cfb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 1 "mem_busywait"
    .port_info 5 /INPUT 8 "address"
    .port_info 6 /INPUT 8 "writedata"
    .port_info 7 /INPUT 32 "mem_readdata"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "busywait"
    .port_info 11 /OUTPUT 6 "mem_address"
    .port_info 12 /OUTPUT 8 "readdata"
    .port_info 13 /OUTPUT 32 "mem_writedata"
P_0x7fffc1060300 .param/l "IDLE" 0 18 128, C4<000>;
P_0x7fffc1060340 .param/l "MEM_READ" 0 18 128, C4<001>;
P_0x7fffc1060380 .param/l "MEM_WRITE" 0 18 128, C4<010>;
v0x7fffc1060b10_0 .net *"_s12", 0 0, L_0x7fffc108f840;  1 drivers
v0x7fffc1060bf0_0 .net *"_s20", 31 0, L_0x7fffc108f8e0;  1 drivers
v0x7fffc1060cd0_0 .net *"_s22", 4 0, L_0x7fffc108f980;  1 drivers
L_0x7fa112b10450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc1060d90_0 .net *"_s25", 1 0, L_0x7fa112b10450;  1 drivers
v0x7fffc1060e70_0 .net "address", 7 0, v0x7fffc105c9a0_0;  alias, 1 drivers
v0x7fffc1060f80_0 .var "busywait", 0 0;
v0x7fffc1061070 .array "cache", 0 7, 31 0;
v0x7fffc1061110_0 .var "checkhit", 0 0;
v0x7fffc10611d0_0 .net "clk", 0 0, v0x7fffc1065e50_0;  alias, 1 drivers
v0x7fffc1061270_0 .var "dirty", 0 0;
v0x7fffc1061330_0 .var "dirtybits", 7 0;
v0x7fffc1061410_0 .var "hit", 0 0;
v0x7fffc10614d0_0 .net "index", 2 0, L_0x7fffc108f660;  1 drivers
v0x7fffc10615b0_0 .var "mem_address", 5 0;
v0x7fffc1061670_0 .net "mem_busywait", 0 0, v0x7fffc105f780_0;  alias, 1 drivers
v0x7fffc1061710_0 .var "mem_read", 0 0;
v0x7fffc10617b0_0 .net "mem_readdata", 31 0, v0x7fffc105fc00_0;  alias, 1 drivers
v0x7fffc1061990_0 .var "mem_write", 0 0;
v0x7fffc1061a60_0 .var "mem_writedata", 31 0;
v0x7fffc1061b30_0 .var "next_state", 2 0;
v0x7fffc1061bd0_0 .net "offset", 1 0, L_0x7fffc108f7a0;  1 drivers
v0x7fffc1061c70_0 .net "read", 0 0, v0x7fffc10591d0_0;  alias, 1 drivers
v0x7fffc1061d10_0 .var "readdata", 7 0;
v0x7fffc1061e20_0 .var "readfromcache", 0 0;
v0x7fffc1061ee0_0 .net "reset", 0 0, v0x7fffc1066710_0;  alias, 1 drivers
v0x7fffc1061f80_0 .var "state", 2 0;
v0x7fffc1062060_0 .net "tag", 2 0, L_0x7fffc108f700;  1 drivers
v0x7fffc1062140_0 .var "tag_of_block", 2 0;
v0x7fffc1062220 .array "tags", 0 7, 2 0;
v0x7fffc10622e0_0 .var "update", 0 0;
v0x7fffc10623a0_0 .var "valid", 0 0;
v0x7fffc1062460_0 .var "validbits", 7 0;
v0x7fffc1062540_0 .net "write", 0 0, v0x7fffc1059540_0;  alias, 1 drivers
v0x7fffc1062840_0 .net "writedata", 7 0, v0x7fffc105e600_0;  alias, 1 drivers
v0x7fffc1062900_0 .var "writetocache", 0 0;
E_0x7fffc1060700/0 .event edge, v0x7fffc105bda0_0;
E_0x7fffc1060700/1 .event posedge, v0x7fffc105b750_0;
E_0x7fffc1060700 .event/or E_0x7fffc1060700/0, E_0x7fffc1060700/1;
E_0x7fffc1060760 .event edge, v0x7fffc1061f80_0;
E_0x7fffc10607c0/0 .event edge, v0x7fffc105f780_0, v0x7fffc1061410_0, v0x7fffc1061270_0, v0x7fffc1059540_0;
E_0x7fffc10607c0/1 .event edge, v0x7fffc10591d0_0;
E_0x7fffc10607c0 .event/or E_0x7fffc10607c0/0, E_0x7fffc10607c0/1;
E_0x7fffc1060830 .event negedge, v0x7fffc10622e0_0;
E_0x7fffc10608c0/0 .event edge, v0x7fffc1062060_0, v0x7fffc10623a0_0, v0x7fffc1062140_0;
E_0x7fffc10608c0/1 .event posedge, v0x7fffc1061110_0;
E_0x7fffc10608c0 .event/or E_0x7fffc10608c0/0, E_0x7fffc10608c0/1;
E_0x7fffc1060930/0 .event edge, v0x7fffc1061bd0_0, v0x7fffc10614d0_0, L_0x7fffc108f8e0;
E_0x7fffc1060930/1 .event posedge, v0x7fffc1061e20_0;
E_0x7fffc1060930 .event/or E_0x7fffc1060930/0, E_0x7fffc1060930/1;
E_0x7fffc10609e0/0 .event edge, v0x7fffc1061330_0, v0x7fffc10614d0_0, L_0x7fffc108f840, v0x7fffc1062460_0;
E_0x7fffc10609e0/1 .event posedge, v0x7fffc1062900_0, v0x7fffc1061e20_0;
E_0x7fffc10609e0 .event/or E_0x7fffc10609e0/0, E_0x7fffc10609e0/1;
E_0x7fffc1060a60 .event posedge, v0x7fffc1059540_0, v0x7fffc10591d0_0;
L_0x7fffc108f660 .part v0x7fffc105c9a0_0, 2, 3;
L_0x7fffc108f700 .part v0x7fffc105c9a0_0, 5, 3;
L_0x7fffc108f7a0 .part v0x7fffc105c9a0_0, 0, 2;
L_0x7fffc108f840 .part/v L_0x7fffc108f700, L_0x7fffc108f660, 1;
L_0x7fffc108f8e0 .array/port v0x7fffc1061070, L_0x7fffc108f980;
L_0x7fffc108f980 .concat [ 3 2 0 0], L_0x7fffc108f660, L_0x7fa112b10450;
S_0x7fffc1062be0 .scope module, "ic" "icache" 2 28, 19 1 0, S_0x7fffc0f8cfb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "MEM_BUSYWAIT"
    .port_info 2 /INPUT 32 "PC"
    .port_info 3 /INPUT 128 "READDATA"
    .port_info 4 /OUTPUT 1 "READ"
    .port_info 5 /OUTPUT 1 "BUSYWAIT"
    .port_info 6 /OUTPUT 6 "OUTADDRESS"
    .port_info 7 /OUTPUT 32 "INSTRUCTION"
v0x7fffc1063110 .array "ADDRESSTAG", 0 7, 2 0;
v0x7fffc1063320_0 .var "BUSYWAIT", 0 0;
v0x7fffc10633e0_0 .var "CACHETAG", 2 0;
v0x7fffc1063480 .array "CACHE_MEM", 0 7, 127 0;
v0x7fffc1063670_0 .net "CLK", 0 0, v0x7fffc1065e50_0;  alias, 1 drivers
v0x7fffc1063760_0 .var "DATABLOCK", 127 0;
v0x7fffc1063840_0 .var "HIT", 0 0;
v0x7fffc1063900_0 .var "INDEX", 2 0;
v0x7fffc10639e0_0 .var "INSTRUCTION", 31 0;
v0x7fffc1063b30_0 .net "MEM_BUSYWAIT", 0 0, v0x7fffc10657b0_0;  alias, 1 drivers
v0x7fffc1063bf0_0 .var "OFFSET", 1 0;
v0x7fffc1063cd0_0 .var "OUTADDRESS", 5 0;
v0x7fffc1063db0_0 .net "PC", 31 0, v0x7fffc105d890_0;  alias, 1 drivers
v0x7fffc1063e70_0 .var "READ", 0 0;
v0x7fffc1063f10_0 .net "READDATA", 127 0, v0x7fffc1065b30_0;  alias, 1 drivers
v0x7fffc1063ff0_0 .var "TAG", 2 0;
v0x7fffc10640d0_0 .var "VALID", 0 0;
v0x7fffc1064190 .array "VALIDBIT", 0 7, 0 0;
v0x7fffc1064330_0 .var/i "i", 31 0;
E_0x7fffc1060970 .event negedge, v0x7fffc1063b30_0;
E_0x7fffc1062f10 .event edge, v0x7fffc1063bf0_0, v0x7fffc1063760_0;
E_0x7fffc1062f70 .event edge, v0x7fffc10633e0_0, v0x7fffc1063ff0_0, v0x7fffc10640d0_0;
v0x7fffc1063480_0 .array/port v0x7fffc1063480, 0;
v0x7fffc1063480_1 .array/port v0x7fffc1063480, 1;
v0x7fffc1063480_2 .array/port v0x7fffc1063480, 2;
E_0x7fffc1062fd0/0 .event edge, v0x7fffc1063900_0, v0x7fffc1063480_0, v0x7fffc1063480_1, v0x7fffc1063480_2;
v0x7fffc1063480_3 .array/port v0x7fffc1063480, 3;
v0x7fffc1063480_4 .array/port v0x7fffc1063480, 4;
v0x7fffc1063480_5 .array/port v0x7fffc1063480, 5;
v0x7fffc1063480_6 .array/port v0x7fffc1063480, 6;
E_0x7fffc1062fd0/1 .event edge, v0x7fffc1063480_3, v0x7fffc1063480_4, v0x7fffc1063480_5, v0x7fffc1063480_6;
v0x7fffc1063480_7 .array/port v0x7fffc1063480, 7;
v0x7fffc1063110_0 .array/port v0x7fffc1063110, 0;
v0x7fffc1063110_1 .array/port v0x7fffc1063110, 1;
v0x7fffc1063110_2 .array/port v0x7fffc1063110, 2;
E_0x7fffc1062fd0/2 .event edge, v0x7fffc1063480_7, v0x7fffc1063110_0, v0x7fffc1063110_1, v0x7fffc1063110_2;
v0x7fffc1063110_3 .array/port v0x7fffc1063110, 3;
v0x7fffc1063110_4 .array/port v0x7fffc1063110, 4;
v0x7fffc1063110_5 .array/port v0x7fffc1063110, 5;
v0x7fffc1063110_6 .array/port v0x7fffc1063110, 6;
E_0x7fffc1062fd0/3 .event edge, v0x7fffc1063110_3, v0x7fffc1063110_4, v0x7fffc1063110_5, v0x7fffc1063110_6;
v0x7fffc1063110_7 .array/port v0x7fffc1063110, 7;
v0x7fffc1064190_0 .array/port v0x7fffc1064190, 0;
v0x7fffc1064190_1 .array/port v0x7fffc1064190, 1;
v0x7fffc1064190_2 .array/port v0x7fffc1064190, 2;
E_0x7fffc1062fd0/4 .event edge, v0x7fffc1063110_7, v0x7fffc1064190_0, v0x7fffc1064190_1, v0x7fffc1064190_2;
v0x7fffc1064190_3 .array/port v0x7fffc1064190, 3;
v0x7fffc1064190_4 .array/port v0x7fffc1064190, 4;
v0x7fffc1064190_5 .array/port v0x7fffc1064190, 5;
v0x7fffc1064190_6 .array/port v0x7fffc1064190, 6;
E_0x7fffc1062fd0/5 .event edge, v0x7fffc1064190_3, v0x7fffc1064190_4, v0x7fffc1064190_5, v0x7fffc1064190_6;
v0x7fffc1064190_7 .array/port v0x7fffc1064190, 7;
E_0x7fffc1062fd0/6 .event edge, v0x7fffc1064190_7;
E_0x7fffc1062fd0 .event/or E_0x7fffc1062fd0/0, E_0x7fffc1062fd0/1, E_0x7fffc1062fd0/2, E_0x7fffc1062fd0/3, E_0x7fffc1062fd0/4, E_0x7fffc1062fd0/5, E_0x7fffc1062fd0/6;
S_0x7fffc1064510 .scope module, "im" "instruction_memory" 2 30, 20 12 0, S_0x7fffc0f8cfb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 6 "address"
    .port_info 3 /OUTPUT 128 "readinst"
    .port_info 4 /OUTPUT 1 "busywait"
v0x7fffc1064760_0 .var *"_s10", 7 0; Local signal
v0x7fffc1064860_0 .var *"_s11", 7 0; Local signal
v0x7fffc1064940_0 .var *"_s12", 7 0; Local signal
v0x7fffc1064a30_0 .var *"_s13", 7 0; Local signal
v0x7fffc1064b10_0 .var *"_s14", 7 0; Local signal
v0x7fffc1064c40_0 .var *"_s15", 7 0; Local signal
v0x7fffc1064d20_0 .var *"_s16", 7 0; Local signal
v0x7fffc1064e00_0 .var *"_s17", 7 0; Local signal
v0x7fffc1064ee0_0 .var *"_s2", 7 0; Local signal
v0x7fffc1064fc0_0 .var *"_s3", 7 0; Local signal
v0x7fffc10650a0_0 .var *"_s4", 7 0; Local signal
v0x7fffc1065180_0 .var *"_s5", 7 0; Local signal
v0x7fffc1065260_0 .var *"_s6", 7 0; Local signal
v0x7fffc1065340_0 .var *"_s7", 7 0; Local signal
v0x7fffc1065420_0 .var *"_s8", 7 0; Local signal
v0x7fffc1065500_0 .var *"_s9", 7 0; Local signal
v0x7fffc10655e0_0 .net "address", 5 0, v0x7fffc1063cd0_0;  alias, 1 drivers
v0x7fffc10657b0_0 .var "busywait", 0 0;
v0x7fffc1065880_0 .net "clock", 0 0, v0x7fffc1065e50_0;  alias, 1 drivers
v0x7fffc1065920 .array "memory_array", 0 1023, 7 0;
v0x7fffc10659c0_0 .net "read", 0 0, v0x7fffc1063e70_0;  alias, 1 drivers
v0x7fffc1065a90_0 .var "readaccess", 0 0;
v0x7fffc1065b30_0 .var "readinst", 127 0;
E_0x7fffc10646e0 .event edge, v0x7fffc1063e70_0;
    .scope S_0x7fffc0f82b90;
T_0 ;
    %wait E_0x7fffc1022240;
    %load/vec4 v0x7fffc0f71220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fffc1001ed0_0;
    %assign/vec4 v0x7fffc0f66f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc1003110_0;
    %assign/vec4 v0x7fffc0f66f70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc105a5b0;
T_1 ;
    %wait E_0x7fffc104b000;
    %delay 20, 0;
    %load/vec4 v0x7fffc105a7f0_0;
    %load/vec4 v0x7fffc105a8f0_0;
    %add;
    %store/vec4 v0x7fffc105aad0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc105ac40;
T_2 ;
    %wait E_0x7fffc105ae80;
    %load/vec4 v0x7fffc105b1b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fffc105af00_0;
    %assign/vec4 v0x7fffc105b0e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffc105b010_0;
    %assign/vec4 v0x7fffc105b0e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc105b320;
T_3 ;
    %wait E_0x7fffc105b6e0;
    %delay 20, 0;
    %load/vec4 v0x7fffc105ba80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc105c5d0, 4;
    %store/vec4 v0x7fffc105b9c0_0, 0, 8;
    %load/vec4 v0x7fffc105bcc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc105c5d0, 4;
    %store/vec4 v0x7fffc105bbb0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc105b320;
T_4 ;
    %wait E_0x7fffc105b660;
    %load/vec4 v0x7fffc105bda0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc105c4f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffc105c4f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc105c4f0_0;
    %store/vec4a v0x7fffc105c5d0, 4, 0;
    %load/vec4 v0x7fffc105c4f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc105c4f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffc105be60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffc105b830_0;
    %load/vec4 v0x7fffc105b8f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc105c5d0, 4, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc105b320;
T_5 ;
    %delay 50, 0;
    %vpi_call 16 131 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 16 132 "$display", "\011\011=====================================================================" {0 0 0};
    %vpi_call 16 133 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffc105c5d0, 0>, &A<v0x7fffc105c5d0, 1>, &A<v0x7fffc105c5d0, 2>, &A<v0x7fffc105c5d0, 3>, &A<v0x7fffc105c5d0, 4>, &A<v0x7fffc105c5d0, 5>, &A<v0x7fffc105c5d0, 6>, &A<v0x7fffc105c5d0, 7> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffc0f83d70;
T_6 ;
    %wait E_0x7fffc0f794b0;
    %load/vec4 v0x7fffc0f70ce0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffc0f71320_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc0f71320_0;
    %store/vec4 v0x7fffc0f70be0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc1059890;
T_7 ;
    %wait E_0x7fffc1059a60;
    %load/vec4 v0x7fffc1059d90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fffc1059ae0_0;
    %assign/vec4 v0x7fffc1059cc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffc1059bf0_0;
    %assign/vec4 v0x7fffc1059cc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffc1059ef0;
T_8 ;
    %wait E_0x7fffc105a130;
    %load/vec4 v0x7fffc105a470_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fffc105a1b0_0;
    %assign/vec4 v0x7fffc105a3a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffc105a2b0_0;
    %assign/vec4 v0x7fffc105a3a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc0f75c40;
T_9 ;
    %wait E_0x7fffc0f74dd0;
    %delay 10, 0;
    %load/vec4 v0x7fffc0f74e10_0;
    %store/vec4 v0x7fffc0f74970_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffc0f8abd0;
T_10 ;
    %wait E_0x7fffc0f78230;
    %delay 20, 0;
    %load/vec4 v0x7fffc0f782b0_0;
    %load/vec4 v0x7fffc0f723b0_0;
    %add;
    %store/vec4 v0x7fffc0f77300_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffc0f8bdd0;
T_11 ;
    %wait E_0x7fffc0f78230;
    %delay 10, 0;
    %load/vec4 v0x7fffc0f76f60_0;
    %load/vec4 v0x7fffc0f76030_0;
    %and;
    %store/vec4 v0x7fffc0f760d0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffc0f73a90;
T_12 ;
    %wait E_0x7fffc0f78230;
    %delay 10, 0;
    %load/vec4 v0x7fffc0fc5230_0;
    %load/vec4 v0x7fffc0fcdf30_0;
    %or;
    %store/vec4 v0x7fffc0fcdff0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffc1027240;
T_13 ;
    %wait E_0x7fffc0fe9d30;
    %delay 10, 0;
    %load/vec4 v0x7fffc1035580_0;
    %store/vec4 v0x7fffc10354a0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffc1035a30;
T_14 ;
    %wait E_0x7fffc0fa3af0;
    %delay 10, 0;
    %load/vec4 v0x7fffc1046be0_0;
    %store/vec4 v0x7fffc10467d0_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffc0fcdb60;
T_15 ;
    %wait E_0x7fffc0fccd80;
    %delay 10, 0;
    %load/vec4 v0x7fffc1027100_0;
    %store/vec4 v0x7fffc1026d40_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffc1046d20;
T_16 ;
    %wait E_0x7fffc1039cc0;
    %delay 10, 0;
    %load/vec4 v0x7fffc1057cf0_0;
    %store/vec4 v0x7fffc10578e0_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffc0f899d0;
T_17 ;
    %wait E_0x7fffc0f78660;
    %load/vec4 v0x7fffc1058710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v0x7fffc1058240_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v0x7fffc1057e30_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v0x7fffc1057f10_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0x7fffc10583d0_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v0x7fffc1058300_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v0x7fffc1058640_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v0x7fffc1057fb0_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x7fffc1058570_0;
    %store/vec4 v0x7fffc10584a0_0, 0, 8;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffc0f899d0;
T_18 ;
    %wait E_0x7fffc0f78620;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 4, 4;
    %or;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0x7fffc10584a0_0;
    %parti/s 1, 7, 4;
    %or;
    %inv;
    %store/vec4 v0x7fffc10587d0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffc1058960;
T_19 ;
    %wait E_0x7fffc1058cc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffc1058960;
T_20 ;
    %wait E_0x7fffc104b000;
    %delay 10, 0;
    %load/vec4 v0x7fffc1059030_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %jmp T_20.17;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1058d20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10595e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1059110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1058ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10591d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1059540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10594a0_0, 0, 1;
    %jmp T_20.17;
T_20.17 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffc0f7a930;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc105da30_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x7fffc0f7a930;
T_22 ;
    %wait E_0x7fffc0e49d90;
    %delay 10, 0;
    %load/vec4 v0x7fffc105d890_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffc105da30_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fffc0f7a930;
T_23 ;
    %wait E_0x7fffc105b660;
    %load/vec4 v0x7fffc105e150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc105d890_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fffc105cf20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc105d090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %delay 10, 0;
    %load/vec4 v0x7fffc105d970_0;
    %store/vec4 v0x7fffc105d890_0, 0, 32;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffc0f7a930;
T_24 ;
    %wait E_0x7fffc104b000;
    %load/vec4 v0x7fffc105d200_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x7fffc105dd70_0, 0, 3;
    %load/vec4 v0x7fffc105d200_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fffc105de10_0, 0, 3;
    %load/vec4 v0x7fffc105d200_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x7fffc105e810_0, 0, 3;
    %load/vec4 v0x7fffc105d200_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc105d7b0_0, 0, 8;
    %load/vec4 v0x7fffc105d200_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc105d130_0, 0, 8;
    %load/vec4 v0x7fffc105d200_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc105d6d0_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffc0f7a930;
T_25 ;
    %wait E_0x7fffc0e49b40;
    %load/vec4 v0x7fffc105d6d0_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x7fffc105d6d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fffc105c8c0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffc0f7a930;
T_26 ;
    %wait E_0x7fffc0e49a00;
    %load/vec4 v0x7fffc105e6a0_0;
    %load/vec4 v0x7fffc105cf20_0;
    %nor/r;
    %and;
    %store/vec4 v0x7fffc105e740_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffc0f7a930;
T_27 ;
    %wait E_0x7fffc0e4b3a0;
    %load/vec4 v0x7fffc105dfd0_0;
    %store/vec4 v0x7fffc105e600_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffc0f7a930;
T_28 ;
    %wait E_0x7fffc0f78620;
    %load/vec4 v0x7fffc105cb00_0;
    %store/vec4 v0x7fffc105c9a0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fffc1060180;
T_29 ;
    %wait E_0x7fffc1060a60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1060f80_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fffc1061c70_0;
    %load/vec4 v0x7fffc1062540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %pad/s 1;
    %store/vec4 v0x7fffc1061e20_0, 0, 1;
    %load/vec4 v0x7fffc1061c70_0;
    %nor/r;
    %load/vec4 v0x7fffc1062540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_29.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %pad/s 1;
    %store/vec4 v0x7fffc1062900_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fffc1060180;
T_30 ;
    %wait E_0x7fffc10609e0;
    %load/vec4 v0x7fffc1061e20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc1062900_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.0, 9;
    %delay 10, 0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1062220, 4;
    %store/vec4 v0x7fffc1062140_0, 0, 3;
    %load/vec4 v0x7fffc1062460_0;
    %load/vec4 v0x7fffc10614d0_0;
    %part/u 1;
    %store/vec4 v0x7fffc10623a0_0, 0, 1;
    %load/vec4 v0x7fffc1061330_0;
    %load/vec4 v0x7fffc10614d0_0;
    %part/u 1;
    %store/vec4 v0x7fffc1061270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1061110_0, 0, 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffc1060180;
T_31 ;
    %wait E_0x7fffc1060930;
    %delay 10, 0;
    %load/vec4 v0x7fffc1061bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1061070, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc1061d10_0, 0, 8;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1061070, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffc1061d10_0, 0, 8;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1061070, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc1061d10_0, 0, 8;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1061070, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc1061d10_0, 0, 8;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fffc1060180;
T_32 ;
    %wait E_0x7fffc10608c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061110_0, 0, 1;
    %load/vec4 v0x7fffc10623a0_0;
    %load/vec4 v0x7fffc1062060_0;
    %load/vec4 v0x7fffc1062140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %delay 9, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1061410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1060f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061e20_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fffc10623a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc1062060_0;
    %load/vec4 v0x7fffc1062140_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_32.2, 4;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061410_0, 0, 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fffc1060180;
T_33 ;
    %wait E_0x7fffc105b660;
    %load/vec4 v0x7fffc1061410_0;
    %load/vec4 v0x7fffc1062900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fffc1061bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %jmp T_33.6;
T_33.2 ;
    %load/vec4 v0x7fffc1062840_0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc1061070, 4, 5;
    %jmp T_33.6;
T_33.3 ;
    %load/vec4 v0x7fffc1062840_0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc1061070, 4, 5;
    %jmp T_33.6;
T_33.4 ;
    %load/vec4 v0x7fffc1062840_0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc1061070, 4, 5;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0x7fffc1062840_0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fffc1061070, 4, 5;
    %jmp T_33.6;
T_33.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1062900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x7fffc10614d0_0;
    %store/vec4 v0x7fffc1061330_0, 4, 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fffc1060180;
T_34 ;
    %wait E_0x7fffc1060830;
    %delay 10, 0;
    %load/vec4 v0x7fffc10617b0_0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc1061070, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x7fffc10614d0_0;
    %store/vec4 v0x7fffc1062460_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x7fffc10614d0_0;
    %store/vec4 v0x7fffc1061330_0, 4, 1;
    %load/vec4 v0x7fffc1062060_0;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc1062220, 4, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fffc1060180;
T_35 ;
    %wait E_0x7fffc10607c0;
    %load/vec4 v0x7fffc1061f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %jmp T_35.3;
T_35.0 ;
    %load/vec4 v0x7fffc1061c70_0;
    %load/vec4 v0x7fffc1062540_0;
    %or;
    %load/vec4 v0x7fffc1061270_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc1061410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x7fffc1061c70_0;
    %load/vec4 v0x7fffc1062540_0;
    %or;
    %load/vec4 v0x7fffc1061270_0;
    %and;
    %load/vec4 v0x7fffc1061410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
    %jmp T_35.7;
T_35.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
T_35.7 ;
T_35.5 ;
    %jmp T_35.3;
T_35.1 ;
    %load/vec4 v0x7fffc1061670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
    %jmp T_35.9;
T_35.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
T_35.9 ;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x7fffc1061670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
    %jmp T_35.11;
T_35.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc1061b30_0, 0, 3;
T_35.11 ;
    %jmp T_35.3;
T_35.3 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fffc1060180;
T_36 ;
    %wait E_0x7fffc1060760;
    %load/vec4 v0x7fffc1061f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %jmp T_36.3;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061990_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fffc10615b0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffc1061a60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1060f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10622e0_0, 0, 1;
    %jmp T_36.3;
T_36.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1061710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061990_0, 0, 1;
    %load/vec4 v0x7fffc1062060_0;
    %load/vec4 v0x7fffc10614d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc10615b0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffc1061a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1060f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc10622e0_0, 0, 1;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1061710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1061990_0, 0, 1;
    %load/vec4 v0x7fffc1062140_0;
    %load/vec4 v0x7fffc10614d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc10615b0_0, 0, 6;
    %load/vec4 v0x7fffc10614d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1061070, 4;
    %store/vec4 v0x7fffc1061a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1060f80_0, 0, 1;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fffc1060180;
T_37 ;
    %wait E_0x7fffc1060700;
    %load/vec4 v0x7fffc1061ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc1061f80_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffc1062460_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffc1061330_0, 0, 8;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fffc1061b30_0;
    %store/vec4 v0x7fffc1061f80_0, 0, 3;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fffc105eb50;
T_38 ;
    %wait E_0x7fffc105eec0;
    %load/vec4 v0x7fffc105fa80_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffc105fdd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_38.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.1, 9;
T_38.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_38.1, 9;
 ; End of false expr.
    %blend;
T_38.1;
    %pad/s 1;
    %store/vec4 v0x7fffc105f780_0, 0, 1;
    %load/vec4 v0x7fffc105fa80_0;
    %load/vec4 v0x7fffc105fdd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_38.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.3, 8;
T_38.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_38.3, 8;
 ; End of false expr.
    %blend;
T_38.3;
    %pad/s 1;
    %store/vec4 v0x7fffc105fb40_0, 0, 1;
    %load/vec4 v0x7fffc105fa80_0;
    %nor/r;
    %load/vec4 v0x7fffc105fdd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_38.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_38.5, 8;
T_38.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_38.5, 8;
 ; End of false expr.
    %blend;
T_38.5;
    %pad/s 1;
    %store/vec4 v0x7fffc105fe90_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7fffc105eb50;
T_39 ;
    %wait E_0x7fffc105b660;
    %load/vec4 v0x7fffc105fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc105f9c0, 4;
    %store/vec4 v0x7fffc105f020_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc105fc00_0, 4, 8;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc105f9c0, 4;
    %store/vec4 v0x7fffc105f100_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f100_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc105fc00_0, 4, 8;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc105f9c0, 4;
    %store/vec4 v0x7fffc105f1f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f1f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc105fc00_0, 4, 8;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffc105f9c0, 4;
    %store/vec4 v0x7fffc105f2d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f2d0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc105fc00_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105f780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105fb40_0, 0, 1;
T_39.0 ;
    %load/vec4 v0x7fffc105fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x7fffc105ff50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffc105f400_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f400_0;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc105f9c0, 4, 0;
    %load/vec4 v0x7fffc105ff50_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffc105f4e0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f4e0_0;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc105f9c0, 4, 0;
    %load/vec4 v0x7fffc105ff50_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffc105f5c0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105f5c0_0;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc105f9c0, 4, 0;
    %load/vec4 v0x7fffc105ff50_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffc105ef20_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc105ef20_0;
    %load/vec4 v0x7fffc105f6a0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffc105f9c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105f780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105fe90_0, 0, 1;
T_39.2 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fffc105eb50;
T_40 ;
    %wait E_0x7fffc105ee60;
    %load/vec4 v0x7fffc105fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc105f8e0_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x7fffc105f8e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffc105f8e0_0;
    %store/vec4a v0x7fffc105f9c0, 4, 0;
    %load/vec4 v0x7fffc105f8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc105f8e0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105f780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105fb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc105fe90_0, 0, 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fffc1062be0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc1064330_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x7fffc1064330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffc1064330_0;
    %store/vec4a v0x7fffc1064190, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x7fffc1064330_0;
    %store/vec4a v0x7fffc1063110, 4, 0;
    %load/vec4 v0x7fffc1064330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc1064330_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_0x7fffc1062be0;
T_42 ;
    %wait E_0x7fffc0e49d90;
    %load/vec4 v0x7fffc1063db0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fffc1063bf0_0, 0, 2;
    %load/vec4 v0x7fffc1063db0_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x7fffc1063900_0, 0, 3;
    %load/vec4 v0x7fffc1063db0_0;
    %parti/s 3, 7, 4;
    %store/vec4 v0x7fffc1063ff0_0, 0, 3;
    %load/vec4 v0x7fffc1063db0_0;
    %parti/s 6, 4, 4;
    %store/vec4 v0x7fffc1063cd0_0, 0, 6;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x7fffc1062be0;
T_43 ;
    %wait E_0x7fffc1062fd0;
    %delay 10, 0;
    %load/vec4 v0x7fffc1063900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1063480, 4;
    %store/vec4 v0x7fffc1063760_0, 0, 128;
    %load/vec4 v0x7fffc1063900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1063110, 4;
    %store/vec4 v0x7fffc10633e0_0, 0, 3;
    %load/vec4 v0x7fffc1063900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1064190, 4;
    %store/vec4 v0x7fffc10640d0_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fffc1062be0;
T_44 ;
    %wait E_0x7fffc1062f70;
    %delay 9, 0;
    %load/vec4 v0x7fffc10633e0_0;
    %load/vec4 v0x7fffc1063ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc10640d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1063840_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1063840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1063320_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fffc1062be0;
T_45 ;
    %wait E_0x7fffc1062f10;
    %load/vec4 v0x7fffc1063bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc1063760_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fffc10639e0_0, 0, 32;
    %jmp T_45.4;
T_45.1 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc1063760_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fffc10639e0_0, 0, 32;
    %jmp T_45.4;
T_45.2 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc1063760_0;
    %parti/s 32, 64, 8;
    %store/vec4 v0x7fffc10639e0_0, 0, 32;
    %jmp T_45.4;
T_45.3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffc1063760_0;
    %parti/s 32, 96, 8;
    %store/vec4 v0x7fffc10639e0_0, 0, 32;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fffc1062be0;
T_46 ;
    %wait E_0x7fffc105b660;
    %load/vec4 v0x7fffc1063840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1063e70_0, 0, 1;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fffc1062be0;
T_47 ;
    %wait E_0x7fffc1060970;
    %delay 10, 0;
    %load/vec4 v0x7fffc1063f10_0;
    %load/vec4 v0x7fffc1063900_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc1063480, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1063e70_0, 0, 1;
    %load/vec4 v0x7fffc1063ff0_0;
    %load/vec4 v0x7fffc1063900_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc1063110, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffc1063900_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc1064190, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1063320_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fffc1064510;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10657b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1065a90_0, 0, 1;
    %vpi_call 20 46 "$readmemb", "instr_mem.mem", v0x7fffc1065920 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x7fffc1064510;
T_49 ;
    %wait E_0x7fffc10646e0;
    %load/vec4 v0x7fffc10659c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %pad/s 1;
    %store/vec4 v0x7fffc10657b0_0, 0, 1;
    %load/vec4 v0x7fffc10659c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_49.3, 8;
T_49.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_49.3, 8;
 ; End of false expr.
    %blend;
T_49.3;
    %pad/s 1;
    %store/vec4 v0x7fffc1065a90_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fffc1064510;
T_50 ;
    %wait E_0x7fffc105b660;
    %load/vec4 v0x7fffc1065a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 0, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064ee0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064ee0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 1, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064fc0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064fc0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 2, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc10650a0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc10650a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 3, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1065180_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1065180_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 4, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1065260_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1065260_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 5, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1065340_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1065340_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 6, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1065420_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1065420_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 7, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1065500_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1065500_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 8, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064760_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064760_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 9, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064860_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064860_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 10, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064940_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064940_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 11, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064a30_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064a30_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 12, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064b10_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064b10_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 13, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064c40_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064c40_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 14, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064d20_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064d20_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %load/vec4 v0x7fffc10655e0_0;
    %concati/vec4 15, 0, 4;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fffc1065920, 4;
    %store/vec4 v0x7fffc1064e00_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffc1064e00_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffc1065b30_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc10657b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1065a90_0, 0, 1;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fffc0f8cfb0;
T_51 ;
    %vpi_call 2 35 "$dumpfile", "sys_wavedata.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc0f8cfb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1065e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc1066710_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1066710_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_51;
    .scope S_0x7fffc0f8cfb0;
T_52 ;
    %delay 40, 0;
    %load/vec4 v0x7fffc1065e50_0;
    %inv;
    %store/vec4 v0x7fffc1065e50_0, 0, 1;
    %jmp T_52;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "system.v";
    "./CPU.v";
    "./MUX_8bits.v";
    "./COMPLEMENTER.v";
    "./ALU.v";
    "./ADD.v";
    "./AND.v";
    "./FORWARD.v";
    "./OR.v";
    "./RIGHTSHIFTER.v";
    "./LEFTSHIFTER.v";
    "./CONTROLUNIT.v";
    "./PCADDER_32bits.v";
    "./MUX_32bits.v";
    "./REG.v";
    "./DATAMEMORYv2.v";
    "./DATACACHE.v";
    "./INST_CACHE.v";
    "./IMEM.v";
