0,14,ADC16_PWR,RW,
,[8:0],en,Dual ADC clock enable,9'h000
,[9],dll_clk_en,DLL clock enable,1'b0
,[10],test_pat_en,Enable test pattern,1'b0
,[12:11],test_pat_sel,Test pattern select,2'b00
,[13],en_buf,Enable main input buffer,1'b0

1,28,ADC16_MUX,RW,
,[7:0],sweep_dir,Sweep direction,8'h00
,[15:8],en_mux_ctrl,Enable automatic mux control,8'h00
,[23:16],dat_out_sel_reg,Skip mux override value,8'hff
,[24],force_skip_mux,Enable skip mux override,1'b1
,[26:25],ilv_mode,Interleaving mode,2'b11
,[27],en_mux,Enable,1'b1

2,29,ADC16_CALDAC,RW,
s,[11:0],cal_dac_dat,Calibration DAC input,12'h000
,[12],cal_dac_trigger,Calibration DAC clock,1'b0
+,[28:13],cal_dac_ctrl,[13] Calibration DAC enable.<BR>[14] Caldac i2v Amp Increased Bias.<BR>[19:15] Caldac i2v Output VCM Adjustment.<BR>00000: Nom gain<BR>00011: +5%<BR>00101: -5%<BR>01001: +10%<BR>10001: -10%<BR>[21:20] Caldac FB_Amp Bias control.<BR>00: Nom bias<BR>01: +30%<BR>10: +30%<BR>11: +50%<BR>[22] Caldac i2v Compensation control.<BR>[24:23] Caldac Gain control.<BR>00: Nom gain<BR>01: +25%<BR>10: -30%<BR>11: -15%<BR>[28:25] Reserved.,16'h0000
-,[13],cal_dac_en, Calibration DAC enable.,1'b0
-,[14],cal_dac_xbias_en, Caldac i2v Amp Increased Bias.,1'b0
-,[19:15],cal_dac_vcm, Caldac i2v Output VCM Adjustment.,5'b00000
-,[21:20],cal_dac_xbias, Caldac FB_Amp Bias control.,2'b00
-,[22],cal_dac_rcomp, Caldac i2v Compensation control.,1'b0
-,[24:23],cal_dac_gain, Caldac Gain control.,2'b00
-,[28:25],cal_dac_spare,,4'b0000

3,23,ADC16_DLL0,RW,
,[7:0],dll_ctrl,DLL control,8'h00
,[8],dll_rst_n,DLL reset PFD (active low),1'b1
,[10:9],dll_cp_bias_ctrl,DLL charge pump bias,2'b01
,[11],dll_hf_sel,DLL high frequency select,1'b1
# ==============================================
# F1000 REV B: Expanded dll_vc_ctrl to 6 bits
# ==============================================
,[17:12],dll_vc_ctrl,DLL control voltage,6'b100000
,[20:18],dll_cap_ctrl,DLL capacitor control,3'b100
,[22:21],clk_cm_ctrl,DLL capacitor control,2'b10

# ==============================================
# F1000 REV A
# ==============================================
#4,4,ADC16_DLL_STATUS,RO,
# ,[3:0],dll_status,DLL status,
#
# ==============================================
# F1000 REV B
# ==============================================
4,15,ADC16_DLL_STATUS,RO,
,[3:0],dll_status,lock detect status,
,[4],vc_comp,,
,[14:5],bbpd,,

5,12,ADC16_BIAS,RW,
 ,[3:0],bias_ctrl,Bias control,4'h0
 ,[11:4],gp_ctrl,General purpose control bits,8'h00

6,19,ADC16_LDO1,RW,
s ,[7:0],ldo_fine_val1,LDO fine control ,8'h00
  ,[8],ldo_fine_en1,LDO fine control enable,1'b0
  ,[10:9],ldo_fine_rate1,LDO fine control rate,2'b10
+  ,[18:11],ldo_ctrl1,LDO control,8'h00
-  ,[11],ldo_en1,LDO enable,1'b0
-  ,[12],ldo_clamp_en1,LDO clamp enable,1'b0
-  ,[16:13],ldo_vset1,LDO voltage,4'b0000
-  ,[17],ldo_ref_sel1,LDO referense select,1'b0
-  ,[18],ldo_vset_lsb_bar1,LDO referense select,1'b0



7,19,ADC16_LDO2,RW,
s ,[7:0],ldo_fine_val2,LDO fine control ,8'h00
  ,[8],ldo_fine_en2,LDO fine control enable,1'b0
  ,[10:9],ldo_fine_rate2,LDO fine control rate,2'b10
+  ,[18:11],ldo_ctrl2,LDO control,8'h00
-  ,[11],ldo_en2,LDO enable,1'b0
-  ,[12],ldo_clamp_en2,LDO clamp enable,1'b0
-  ,[16:13],ldo_vset2,LDO voltage,4'b0000
-  ,[17],ldo_ref_sel2,LDO referense select,1'b0
-  ,[18],ldo_vset_lsb_bar2,LDO referense select,1'b0

8,19,ADC16_LDO3,RW,
s ,[7:0],ldo_fine_val3,LDO fine control ,8'h00
  ,[8],ldo_fine_en3,LDO fine control enable,1'b0
  ,[10:9],ldo_fine_rate3,LDO fine control rate,2'b10
+  ,[18:11],ldo_ctrl3,LDO control,8'h00
-  ,[11],ldo_en3,LDO enable,1'b0
-  ,[12],ldo_clamp_en3,LDO clamp enable,1'b0
-  ,[16:13],ldo_vset3,LDO voltage,4'b0000
-  ,[17],ldo_ref_sel3,LDO referense select,1'b0
-  ,[18],ldo_vset_lsb_bar3,LDO referense select,1'b0

9,24,ADC16_DIGI_CLK,RW,
 ,[0],ck_sync,ADC digital clock phase sync,1'b0
 ,[4:1],ck_ph,ADC digital clock phase,4'b0001
 ,[5],sync,ADC analog frontend clock sync,1'b0
# ==============================================
# Added in F1000 REV B
# ==============================================
 ,[23:6],clk_pol_ana,Analog Digital Interface clock polarity,18'b0

10,13,ADC16_SH,RW,
 ,[8:0],sah_en,,9'h000
 ,[12:9],sah_ctrl,,4'h0

11,23,ADC16_ATEST,RW,
 ,[15:0],atest_ctrl,atest select,16'h0000
 ,[16],sah_atest_en,,1'b0
# ==============================================
# F1000 REV B: Expanded dll_atest_sel to 6 bits
# ==============================================
 ,[22:17],dll_atest_sel,DLL atest select,6'b0

12,8,SW_CAL_CTRL,RW,
 ,[7:0],sw_cal_ctrl,Software controlled calibrarion bits,8'h00

13,8,SW_CAL_STATUS,RO,
 ,[7:0],sw_cal_status,Status bits for software controlled calibration,

14,8,SYNC_STATUS,RO,
 ,[7:0],sync_status,Status bits for synchronization monitoring,

# ==============================================
# Added in F1000 REV B
# ==============================================
15,22,ADC16_DLL1,RW,
,[0],dll_ld_rst,,1'b1
,[1],en_sysref_dly,,1'b0
,[5:2],icp_p,,4'b1111
,[9:6],icp_n,,4'b0000
,[10],bbpd_rst,,1'b1
,[11],en_term_clk,,1'b1
,[12],en_term_sysref,,1'b1
,[13],en_vc_comp,,1'b0
,[21:14],dll_gp,,8'd0
