#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 25 15:02:39 2018
# Process ID: 7920
# Current directory: F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_BRAM_TRCL1_0_synth_1
# Command line: vivado.exe -log design_1_BRAM_TRCL1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BRAM_TRCL1_0.tcl
# Log file: F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_BRAM_TRCL1_0_synth_1/design_1_BRAM_TRCL1_0.vds
# Journal file: F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_BRAM_TRCL1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_BRAM_TRCL1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_BRAM_TRCL1_0, cache-ID = 3a996efec66ff251.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 15:02:47 2018...
