$date
	Sat Nov 20 13:52:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cobertura_tb $end
$var wire 1 ! F $end
$var wire 1 " A $end
$var reg 1 # Fd $end
$var reg 1 $ Fe $end
$var reg 1 % L $end
$var reg 1 & U $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 ! F $end
$var wire 1 # Fd $end
$var wire 1 $ Fe $end
$var wire 1 % L $end
$var wire 1 & U $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
0!
$end
#20
0"
1#
#40
1"
0#
1$
#60
0"
1#
#80
1!
0#
0$
1&
#100
1#
#120
0!
0#
1$
#140
1#
#160
1!
0#
0$
0&
1%
#180
1#
#200
0!
0#
1$
#220
1#
#240
1!
0#
0$
1&
#260
1#
#280
0!
0#
1$
#300
1#
#320
