Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 11 23:10:12 2019
| Host         : ENSZHOU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1427 register/latch pins with no clock driven by root clock pin: cont (HIGH)

 There are 1446 register/latch pins with no clock driven by root clock pin: mo_clk_2m/Q_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mo_ddu/mo_clk_4k/Q_reg/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: mo_ddu/mo_mul_sin_step/q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3883 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    121.564        0.000                      0                   15        0.260        0.000                      0                   15        3.000        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 62.500}       125.000         8.000           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      121.564        0.000                      0                   15        0.260        0.000                      0                   15       62.000        0.000                       0                    17  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      121.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.564ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.678ns (49.599%)  route 1.705ns (50.401%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 123.469 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.451 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.451    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_6
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.490   123.469    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/C
                         clock pessimism              0.599   124.068    
                         clock uncertainty           -0.115   123.953    
    SLICE_X29Y123        FDRE (Setup_fdre_C_D)        0.062   124.015    mo_ddu/mo_clk_4k/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        124.015    
                         arrival time                          -2.451    
  -------------------------------------------------------------------
                         slack                                121.564    

Slack (MET) :             121.654ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.572ns (47.969%)  route 1.705ns (52.031%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 123.469 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.345 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/CO[2]
                         net (fo=1, routed)           0.000     2.345    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.490   123.469    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
                         clock pessimism              0.599   124.068    
                         clock uncertainty           -0.115   123.953    
    SLICE_X29Y123        FDRE (Setup_fdre_C_D)        0.046   123.999    mo_ddu/mo_clk_4k/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        123.999    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                121.654    

Slack (MET) :             121.657ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.564ns (47.842%)  route 1.705ns (52.158%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 123.470 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.337 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.337    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_6
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.491   123.470    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/C
                         clock pessimism              0.577   124.047    
                         clock uncertainty           -0.115   123.932    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)        0.062   123.994    mo_ddu/mo_clk_4k/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        123.994    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                121.657    

Slack (MET) :             121.675ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.567ns (47.889%)  route 1.705ns (52.111%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 123.469 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.117    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.340 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.340    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_7
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.490   123.469    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
                         clock pessimism              0.599   124.068    
                         clock uncertainty           -0.115   123.953    
    SLICE_X29Y123        FDRE (Setup_fdre_C_D)        0.062   124.015    mo_ddu/mo_clk_4k/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        124.015    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                121.675    

Slack (MET) :             121.678ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.543ns (47.504%)  route 1.705ns (52.496%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 123.470 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.316 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.316    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_4
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.491   123.470    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
                         clock pessimism              0.577   124.047    
                         clock uncertainty           -0.115   123.932    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)        0.062   123.994    mo_ddu/mo_clk_4k/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        123.994    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                121.678    

Slack (MET) :             121.752ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.469ns (46.281%)  route 1.705ns (53.719%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 123.470 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.242 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.242    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_5
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.491   123.470    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[6]/C
                         clock pessimism              0.577   124.047    
                         clock uncertainty           -0.115   123.932    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)        0.062   123.994    mo_ddu/mo_clk_4k/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        123.994    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                121.752    

Slack (MET) :             121.768ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.453ns (46.008%)  route 1.705ns (53.992%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 123.470 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.003 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.226 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.226    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_7
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.491   123.470    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/C
                         clock pessimism              0.577   124.047    
                         clock uncertainty           -0.115   123.932    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)        0.062   123.994    mo_ddu/mo_clk_4k/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        123.994    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                121.768    

Slack (MET) :             121.904ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.319ns (43.616%)  route 1.705ns (56.384%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 123.472 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.092 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.092    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_4
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.493   123.472    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/C
                         clock pessimism              0.577   124.049    
                         clock uncertainty           -0.115   123.934    
    SLICE_X29Y121        FDRE (Setup_fdre_C_D)        0.062   123.996    mo_ddu/mo_clk_4k/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        123.996    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                121.904    

Slack (MET) :             121.963ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.260ns (42.494%)  route 1.705ns (57.506%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 123.472 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.033 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.033    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_5
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.493   123.472    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/C
                         clock pessimism              0.577   124.049    
                         clock uncertainty           -0.115   123.934    
    SLICE_X29Y121        FDRE (Setup_fdre_C_D)        0.062   123.996    mo_ddu/mo_clk_4k/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        123.996    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                121.963    

Slack (MET) :             122.112ns  (required time - arrival time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 1.111ns (39.451%)  route 1.705ns (60.549%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 123.472 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.608    -0.932    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.476 f  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.650     0.174    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X28Y122        LUT4 (Prop_lut4_I3_O)        0.124     0.298 r  mo_ddu/mo_clk_4k/Q_i_2/O
                         net (fo=12, routed)          0.866     1.164    mo_ddu/mo_clk_4k/Q_i_2_n_0
    SLICE_X28Y121        LUT6 (Prop_lut6_I0_O)        0.124     1.288 r  mo_ddu/mo_clk_4k/cnt[0]_i_2/O
                         net (fo=1, routed)           0.189     1.477    mo_ddu/mo_clk_4k/cnt[0]_i_2_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     1.884 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.884    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_6
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   125.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.573    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   120.249 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   121.888    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.979 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          1.493   123.472    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[1]/C
                         clock pessimism              0.577   124.049    
                         clock uncertainty           -0.115   123.934    
    SLICE_X29Y121        FDRE (Setup_fdre_C_D)        0.062   123.996    mo_ddu/mo_clk_4k/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        123.996    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                122.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.877%)  route 0.180ns (49.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.554    -0.610    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mo_ddu/mo_clk_4k/cnt_reg[10]/Q
                         net (fo=12, routed)          0.180    -0.290    mo_ddu/mo_clk_4k/cnt_reg[10]
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.245 r  mo_ddu/mo_clk_4k/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.245    mo_ddu/mo_clk_4k/Q_i_1__0_n_0
    SLICE_X28Y122        FDRE                                         r  mo_ddu/mo_clk_4k/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.822    -0.850    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X28Y122        FDRE                                         r  mo_ddu/mo_clk_4k/Q_reg/C
                         clock pessimism              0.255    -0.595    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.091    -0.504    mo_ddu/mo_clk_4k/Q_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.450%)  route 0.171ns (40.550%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.554    -0.610    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  mo_ddu/mo_clk_4k/cnt_reg[10]/Q
                         net (fo=12, routed)          0.171    -0.298    mo_ddu/mo_clk_4k/cnt_reg[10]
    SLICE_X29Y122        LUT5 (Prop_lut5_I4_O)        0.045    -0.253 r  mo_ddu/mo_clk_4k/cnt[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.253    mo_ddu/mo_clk_4k/cnt[4]_i_4_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.188 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.188    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_6
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.822    -0.850    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[5]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.105    -0.490    mo_ddu/mo_clk_4k/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.785%)  route 0.172ns (40.215%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.554    -0.610    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  mo_ddu/mo_clk_4k/cnt_reg[10]/Q
                         net (fo=12, routed)          0.172    -0.297    mo_ddu/mo_clk_4k/cnt_reg[10]
    SLICE_X29Y122        LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  mo_ddu/mo_clk_4k/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.252    mo_ddu/mo_clk_4k/cnt[4]_i_5_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.182 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_7
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.822    -0.850    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[4]/C
                         clock pessimism              0.255    -0.595    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.105    -0.490    mo_ddu/mo_clk_4k/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (60.040%)  route 0.168ns (39.960%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.556    -0.608    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.168    -0.299    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X29Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  mo_ddu/mo_clk_4k/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.254    mo_ddu/mo_clk_4k/cnt[4]_i_3_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.188 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_5
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.822    -0.850    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[6]/C
                         clock pessimism              0.242    -0.608    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.105    -0.503    mo_ddu/mo_clk_4k/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.325%)  route 0.171ns (40.675%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.556    -0.608    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.171    -0.296    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X29Y122        LUT5 (Prop_lut5_I1_O)        0.045    -0.251 r  mo_ddu/mo_clk_4k/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    mo_ddu/mo_clk_4k/cnt[4]_i_2_n_0
    SLICE_X29Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.188 r  mo_ddu/mo_clk_4k/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    mo_ddu/mo_clk_4k/cnt_reg[4]_i_1_n_4
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.822    -0.850    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
                         clock pessimism              0.242    -0.608    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.105    -0.503    mo_ddu/mo_clk_4k/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.556    -0.608    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  mo_ddu/mo_clk_4k/cnt_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.300    mo_ddu/mo_clk_4k/cnt_reg_n_0_[0]
    SLICE_X29Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  mo_ddu/mo_clk_4k/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.255    mo_ddu/mo_clk_4k/cnt[0]_i_6_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.185 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.185    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_7
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.824    -0.849    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[0]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.105    -0.503    mo_ddu/mo_clk_4k/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.554    -0.610    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  mo_ddu/mo_clk_4k/cnt_reg[8]/Q
                         net (fo=2, routed)           0.168    -0.301    mo_ddu/mo_clk_4k/cnt_reg[8]
    SLICE_X29Y123        LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  mo_ddu/mo_clk_4k/cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    mo_ddu/mo_clk_4k/cnt[8]_i_3_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.186 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.186    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_7
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.821    -0.852    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[8]/C
                         clock pessimism              0.242    -0.610    
    SLICE_X29Y123        FDRE (Hold_fdre_C_D)         0.105    -0.505    mo_ddu/mo_clk_4k/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.251ns (57.606%)  route 0.185ns (42.394%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.556    -0.608    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.185    -0.282    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X29Y123        LUT5 (Prop_lut5_I1_O)        0.045    -0.237 r  mo_ddu/mo_clk_4k/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    mo_ddu/mo_clk_4k/cnt[8]_i_2_n_0
    SLICE_X29Y123        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.172 r  mo_ddu/mo_clk_4k/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.172    mo_ddu/mo_clk_4k/cnt_reg[8]_i_1_n_6
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.821    -0.852    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y123        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[9]/C
                         clock pessimism              0.255    -0.597    
    SLICE_X29Y123        FDRE (Hold_fdre_C_D)         0.105    -0.492    mo_ddu/mo_clk_4k/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.249ns (54.515%)  route 0.208ns (45.485%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.556    -0.608    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.208    -0.259    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X29Y121        LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  mo_ddu/mo_clk_4k/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.214    mo_ddu/mo_clk_4k/cnt[0]_i_3_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.151 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.151    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_4
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.824    -0.849    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[3]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.105    -0.489    mo_ddu/mo_clk_4k/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 mo_ddu/mo_clk_4k/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            mo_ddu/mo_clk_4k/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.252ns (54.811%)  route 0.208ns (45.189%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.556    -0.608    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y122        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  mo_ddu/mo_clk_4k/cnt_reg[7]/Q
                         net (fo=12, routed)          0.208    -0.259    mo_ddu/mo_clk_4k/cnt_reg[7]
    SLICE_X29Y121        LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  mo_ddu/mo_clk_4k/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.214    mo_ddu/mo_clk_4k/cnt[0]_i_4_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.148 r  mo_ddu/mo_clk_4k/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    mo_ddu/mo_clk_4k/cnt_reg[0]_i_1_n_5
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    mo_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mo_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mo_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mo_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mo_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15, routed)          0.824    -0.849    mo_ddu/mo_clk_4k/clk_out1
    SLICE_X29Y121        FDRE                                         r  mo_ddu/mo_clk_4k/cnt_reg[2]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.105    -0.489    mo_ddu/mo_clk_4k/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y16   mo_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     mo_clk_2m/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     mo_clk_2m/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     mo_clk_2m/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X28Y122    mo_ddu/mo_clk_4k/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     mo_clk_2m/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     mo_clk_2m/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     mo_clk_2m/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X28Y122    mo_ddu/mo_clk_4k/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y122    mo_ddu/mo_clk_4k/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y122    mo_ddu/mo_clk_4k/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y122    mo_ddu/mo_clk_4k/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     mo_clk_2m/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     mo_clk_2m/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     mo_clk_2m/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y121    mo_ddu/mo_clk_4k/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X29Y123    mo_ddu/mo_clk_4k/cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   mo_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mo_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



