Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 0.6666
[INFO] Setting input delay to: 0.6666
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 158640 169360 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1571
Number of terminals:      36
Number of snets:          2
Number of nets:           1151

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 162.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 40699.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 6758.
[INFO DRT-0033] via shape region query size = 275.
[INFO DRT-0033] met2 shape region query size = 168.
[INFO DRT-0033] via2 shape region query size = 220.
[INFO DRT-0033] met3 shape region query size = 196.
[INFO DRT-0033] via3 shape region query size = 220.
[INFO DRT-0033] met4 shape region query size = 59.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 503 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 156 unique inst patterns.
[INFO DRT-0084]   Complete 691 groups.
#scanned instances     = 1571
#unique  instances     = 162
#stdCellGenAp          = 4113
#stdCellValidPlanarAp  = 42
#stdCellValidViaAp     = 3030
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3316
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:13, memory = 144.48 (MB), peak = 144.21 (MB)

[INFO DRT-0157] Number of guides:     6328

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 22 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 24 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2297.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1721.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 787.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 31.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3084 vertical wires in 1 frboxes and 1752 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 133 vertical wires in 1 frboxes and 358 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 157.69 (MB), peak = 157.22 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 157.69 (MB), peak = 157.22 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 217.49 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 188.78 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:02, memory = 220.94 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:03, memory = 230.31 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:04, memory = 212.57 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:00:04, memory = 244.84 (MB).
    Completing 70% with 97 violations.
    elapsed time = 00:00:06, memory = 224.20 (MB).
    Completing 80% with 138 violations.
    elapsed time = 00:00:06, memory = 225.04 (MB).
    Completing 90% with 138 violations.
    elapsed time = 00:00:06, memory = 230.65 (MB).
    Completing 100% with 167 violations.
    elapsed time = 00:00:08, memory = 233.56 (MB).
[INFO DRT-0199]   Number of violations = 231.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      1      0      0      0      0
Metal Spacing        8      0     51      0     14     15
Recheck              0      0     45      0     19      0
Short                0      0     67      1     10      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 563.23 (MB), peak = 562.84 (MB)
Total wire length = 15279 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8110 um.
Total wire length on LAYER met2 = 7053 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5985.
Up-via summary (total 5985):

-----------------------
 FR_MASTERSLICE       0
            li1    3066
           met1    2888
           met2      31
           met3       0
           met4       0
-----------------------
                   5985


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 231 violations.
    elapsed time = 00:00:00, memory = 586.12 (MB).
    Completing 20% with 231 violations.
    elapsed time = 00:00:01, memory = 590.18 (MB).
    Completing 30% with 186 violations.
    elapsed time = 00:00:01, memory = 603.71 (MB).
    Completing 40% with 186 violations.
    elapsed time = 00:00:01, memory = 603.71 (MB).
    Completing 50% with 186 violations.
    elapsed time = 00:00:02, memory = 603.71 (MB).
    Completing 60% with 157 violations.
    elapsed time = 00:00:02, memory = 612.62 (MB).
    Completing 70% with 157 violations.
    elapsed time = 00:00:04, memory = 614.54 (MB).
    Completing 80% with 93 violations.
    elapsed time = 00:00:04, memory = 614.54 (MB).
    Completing 90% with 93 violations.
    elapsed time = 00:00:04, memory = 614.54 (MB).
    Completing 100% with 56 violations.
    elapsed time = 00:00:05, memory = 614.54 (MB).
[INFO DRT-0199]   Number of violations = 56.
Viol/Layer        met1   met2   met3
Metal Spacing       20      1      7
Short               28      0      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 617.54 (MB), peak = 617.09 (MB)
Total wire length = 15191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8082 um.
Total wire length on LAYER met2 = 6982 um.
Total wire length on LAYER met3 = 127 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5979.
Up-via summary (total 5979):

-----------------------
 FR_MASTERSLICE       0
            li1    3066
           met1    2880
           met2      33
           met3       0
           met4       0
-----------------------
                   5979


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 56 violations.
    elapsed time = 00:00:00, memory = 617.54 (MB).
    Completing 20% with 56 violations.
    elapsed time = 00:00:00, memory = 617.54 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:00, memory = 617.54 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:00, memory = 618.23 (MB).
    Completing 50% with 52 violations.
    elapsed time = 00:00:01, memory = 618.23 (MB).
    Completing 60% with 53 violations.
    elapsed time = 00:00:01, memory = 618.23 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:01, memory = 618.23 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:02, memory = 618.23 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:02, memory = 618.23 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:04, memory = 618.23 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2   met3
Metal Spacing        9      2      3
Short                9      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 618.23 (MB), peak = 617.84 (MB)
Total wire length = 15075 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8009 um.
Total wire length on LAYER met2 = 6940 um.
Total wire length on LAYER met3 = 125 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5969.
Up-via summary (total 5969):

-----------------------
 FR_MASTERSLICE       0
            li1    3066
           met1    2872
           met2      31
           met3       0
           met4       0
-----------------------
                   5969


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 618.23 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 618.23 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 618.23 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 618.23 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 618.55 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:01, memory = 618.55 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:01, memory = 618.55 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 618.55 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 618.55 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 618.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 618.55 (MB), peak = 618.09 (MB)
Total wire length = 15075 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7989 um.
Total wire length on LAYER met2 = 6938 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 4 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5983.
Up-via summary (total 5983):

-----------------------
 FR_MASTERSLICE       0
            li1    3066
           met1    2882
           met2      33
           met3       2
           met4       0
-----------------------
                   5983


[INFO DRT-0198] Complete detail routing.
Total wire length = 15075 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7989 um.
Total wire length on LAYER met2 = 6938 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 4 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 5983.
Up-via summary (total 5983):

-----------------------
 FR_MASTERSLICE       0
            li1    3066
           met1    2882
           met2      33
           met3       2
           met4       0
-----------------------
                   5983


[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:21, memory = 618.55 (MB), peak = 618.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               108     405.39
  Tap cell                                308     385.37
  Clock buffer                             30     440.42
  Timing Repair Buffer                    221    1910.58
  Inverter                                259     972.18
  Clock inverter                           18     175.17
  Sequential cell                         247    6237.23
  Multi-Input combinational cell          380    2705.09
  Total                                  1571   13231.44
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/43-openroad-detailedrouting/mult.sdc'…
