<stg><name>write_task_Pipeline_VITIS_LOOP_54_1</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="224" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln58"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:2 %sext_ln54_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:4 %sext_ln54_cast = sext i59 %sext_ln54_read

]]></Node>
<StgValue><ssdm name="sext_ln54_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_4, i32 0, i32 0, void @empty_3, i32 64, i32 125, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln54 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="224" op_1_bw="224">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i224 0, i224 %phi_ln58

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="31">
<![CDATA[
for.body:1 %zext_ln54 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:2 %icmp_ln54 = icmp_slt  i32 %zext_ln54, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln54 = br i1 %icmp_ln54, void %for.end.loopexit.exitStub, void %for.body.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.split_ifconv:2 %add_ln54 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
for.body.split_ifconv:3 %zext_ln54_1 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="31">
<![CDATA[
for.body.split_ifconv:4 %trunc_ln54 = trunc i31 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:8 %output_addr = getelementptr i19 %output_r, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:9 %output_load = load i10 %output_addr

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split_ifconv:31 %icmp_ln58_1 = icmp_eq  i3 %trunc_ln54, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:33 %br_ln58 = br i1 %icmp_ln58_1, void %for.inc._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc._crit_edge:4 %store_ln54 = store i31 %add_ln54, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:9 %output_load = load i10 %output_addr

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.split_ifconv:10 %icmp_ln58 = icmp_eq  i19 %output_load, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %output_load, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.split_ifconv:12 %sub_ln58 = sub i19 0, i19 %output_load

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.body.split_ifconv:13 %select_ln58 = select i1 %tmp, i19 %sub_ln58, i19 %output_load

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="1">
<![CDATA[
for.body.split_ifconv:14 %tmp_1 = ctlz i19 @llvm.ctlz.i19, i19 %select_ln58, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="19">
<![CDATA[
for.body.split_ifconv:15 %trunc_ln58 = trunc i19 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="43" op_0_bw="19">
<![CDATA[
for.body.split_ifconv:16 %zext_ln58 = zext i19 %select_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split_ifconv:17 %add_ln58 = add i5 %trunc_ln58, i5 6

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="43" op_0_bw="5">
<![CDATA[
for.body.split_ifconv:18 %zext_ln58_1 = zext i5 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
for.body.split_ifconv:19 %shl_ln58 = shl i43 %zext_ln58, i43 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="shl_ln58"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="42" op_0_bw="42" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:20 %lshr_ln = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln58, i32 1, i32 42

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="42">
<![CDATA[
for.body.split_ifconv:21 %zext_ln58_2 = zext i42 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:22 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln58, i32 25

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.split_ifconv:23 %select_ln58_1 = select i1 %tmp_4, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split_ifconv:24 %sub_ln58_1 = sub i5 3, i5 %trunc_ln58

]]></Node>
<StgValue><ssdm name="sub_ln58_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
for.body.split_ifconv:25 %sext_ln58 = sext i5 %sub_ln58_1

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:26 %add_ln58_1 = add i8 %select_ln58_1, i8 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body.split_ifconv:27 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln58_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body.split_ifconv:28 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln58_2, i9 %tmp_2, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
for.body.split_ifconv:29 %LD = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:30 %empty = select i1 %icmp_ln58, i32 0, i32 %LD

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="224" op_0_bw="224" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %phi_ln58_load_1 = load i224 %phi_ln58

]]></Node>
<StgValue><ssdm name="phi_ln58_load_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:1 %gmem_addr = getelementptr i256 %gmem, i64 %sext_ln54_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split_ifconv:5 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split_ifconv:6 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:7 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="224">
<![CDATA[
for.body.split_ifconv:32 %or_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i224, i32 %empty, i224 %phi_ln58_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %write_ln58 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem_addr, i256 %or_ln, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln58 = br void %for.inc._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="224" op_0_bw="224" op_1_bw="0">
<![CDATA[
for.inc._crit_edge:0 %phi_ln58_load = load i224 %phi_ln58

]]></Node>
<StgValue><ssdm name="phi_ln58_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="192" op_0_bw="192" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc._crit_edge:1 %tmp_3 = partselect i192 @_ssdm_op_PartSelect.i192.i224.i32.i32, i224 %phi_ln58_load, i32 32, i32 223

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="224" op_0_bw="224" op_1_bw="32" op_2_bw="192">
<![CDATA[
for.inc._crit_edge:2 %tmp_5 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i192, i32 %empty, i192 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
for.inc._crit_edge:3 %select_ln58_2 = select i1 %icmp_ln58_1, i224 0, i224 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln58_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="224" op_1_bw="224" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc._crit_edge:5 %store_ln58 = store i224 %select_ln58_2, i224 %phi_ln58

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc._crit_edge:6 %br_ln54 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
