Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar  3 09:33:00 2022
| Host         : varuns5600x running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (28)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ext_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (28)
----------------------
 There are 28 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.416        0.000                      0                33626        0.032        0.000                      0                33626        3.000        0.000                       0                 10351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkgen/pll/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/pll/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           3.416        0.000                      0                33626        0.032        0.000                      0                33626        8.750        0.000                       0                 10347  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/pll/inst/clk_in1
  To Clock:  clkgen/pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 2.616ns (16.167%)  route 13.565ns (83.833%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 17.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.796    13.786    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.505    17.074    soc0/processor/decode1_0/clk_out1
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][43]/C
                         clock pessimism              0.417    17.490    
                         clock uncertainty           -0.084    17.407    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    17.202    soc0/processor/decode1_0/r_reg[nia][43]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 2.616ns (16.167%)  route 13.565ns (83.833%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 17.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.796    13.786    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.505    17.074    soc0/processor/decode1_0/clk_out1
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][44]/C
                         clock pessimism              0.417    17.490    
                         clock uncertainty           -0.084    17.407    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    17.202    soc0/processor/decode1_0/r_reg[nia][44]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 2.616ns (16.167%)  route 13.565ns (83.833%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 17.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.796    13.786    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.505    17.074    soc0/processor/decode1_0/clk_out1
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][49]/C
                         clock pessimism              0.417    17.490    
                         clock uncertainty           -0.084    17.407    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    17.202    soc0/processor/decode1_0/r_reg[nia][49]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 2.616ns (16.167%)  route 13.565ns (83.833%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 17.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.796    13.786    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.505    17.074    soc0/processor/decode1_0/clk_out1
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][50]/C
                         clock pessimism              0.417    17.490    
                         clock uncertainty           -0.084    17.407    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    17.202    soc0/processor/decode1_0/r_reg[nia][50]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 2.616ns (16.167%)  route 13.565ns (83.833%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 17.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.796    13.786    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.505    17.074    soc0/processor/decode1_0/clk_out1
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][55]/C
                         clock pessimism              0.417    17.490    
                         clock uncertainty           -0.084    17.407    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    17.202    soc0/processor/decode1_0/r_reg[nia][55]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 2.616ns (16.167%)  route 13.565ns (83.833%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 17.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.796    13.786    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.505    17.074    soc0/processor/decode1_0/clk_out1
    SLICE_X57Y96         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][56]/C
                         clock pessimism              0.417    17.490    
                         clock uncertainty           -0.084    17.407    
    SLICE_X57Y96         FDRE (Setup_fdre_C_CE)      -0.205    17.202    soc0/processor/decode1_0/r_reg[nia][56]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 2.616ns (16.215%)  route 13.518ns (83.785%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.749    13.739    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.510    17.079    soc0/processor/decode1_0/clk_out1
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][51]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y97         FDRE (Setup_fdre_C_CE)      -0.205    17.207    soc0/processor/decode1_0/r_reg[nia][51]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 2.616ns (16.215%)  route 13.518ns (83.785%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.749    13.739    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.510    17.079    soc0/processor/decode1_0/clk_out1
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][52]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y97         FDRE (Setup_fdre_C_CE)      -0.205    17.207    soc0/processor/decode1_0/r_reg[nia][52]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 2.616ns (16.215%)  route 13.518ns (83.785%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.749    13.739    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.510    17.079    soc0/processor/decode1_0/clk_out1
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][57]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y97         FDRE (Setup_fdre_C_CE)      -0.205    17.207    soc0/processor/decode1_0/r_reg[nia][57]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/r1_reg[ls_valid]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 2.616ns (16.215%)  route 13.518ns (83.785%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.627    -2.394    soc0/processor/dcache_0/clk_out1
    SLICE_X39Y69         FDRE                                         r  soc0/processor/dcache_0/r1_reg[ls_valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  soc0/processor/dcache_0/r1_reg[ls_valid]/Q
                         net (fo=7, routed)           2.364     0.426    soc0/processor/loadstore1_0/D[1]
    SLICE_X77Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.550 r  soc0/processor/loadstore1_0/i__i_1/O
                         net (fo=12, routed)          0.645     1.195    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[4]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124     1.319 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.587     1.906    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X75Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.030 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.607     2.637    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X77Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.761 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.473     3.234    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X78Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.785     4.143    soc0/processor/execute1_0/divider_0/i___3_i_3_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I1_O)        0.118     4.261 f  soc0/processor/execute1_0/divider_0/i___3_i_4/O
                         net (fo=2, routed)           0.448     4.708    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X73Y90         LUT6 (Prop_lut6_I0_O)        0.326     5.034 f  soc0/processor/execute1_0/pmu_0/m00_i_75__0/O
                         net (fo=164, routed)         1.251     6.285    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           1.601     8.010    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.134 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           0.915     9.049    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X89Y85         LUT3 (Prop_lut3_I0_O)        0.150     9.199 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6/O
                         net (fo=1, routed)           0.436     9.635    soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_6_n_0
    SLICE_X89Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.961 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_3/O
                         net (fo=1, routed)           0.632    10.594    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.718 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.434    11.152    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.276 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.591    11.867    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X83Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.991 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=161, routed)         1.749    13.739    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       1.510    17.079    soc0/processor/decode1_0/clk_out1
    SLICE_X61Y97         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][58]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y97         FDRE (Setup_fdre_C_CE)      -0.205    17.207    soc0/processor/decode1_0/r_reg[nia][58]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  3.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 soc0/processor/execute1_0/random_0/ro_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/execute1_0/random_0/lhca_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.438%)  route 0.161ns (41.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.573    -0.841    soc0/processor/execute1_0/random_0/clk
    SLICE_X28Y99         FDRE                                         r  soc0/processor/execute1_0/random_0/ro_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.713 r  soc0/processor/execute1_0/random_0/ro_reg_reg[30]/Q
                         net (fo=9, routed)           0.161    -0.552    soc0/processor/execute1_0/random_0/ro_reg[30]
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.098    -0.454 r  soc0/processor/execute1_0/random_0/lhca[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    soc0/processor/execute1_0/random_0/lhca[16]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  soc0/processor/execute1_0/random_0/lhca_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.837    -1.274    soc0/processor/execute1_0/random_0/clk
    SLICE_X29Y100        FDRE                                         r  soc0/processor/execute1_0/random_0/lhca_reg[16]/C
                         clock pessimism              0.697    -0.577    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.091    -0.486    soc0/processor/execute1_0/random_0/lhca_reg[16]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 soc0/processor/decode1_0/d1_log.log_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.589    -0.825    soc0/processor/decode1_0/clk_out1
    SLICE_X81Y74         FDRE                                         r  soc0/processor/decode1_0/d1_log.log_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  soc0/processor/decode1_0/d1_log.log_data_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.578    soc0/processor/debug_0/log_data[105]
    RAMB36_X3Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.904    -1.206    soc0/processor/debug_0/clk_out1
    RAMB36_X3Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.441    -0.765    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155    -0.610    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.562    -0.852    soc0/processor/icache_0/clk_out1
    SLICE_X59Y65         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/Q
                         net (fo=264, routed)         0.218    -0.492    soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/A0
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.831    -1.280    soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/WCLK
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/DP/CLK
                         clock pessimism              0.441    -0.839    
    SLICE_X58Y65         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.529    soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/DP
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.562    -0.852    soc0/processor/icache_0/clk_out1
    SLICE_X59Y65         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/Q
                         net (fo=264, routed)         0.218    -0.492    soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/A0
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.831    -1.280    soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/WCLK
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/SP/CLK
                         clock pessimism              0.441    -0.839    
    SLICE_X58Y65         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.529    soc0/processor/icache_0/cache_tags_reg_r2_0_63_69_69/SP
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.562    -0.852    soc0/processor/icache_0/clk_out1
    SLICE_X59Y65         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/Q
                         net (fo=264, routed)         0.218    -0.492    soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/A0
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.831    -1.280    soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/WCLK
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/DP/CLK
                         clock pessimism              0.441    -0.839    
    SLICE_X58Y65         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.529    soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/DP
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.562    -0.852    soc0/processor/icache_0/clk_out1
    SLICE_X59Y65         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  soc0/processor/icache_0/r_reg[store_index][0]_rep__0/Q
                         net (fo=264, routed)         0.218    -0.492    soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/A0
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.831    -1.280    soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/WCLK
    SLICE_X58Y65         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/SP/CLK
                         clock pessimism              0.441    -0.839    
    SLICE_X58Y65         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.529    soc0/processor/icache_0/cache_tags_reg_r2_0_63_70_70/SP
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/fetch1_0/log_nia_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.589    -0.825    soc0/processor/fetch1_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  soc0/processor/fetch1_0/log_nia_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  soc0/processor/fetch1_0/log_nia_reg[2]/Q
                         net (fo=1, routed)           0.108    -0.576    soc0/processor/debug_0/log_data[2]
    RAMB36_X3Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.901    -1.209    soc0/processor/debug_0/clk_out1
    RAMB36_X3Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKBWRCLK
                         clock pessimism              0.441    -0.768    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.613    soc0/processor/debug_0/maybe_log.log_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/fetch1_0/log_nia_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.589    -0.825    soc0/processor/fetch1_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  soc0/processor/fetch1_0/log_nia_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  soc0/processor/fetch1_0/log_nia_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.576    soc0/processor/debug_0/log_data[4]
    RAMB36_X3Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.901    -1.209    soc0/processor/debug_0/clk_out1
    RAMB36_X3Y15         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKBWRCLK
                         clock pessimism              0.441    -0.768    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.155    -0.613    soc0/processor/debug_0/maybe_log.log_array_reg_0
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/icache_log.log_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.592    -0.822    soc0/processor/icache_0/clk_out1
    SLICE_X81Y71         FDRE                                         r  soc0/processor/icache_0/icache_log.log_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  soc0/processor/icache_0/icache_log.log_data_reg[39]/Q
                         net (fo=1, routed)           0.109    -0.572    soc0/processor/debug_0/log_data[80]
    RAMB36_X3Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.904    -1.206    soc0/processor/debug_0/clk_out1
    RAMB36_X3Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.441    -0.765    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.610    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 soc0/processor/execute1_0/e1_log.log_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.593    -0.821    soc0/processor/execute1_0/clk_out1
    SLICE_X81Y70         FDRE                                         r  soc0/processor/execute1_0/e1_log.log_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.680 r  soc0/processor/execute1_0/e1_log.log_data_reg[0]/Q
                         net (fo=1, routed)           0.108    -0.572    soc0/processor/debug_0/log_data[118]
    RAMB36_X3Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10377, routed)       0.904    -1.206    soc0/processor/debug_0/clk_out1
    RAMB36_X3Y14         RAMB36E1                                     r  soc0/processor/debug_0/maybe_log.log_array_reg_1/CLKBWRCLK
                         clock pessimism              0.441    -0.765    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.610    soc0/processor/debug_0/maybe_log.log_array_reg_1
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y12     soc0/bram0/ram_0/memory_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y11     soc0/bram0/ram_0/memory_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     soc0/bram0/ram_0/memory_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9      soc0/bram0/ram_0/memory_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15     soc0/processor/fetch1_0/btc.btc_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16     soc0/processor/fetch1_0/btc.btc_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y17     soc0/processor/fetch1_0/btc.btc_memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y36     soc0/processor/fetch1_0/btc.btc_memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     soc0/processor/dcache_0/rams[0].way/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     soc0/processor/dcache_0/rams[0].way/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y66     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y66     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y66     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y66     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y68     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_16_16/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y68     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_16_16/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y68     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_17_17/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y68     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_17_17/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y64     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_1_1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y64     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_1_1/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y67     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_29_29/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y67     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_29_29/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y67     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_2_2/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y67     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_52_52/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_52_52/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_53_53/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_53_53/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y62     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_54_54/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y62     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_54_54/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkgen/pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT



