@Inbook{Mehta2021,
author="Mehta, Ashok B.",
title="Constrained Random Test Generation and Verification",
bookTitle="Introduction to SystemVerilog",
year="2021",
publisher="Springer International Publishing",
address="Cham",
pages="325--407",
abstract="This chapter describes the constrained random verification methodology and discusses how to generate constrained random values and use them effectively for functional verification. The chapter discusses, among other things, rand/randc variables, randomization of arrays and queues, constraint blocks, weighted distribution, iterative constraints, soft constraints, randomization methods, system functions/methods, random stability, randcase/randsequence, productions, etc.",
isbn="978-3-030-71319-5",
doi="10.1007/978-3-030-71319-5_13",
url="https://doi.org/10.1007/978-3-030-71319-5_13"
}
@book{bergeron2012writing,
  title={Writing testbenches: functional verification of HDL models},
  author={Bergeron, Janick},
  year={2012},
  publisher={Springer Science \& Business Media}
}