
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b0  00800200  00001854  000018e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001854  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000051  008002b0  008002b0  00001998  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001998  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000019f4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000318  00000000  00000000  00001a34  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000031a2  00000000  00000000  00001d4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f25  00000000  00000000  00004eee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a68  00000000  00000000  00006e13  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006c0  00000000  00000000  0000887c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bcd  00000000  00000000  00008f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000012d3  00000000  00000000  00009b09  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000228  00000000  00000000  0000addc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	1a c1       	rjmp	.+564    	; 0x242 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	11 c3       	rjmp	.+1570   	; 0x660 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c5 c4       	rjmp	.+2442   	; 0xa28 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	32 05       	cpc	r19, r2
      e6:	84 05       	cpc	r24, r4
      e8:	84 05       	cpc	r24, r4
      ea:	84 05       	cpc	r24, r4
      ec:	84 05       	cpc	r24, r4
      ee:	84 05       	cpc	r24, r4
      f0:	84 05       	cpc	r24, r4
      f2:	84 05       	cpc	r24, r4
      f4:	32 05       	cpc	r19, r2
      f6:	84 05       	cpc	r24, r4
      f8:	84 05       	cpc	r24, r4
      fa:	84 05       	cpc	r24, r4
      fc:	84 05       	cpc	r24, r4
      fe:	84 05       	cpc	r24, r4
     100:	84 05       	cpc	r24, r4
     102:	84 05       	cpc	r24, r4
     104:	34 05       	cpc	r19, r4
     106:	84 05       	cpc	r24, r4
     108:	84 05       	cpc	r24, r4
     10a:	84 05       	cpc	r24, r4
     10c:	84 05       	cpc	r24, r4
     10e:	84 05       	cpc	r24, r4
     110:	84 05       	cpc	r24, r4
     112:	84 05       	cpc	r24, r4
     114:	84 05       	cpc	r24, r4
     116:	84 05       	cpc	r24, r4
     118:	84 05       	cpc	r24, r4
     11a:	84 05       	cpc	r24, r4
     11c:	84 05       	cpc	r24, r4
     11e:	84 05       	cpc	r24, r4
     120:	84 05       	cpc	r24, r4
     122:	84 05       	cpc	r24, r4
     124:	34 05       	cpc	r19, r4
     126:	84 05       	cpc	r24, r4
     128:	84 05       	cpc	r24, r4
     12a:	84 05       	cpc	r24, r4
     12c:	84 05       	cpc	r24, r4
     12e:	84 05       	cpc	r24, r4
     130:	84 05       	cpc	r24, r4
     132:	84 05       	cpc	r24, r4
     134:	84 05       	cpc	r24, r4
     136:	84 05       	cpc	r24, r4
     138:	84 05       	cpc	r24, r4
     13a:	84 05       	cpc	r24, r4
     13c:	84 05       	cpc	r24, r4
     13e:	84 05       	cpc	r24, r4
     140:	84 05       	cpc	r24, r4
     142:	84 05       	cpc	r24, r4
     144:	80 05       	cpc	r24, r0
     146:	84 05       	cpc	r24, r4
     148:	84 05       	cpc	r24, r4
     14a:	84 05       	cpc	r24, r4
     14c:	84 05       	cpc	r24, r4
     14e:	84 05       	cpc	r24, r4
     150:	84 05       	cpc	r24, r4
     152:	84 05       	cpc	r24, r4
     154:	5d 05       	cpc	r21, r13
     156:	84 05       	cpc	r24, r4
     158:	84 05       	cpc	r24, r4
     15a:	84 05       	cpc	r24, r4
     15c:	84 05       	cpc	r24, r4
     15e:	84 05       	cpc	r24, r4
     160:	84 05       	cpc	r24, r4
     162:	84 05       	cpc	r24, r4
     164:	84 05       	cpc	r24, r4
     166:	84 05       	cpc	r24, r4
     168:	84 05       	cpc	r24, r4
     16a:	84 05       	cpc	r24, r4
     16c:	84 05       	cpc	r24, r4
     16e:	84 05       	cpc	r24, r4
     170:	84 05       	cpc	r24, r4
     172:	84 05       	cpc	r24, r4
     174:	51 05       	cpc	r21, r1
     176:	84 05       	cpc	r24, r4
     178:	84 05       	cpc	r24, r4
     17a:	84 05       	cpc	r24, r4
     17c:	84 05       	cpc	r24, r4
     17e:	84 05       	cpc	r24, r4
     180:	84 05       	cpc	r24, r4
     182:	84 05       	cpc	r24, r4
     184:	6f 05       	cpc	r22, r15

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e5       	ldi	r30, 0x54	; 84
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 3b       	cpi	r26, 0xB0	; 176
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a0 eb       	ldi	r26, 0xB0	; 176
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 30       	cpi	r26, 0x01	; 1
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	2d d1       	rcall	.+602    	; 0x41c <main>
     1c2:	0c 94 28 0c 	jmp	0x1850	; 0x1850 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:

//This function sets up the ADC for use
void ADC_init( void )
{
	// Enable ADC and set prescaler to 128
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 68       	ori	r24, 0x87	; 135
     1d0:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADIF);
     1d2:	80 81       	ld	r24, Z
     1d4:	8f 7e       	andi	r24, 0xEF	; 239
     1d6:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADIE);
     1d8:	80 81       	ld	r24, Z
     1da:	87 7f       	andi	r24, 0xF7	; 247
     1dc:	80 83       	st	Z, r24
	
	// Reference selection, internal Vref
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     1de:	ac e7       	ldi	r26, 0x7C	; 124
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	8c 91       	ld	r24, X
     1e4:	80 66       	ori	r24, 0x60	; 96
     1e6:	8c 93       	st	X, r24
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <ADC_read>:
//function that starts the ADC conversion
uint8_t ADC_read( void )
{
		
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1f0:	ea e7       	ldi	r30, 0x7A	; 122
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
     1f4:	80 81       	ld	r24, Z
     1f6:	80 64       	ori	r24, 0x40	; 64
     1f8:	80 83       	st	Z, r24
	
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     1fa:	80 81       	ld	r24, Z
     1fc:	86 fd       	sbrc	r24, 6
     1fe:	fd cf       	rjmp	.-6      	; 0x1fa <ADC_read+0xa>
	
	// Read converted data

	return ADCH;
     200:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     204:	08 95       	ret

00000206 <CAN_init>:
		rx_flag = 0;
	}
	
	
	return message;
}
     206:	69 d1       	rcall	.+722    	; 0x4da <MCP_init>
     208:	48 e6       	ldi	r20, 0x68	; 104
     20a:	60 e6       	ldi	r22, 0x60	; 96
     20c:	80 e6       	ldi	r24, 0x60	; 96
     20e:	77 d1       	rcall	.+750    	; 0x4fe <MCP_bit_modify>
     210:	41 e0       	ldi	r20, 0x01	; 1
     212:	63 e0       	ldi	r22, 0x03	; 3
     214:	8b e2       	ldi	r24, 0x2B	; 43
     216:	73 d1       	rcall	.+742    	; 0x4fe <MCP_bit_modify>
     218:	40 e0       	ldi	r20, 0x00	; 0
     21a:	60 ee       	ldi	r22, 0xE0	; 224
     21c:	8f e0       	ldi	r24, 0x0F	; 15
     21e:	6f d1       	rcall	.+734    	; 0x4fe <MCP_bit_modify>
     220:	8e e0       	ldi	r24, 0x0E	; 14
     222:	49 d1       	rcall	.+658    	; 0x4b6 <MCP_read>
     224:	80 7e       	andi	r24, 0xE0	; 224
     226:	51 f0       	breq	.+20     	; 0x23c <CAN_init+0x36>
     228:	8e e0       	ldi	r24, 0x0E	; 14
     22a:	92 e0       	ldi	r25, 0x02	; 2
     22c:	9f 93       	push	r25
     22e:	8f 93       	push	r24
     230:	14 d7       	rcall	.+3624   	; 0x105a <printf>
     232:	0f 90       	pop	r0
     234:	0f 90       	pop	r0
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	08 95       	ret
     23c:	80 e0       	ldi	r24, 0x00	; 0
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	08 95       	ret

00000242 <__vector_3>:

//Interrupt for CAN
ISR(INT2_vect){
     242:	1f 92       	push	r1
     244:	0f 92       	push	r0
     246:	0f b6       	in	r0, 0x3f	; 63
     248:	0f 92       	push	r0
     24a:	11 24       	eor	r1, r1
     24c:	0b b6       	in	r0, 0x3b	; 59
     24e:	0f 92       	push	r0
     250:	2f 93       	push	r18
     252:	3f 93       	push	r19
     254:	4f 93       	push	r20
     256:	5f 93       	push	r21
     258:	6f 93       	push	r22
     25a:	7f 93       	push	r23
     25c:	8f 93       	push	r24
     25e:	9f 93       	push	r25
     260:	af 93       	push	r26
     262:	bf 93       	push	r27
     264:	ef 93       	push	r30
     266:	ff 93       	push	r31
MCP_bit_modify(MCP_CANINTF, MCP_RXF0SIDL, MCP_RXF0SIDH);
     268:	40 e0       	ldi	r20, 0x00	; 0
     26a:	61 e0       	ldi	r22, 0x01	; 1
     26c:	8c e2       	ldi	r24, 0x2C	; 44
     26e:	47 d1       	rcall	.+654    	; 0x4fe <MCP_bit_modify>
rx_flag = 1;
     270:	81 e0       	ldi	r24, 0x01	; 1
     272:	80 93 b0 02 	sts	0x02B0, r24	; 0x8002b0 <__data_end>
	
 
}
     276:	ff 91       	pop	r31
     278:	ef 91       	pop	r30
     27a:	bf 91       	pop	r27
     27c:	af 91       	pop	r26
     27e:	9f 91       	pop	r25
     280:	8f 91       	pop	r24
     282:	7f 91       	pop	r23
     284:	6f 91       	pop	r22
     286:	5f 91       	pop	r21
     288:	4f 91       	pop	r20
     28a:	3f 91       	pop	r19
     28c:	2f 91       	pop	r18
     28e:	0f 90       	pop	r0
     290:	0b be       	out	0x3b, r0	; 59
     292:	0f 90       	pop	r0
     294:	0f be       	out	0x3f, r0	; 63
     296:	0f 90       	pop	r0
     298:	1f 90       	pop	r1
     29a:	18 95       	reti

0000029c <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     29c:	78 94       	sei
	TWI_Master_Initialise();
     29e:	8d c3       	rjmp	.+1818   	; 0x9ba <TWI_Master_Initialise>
     2a0:	08 95       	ret

000002a2 <DAC_send>:
}

void DAC_send(uint8_t data) {
     2a2:	cf 93       	push	r28
     2a4:	df 93       	push	r29
     2a6:	00 d0       	rcall	.+0      	; 0x2a8 <DAC_send+0x6>
     2a8:	cd b7       	in	r28, 0x3d	; 61
     2aa:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     2ac:	9e e5       	ldi	r25, 0x5E	; 94
     2ae:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     2b0:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     2b2:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     2b4:	63 e0       	ldi	r22, 0x03	; 3
     2b6:	ce 01       	movw	r24, r28
     2b8:	01 96       	adiw	r24, 0x01	; 1
     2ba:	89 d3       	rcall	.+1810   	; 0x9ce <TWI_Start_Transceiver_With_Data>
     2bc:	0f 90       	pop	r0
     2be:	0f 90       	pop	r0
     2c0:	0f 90       	pop	r0
     2c2:	df 91       	pop	r29
     2c4:	cf 91       	pop	r28
     2c6:	08 95       	ret

000002c8 <start_spill>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2c8:	2f ef       	ldi	r18, 0xFF	; 255
     2ca:	80 e7       	ldi	r24, 0x70	; 112
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	21 50       	subi	r18, 0x01	; 1
     2d0:	80 40       	sbci	r24, 0x00	; 0
     2d2:	90 40       	sbci	r25, 0x00	; 0
     2d4:	e1 f7       	brne	.-8      	; 0x2ce <start_spill+0x6>
     2d6:	00 c0       	rjmp	.+0      	; 0x2d8 <start_spill+0x10>
     2d8:	00 00       	nop
// 		x			= can_msg_receive.data[0];
// 		slider_left = can_msg_receive.data[1];
// 		shoot		= can_msg_receive.data[2];
// 		diff		= can_msg_receive.data[3];
// 		
		if(diff!=prev_diff){
     2da:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <diff>
     2de:	90 91 ee 02 	lds	r25, 0x02EE	; 0x8002ee <diff+0x1>
     2e2:	20 91 e9 02 	lds	r18, 0x02E9	; 0x8002e9 <prev_diff>
     2e6:	30 91 ea 02 	lds	r19, 0x02EA	; 0x8002ea <prev_diff+0x1>
     2ea:	82 17       	cp	r24, r18
     2ec:	93 07       	cpc	r25, r19
     2ee:	81 f0       	breq	.+32     	; 0x310 <start_spill+0x48>
			if(diff==1){
     2f0:	81 30       	cpi	r24, 0x01	; 1
     2f2:	91 05       	cpc	r25, r1
     2f4:	19 f4       	brne	.+6      	; 0x2fc <start_spill+0x34>
				PID_diff(EASY);}
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	de d1       	rcall	.+956    	; 0x6b6 <PID_diff>
     2fa:	0a c0       	rjmp	.+20     	; 0x310 <start_spill+0x48>
			else if(diff==2){
     2fc:	82 30       	cpi	r24, 0x02	; 2
     2fe:	91 05       	cpc	r25, r1
     300:	19 f4       	brne	.+6      	; 0x308 <start_spill+0x40>
				PID_diff(MEDIUM);}
     302:	81 e0       	ldi	r24, 0x01	; 1
     304:	d8 d1       	rcall	.+944    	; 0x6b6 <PID_diff>
     306:	04 c0       	rjmp	.+8      	; 0x310 <start_spill+0x48>
			else if(diff==3){
     308:	03 97       	sbiw	r24, 0x03	; 3
     30a:	11 f4       	brne	.+4      	; 0x310 <start_spill+0x48>
				PID_diff(HARD);}
     30c:	82 e0       	ldi	r24, 0x02	; 2
     30e:	d3 d1       	rcall	.+934    	; 0x6b6 <PID_diff>
			}
		
	//	can_msg_send.data[0] = Lives_lost();
		printf("Liv: %d \r\n",Lives_lost());
     310:	51 d0       	rcall	.+162    	; 0x3b4 <Lives_lost>
     312:	1f 92       	push	r1
     314:	8f 93       	push	r24
     316:	85 e3       	ldi	r24, 0x35	; 53
     318:	92 e0       	ldi	r25, 0x02	; 2
     31a:	9f 93       	push	r25
     31c:	8f 93       	push	r24
     31e:	9d d6       	rcall	.+3386   	; 0x105a <printf>
	//	CAN_message_send(&can_msg_send);
				
				
		
		//printf("slider_left: %d \n\r",slider_left);
		ref_update = slider_left*skaler;
     320:	60 91 b1 02 	lds	r22, 0x02B1	; 0x8002b1 <slider_left>
     324:	70 91 b2 02 	lds	r23, 0x02B2	; 0x8002b2 <slider_left+0x1>
     328:	07 2e       	mov	r0, r23
     32a:	00 0c       	add	r0, r0
     32c:	88 0b       	sbc	r24, r24
     32e:	99 0b       	sbc	r25, r25
     330:	2b d5       	rcall	.+2646   	; 0xd88 <__floatsisf>
     332:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <skaler>
     336:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <skaler+0x1>
     33a:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <skaler+0x2>
     33e:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <skaler+0x3>
     342:	d6 d5       	rcall	.+2988   	; 0xef0 <__mulsf3>
     344:	ee d4       	rcall	.+2524   	; 0xd22 <__fixsfsi>
     346:	70 93 f2 02 	sts	0x02F2, r23	; 0x8002f2 <ref_update+0x1>
     34a:	60 93 f1 02 	sts	0x02F1, r22	; 0x8002f1 <ref_update>
		update_ref(ref_update);
     34e:	cb 01       	movw	r24, r22
     350:	f7 d0       	rcall	.+494    	; 0x540 <update_ref>
		set_servo(x);
     352:	80 91 dd 02 	lds	r24, 0x02DD	; 0x8002dd <x>
     356:	08 2e       	mov	r0, r24
     358:	00 0c       	add	r0, r0
     35a:	99 0b       	sbc	r25, r25
     35c:	58 d2       	rcall	.+1200   	; 0x80e <set_servo>
		
	//	printf("Shoot: %d \r\n",slider_left);
		sol_shoot(shoot);
     35e:	80 91 eb 02 	lds	r24, 0x02EB	; 0x8002eb <shoot>
     362:	9a d2       	rcall	.+1332   	; 0x898 <sol_shoot>

		prev_diff=diff;
     364:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <diff>
     368:	90 91 ee 02 	lds	r25, 0x02EE	; 0x8002ee <diff+0x1>
     36c:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <prev_diff+0x1>
     370:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <prev_diff>
     374:	0f 90       	pop	r0
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
     37a:	0f 90       	pop	r0
     37c:	08 95       	ret

0000037e <IR_read>:
uint8_t IR_read( void )
{
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
     37e:	38 df       	rcall	.-400    	; 0x1f0 <ADC_read>
     380:	e3 eb       	ldi	r30, 0xB3	; 179
     382:	f2 e0       	ldi	r31, 0x02	; 2
     384:	80 83       	st	Z, r24
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     386:	93 81       	ldd	r25, Z+3	; 0x03
		if (i != 0){
			values[i] = values[i - 1];
     388:	22 81       	ldd	r18, Z+2	; 0x02
     38a:	23 83       	std	Z+3, r18	; 0x03
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     38c:	30 e0       	ldi	r19, 0x00	; 0
     38e:	29 0f       	add	r18, r25
     390:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     392:	91 81       	ldd	r25, Z+1	; 0x01
     394:	92 83       	std	Z+2, r25	; 0x02
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     396:	29 0f       	add	r18, r25
     398:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     39a:	81 83       	std	Z+1, r24	; 0x01
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     39c:	a9 01       	movw	r20, r18
     39e:	48 0f       	add	r20, r24
     3a0:	51 1d       	adc	r21, r1
     3a2:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
     3a4:	99 23       	and	r25, r25
     3a6:	0c f4       	brge	.+2      	; 0x3aa <IR_read+0x2c>
     3a8:	03 96       	adiw	r24, 0x03	; 3
     3aa:	95 95       	asr	r25
     3ac:	87 95       	ror	r24
     3ae:	95 95       	asr	r25
     3b0:	87 95       	ror	r24
	return avg;
}
     3b2:	08 95       	ret

000003b4 <Lives_lost>:


uint8_t Lives_lost(void){
	 		ir_val = IR_read();
     3b4:	e4 df       	rcall	.-56     	; 0x37e <IR_read>
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	90 93 f4 02 	sts	0x02F4, r25	; 0x8002f4 <ir_val+0x1>
     3bc:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <ir_val>
	 		if (ir_val - prev_ir_val != 0){
     3c0:	20 91 b9 02 	lds	r18, 0x02B9	; 0x8002b9 <prev_ir_val>
     3c4:	30 91 ba 02 	lds	r19, 0x02BA	; 0x8002ba <prev_ir_val+0x1>
     3c8:	82 17       	cp	r24, r18
     3ca:	93 07       	cpc	r25, r19
     3cc:	21 f1       	breq	.+72     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
	 			if (ir_val <= 3){
     3ce:	04 97       	sbiw	r24, 0x04	; 4
     3d0:	d4 f4       	brge	.+52     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
					 // lose a life
					 life=1;
     3d2:	81 e0       	ldi	r24, 0x01	; 1
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	90 93 b8 02 	sts	0x02B8, r25	; 0x8002b8 <life+0x1>
     3da:	80 93 b7 02 	sts	0x02B7, r24	; 0x8002b7 <life>
					// wait for the ball to be removed
	 				while (ir_val<6)
     3de:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <ir_val>
     3e2:	90 91 f4 02 	lds	r25, 0x02F4	; 0x8002f4 <ir_val+0x1>
     3e6:	06 97       	sbiw	r24, 0x06	; 6
     3e8:	74 f4       	brge	.+28     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     3ea:	8f e3       	ldi	r24, 0x3F	; 63
     3ec:	9c e9       	ldi	r25, 0x9C	; 156
     3ee:	01 97       	sbiw	r24, 0x01	; 1
     3f0:	f1 f7       	brne	.-4      	; 0x3ee <Lives_lost+0x3a>
     3f2:	00 c0       	rjmp	.+0      	; 0x3f4 <Lives_lost+0x40>
     3f4:	00 00       	nop
	 				{
	 					_delay_ms(10);
	 					ir_val= IR_read();
     3f6:	c3 df       	rcall	.-122    	; 0x37e <IR_read>
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	90 93 f4 02 	sts	0x02F4, r25	; 0x8002f4 <ir_val+0x1>
     3fe:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <ir_val>
	 		if (ir_val - prev_ir_val != 0){
	 			if (ir_val <= 3){
					 // lose a life
					 life=1;
					// wait for the ball to be removed
	 				while (ir_val<6)
     402:	06 97       	sbiw	r24, 0x06	; 6
     404:	94 f3       	brlt	.-28     	; 0x3ea <Lives_lost+0x36>
	 				{
	 					_delay_ms(10);
	 					ir_val= IR_read();
	 				}
	 			}
	 			prev_ir_val = ir_val;
     406:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <ir_val>
     40a:	90 91 f4 02 	lds	r25, 0x02F4	; 0x8002f4 <ir_val+0x1>
     40e:	90 93 ba 02 	sts	0x02BA, r25	; 0x8002ba <prev_ir_val+0x1>
     412:	80 93 b9 02 	sts	0x02B9, r24	; 0x8002b9 <prev_ir_val>
			}
	return life;	
     416:	80 91 b7 02 	lds	r24, 0x02B7	; 0x8002b7 <life>
     41a:	08 95       	ret

0000041c <main>:
// 	int shoot;
// 	int prev_shoot;

    int main(void){
		
		cli();
     41c:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     41e:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     420:	e9 e6       	ldi	r30, 0x69	; 105
     422:	f0 e0       	ldi	r31, 0x00	; 0
     424:	80 81       	ld	r24, Z
     426:	80 83       	st	Z, r24
		EIMSK |= (1 << INT2);
     428:	ea 9a       	sbi	0x1d, 2	; 29
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     42a:	52 98       	cbi	0x0a, 2	; 10
 		can_msg can_msg_send;
 		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     42c:	87 e6       	ldi	r24, 0x67	; 103
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	94 d3       	rcall	.+1832   	; 0xb5a <UART_Init>
 		SPI_init();
     432:	46 d2       	rcall	.+1164   	; 0x8c0 <SPI_init>
 		MCP_init();
     434:	52 d0       	rcall	.+164    	; 0x4da <MCP_init>
		ADC_init();
     436:	c8 de       	rcall	.-624    	; 0x1c8 <ADC_init>
		servo_init(F_CPU);
     438:	60 e0       	ldi	r22, 0x00	; 0
     43a:	74 e2       	ldi	r23, 0x24	; 36
     43c:	84 ef       	ldi	r24, 0xF4	; 244
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	d9 d1       	rcall	.+946    	; 0x7f4 <servo_init>
		sol_init();
     442:	27 d2       	rcall	.+1102   	; 0x892 <sol_init>
		if (CAN_init() == 0) {
     444:	e0 de       	rcall	.-576    	; 0x206 <CAN_init>
     446:	89 2b       	or	r24, r25
     448:	41 f4       	brne	.+16     	; 0x45a <main+0x3e>
			printf("CAN BE WORKING\n\r");
     44a:	80 e4       	ldi	r24, 0x40	; 64
     44c:	92 e0       	ldi	r25, 0x02	; 2
     44e:	9f 93       	push	r25
     450:	8f 93       	push	r24
     452:	03 d6       	rcall	.+3078   	; 0x105a <printf>
     454:	0f 90       	pop	r0
     456:	0f 90       	pop	r0
     458:	07 c0       	rjmp	.+14     	; 0x468 <main+0x4c>
			can_msg_send.id = 2;
			can_msg_send.length = 7;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     45a:	81 e5       	ldi	r24, 0x51	; 81
     45c:	92 e0       	ldi	r25, 0x02	; 2
     45e:	9f 93       	push	r25
     460:	8f 93       	push	r24
     462:	fb d5       	rcall	.+3062   	; 0x105a <printf>
     464:	0f 90       	pop	r0
     466:	0f 90       	pop	r0
		}		
		DAC_init();
     468:	19 df       	rcall	.-462    	; 0x29c <DAC_init>
		motor_init();
     46a:	ab d1       	rcall	.+854    	; 0x7c2 <motor_init>
     46c:	2f ef       	ldi	r18, 0xFF	; 255
     46e:	82 e5       	ldi	r24, 0x52	; 82
     470:	97 e0       	ldi	r25, 0x07	; 7
     472:	21 50       	subi	r18, 0x01	; 1
     474:	80 40       	sbci	r24, 0x00	; 0
     476:	90 40       	sbci	r25, 0x00	; 0
     478:	e1 f7       	brne	.-8      	; 0x472 <main+0x56>
     47a:	00 c0       	rjmp	.+0      	; 0x47c <main+0x60>
     47c:	00 00       	nop
		_delay_ms(150);
		motor_read_rotation(1);
     47e:	81 e0       	ldi	r24, 0x01	; 1
     480:	57 d1       	rcall	.+686    	; 0x730 <motor_read_rotation>
		PID_init();
     482:	55 d0       	rcall	.+170    	; 0x52e <PID_init>
		printf("|------NODE-2 INIT COMPLETE--------|\n\r");
     484:	87 e6       	ldi	r24, 0x67	; 103
     486:	92 e0       	ldi	r25, 0x02	; 2
     488:	9f 93       	push	r25
     48a:	8f 93       	push	r24
     48c:	e6 d5       	rcall	.+3020   	; 0x105a <printf>
		sei();
     48e:	78 94       	sei
     490:	0f 90       	pop	r0
     492:	0f 90       	pop	r0
		
	while(1){
		
	start_spill();
     494:	19 df       	rcall	.-462    	; 0x2c8 <start_spill>
	
		}
     496:	fe cf       	rjmp	.-4      	; 0x494 <main+0x78>

00000498 <MCP_reset>:
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     498:	80 e0       	ldi	r24, 0x00	; 0
     49a:	90 e0       	ldi	r25, 0x00	; 0
     49c:	1e d2       	rcall	.+1084   	; 0x8da <SPI_set_ss>
     49e:	80 ec       	ldi	r24, 0xC0	; 192
     4a0:	16 d2       	rcall	.+1068   	; 0x8ce <SPI_send>
     4a2:	8f e1       	ldi	r24, 0x1F	; 31
     4a4:	93 e0       	ldi	r25, 0x03	; 3
     4a6:	01 97       	sbiw	r24, 0x01	; 1
     4a8:	f1 f7       	brne	.-4      	; 0x4a6 <MCP_reset+0xe>
     4aa:	00 c0       	rjmp	.+0      	; 0x4ac <MCP_reset+0x14>
     4ac:	00 00       	nop
     4ae:	81 e0       	ldi	r24, 0x01	; 1
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	13 c2       	rjmp	.+1062   	; 0x8da <SPI_set_ss>
     4b4:	08 95       	ret

000004b6 <MCP_read>:
     4b6:	cf 93       	push	r28
     4b8:	c8 2f       	mov	r28, r24
     4ba:	80 e0       	ldi	r24, 0x00	; 0
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	0d d2       	rcall	.+1050   	; 0x8da <SPI_set_ss>
     4c0:	83 e0       	ldi	r24, 0x03	; 3
     4c2:	05 d2       	rcall	.+1034   	; 0x8ce <SPI_send>
     4c4:	8c 2f       	mov	r24, r28
     4c6:	03 d2       	rcall	.+1030   	; 0x8ce <SPI_send>
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	01 d2       	rcall	.+1026   	; 0x8ce <SPI_send>
     4cc:	c8 2f       	mov	r28, r24
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	03 d2       	rcall	.+1030   	; 0x8da <SPI_set_ss>
     4d4:	8c 2f       	mov	r24, r28
     4d6:	cf 91       	pop	r28
     4d8:	08 95       	ret

000004da <MCP_init>:
     4da:	f2 d1       	rcall	.+996    	; 0x8c0 <SPI_init>
     4dc:	dd df       	rcall	.-70     	; 0x498 <MCP_reset>
     4de:	8e e0       	ldi	r24, 0x0E	; 14
     4e0:	ea df       	rcall	.-44     	; 0x4b6 <MCP_read>
     4e2:	80 7e       	andi	r24, 0xE0	; 224
     4e4:	80 38       	cpi	r24, 0x80	; 128
     4e6:	49 f0       	breq	.+18     	; 0x4fa <MCP_init+0x20>
     4e8:	8e e8       	ldi	r24, 0x8E	; 142
     4ea:	92 e0       	ldi	r25, 0x02	; 2
     4ec:	9f 93       	push	r25
     4ee:	8f 93       	push	r24
     4f0:	b4 d5       	rcall	.+2920   	; 0x105a <printf>
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	08 95       	ret
     4fa:	80 e0       	ldi	r24, 0x00	; 0
     4fc:	08 95       	ret

000004fe <MCP_bit_modify>:


//function that lets us change the settings of the MCP
void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	18 2f       	mov	r17, r24
     506:	d6 2f       	mov	r29, r22
     508:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     50a:	80 e0       	ldi	r24, 0x00	; 0
     50c:	90 e0       	ldi	r25, 0x00	; 0
     50e:	e5 d1       	rcall	.+970    	; 0x8da <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     510:	85 e0       	ldi	r24, 0x05	; 5
     512:	dd d1       	rcall	.+954    	; 0x8ce <SPI_send>
	
	SPI_send(address);
     514:	81 2f       	mov	r24, r17
     516:	db d1       	rcall	.+950    	; 0x8ce <SPI_send>
	SPI_send(mask);
     518:	8d 2f       	mov	r24, r29
     51a:	d9 d1       	rcall	.+946    	; 0x8ce <SPI_send>
	SPI_send(data);
     51c:	8c 2f       	mov	r24, r28
     51e:	d7 d1       	rcall	.+942    	; 0x8ce <SPI_send>
	
	SPI_set_ss(1);
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	da d1       	rcall	.+948    	; 0x8da <SPI_set_ss>
}
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	1f 91       	pop	r17
     52c:	08 95       	ret

0000052e <PID_init>:

void PID_init(){
		 //-------------INITIALIZE TIMER INPUT-----------------
		 
		 // Disable global interrupts
		 cli();
     52e:	f8 94       	cli
		 
		 // enable timer overflow interrupt for Timer2 denne er 8 bit
		 TIMSK2=(1<<TOIE2);
     530:	81 e0       	ldi	r24, 0x01	; 1
     532:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
		 
		 // start timer2 with /1024 prescaler
		 
		 TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     536:	87 e0       	ldi	r24, 0x07	; 7
     538:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
		 
		 // Enable global interrupts
		 sei();
     53c:	78 94       	sei
     53e:	08 95       	ret

00000540 <update_ref>:
		 
		 //---------------------------------------------------
}

int16_t update_ref(int16_t oppdatert_ref){
	ref=oppdatert_ref;
     540:	90 93 c8 02 	sts	0x02C8, r25	; 0x8002c8 <ref+0x1>
     544:	80 93 c7 02 	sts	0x02C7, r24	; 0x8002c7 <ref>
	return ref;
}
     548:	08 95       	ret

0000054a <PID_alg>:

void PID_alg(int16_t ref){
     54a:	cf 92       	push	r12
     54c:	df 92       	push	r13
     54e:	ef 92       	push	r14
     550:	ff 92       	push	r15
     552:	cf 93       	push	r28
     554:	df 93       	push	r29
     556:	ec 01       	movw	r28, r24
double h=0.016;
//double Td= 0.02;
int16_t possisjon;

//beregning av possisjon gjør om 0-9200 til 0-255
possisjon = (motor_read_rotation(0)*-1);
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	ea d0       	rcall	.+468    	; 0x730 <motor_read_rotation>
     55c:	91 95       	neg	r25
     55e:	81 95       	neg	r24
     560:	91 09       	sbc	r25, r1
possisjon = possisjon * 0.027;
     562:	bc 01       	movw	r22, r24
     564:	99 0f       	add	r25, r25
     566:	88 0b       	sbc	r24, r24
     568:	99 0b       	sbc	r25, r25
     56a:	0e d4       	rcall	.+2076   	; 0xd88 <__floatsisf>
     56c:	2b e1       	ldi	r18, 0x1B	; 27
     56e:	3f e2       	ldi	r19, 0x2F	; 47
     570:	4d ed       	ldi	r20, 0xDD	; 221
     572:	5c e3       	ldi	r21, 0x3C	; 60
     574:	bd d4       	rcall	.+2426   	; 0xef0 <__mulsf3>
     576:	d5 d3       	rcall	.+1962   	; 0xd22 <__fixsfsi>

// beregner error
error = ref - possisjon;
     578:	9e 01       	movw	r18, r28
     57a:	26 1b       	sub	r18, r22
     57c:	37 0b       	sbc	r19, r23
     57e:	b9 01       	movw	r22, r18

// regulator algoritme (Regtekboka)
padrag = prev_padrag + kp*((1 + h/Ti)*error-prev_error);
     580:	07 2e       	mov	r0, r23
     582:	00 0c       	add	r0, r0
     584:	88 0b       	sbc	r24, r24
     586:	99 0b       	sbc	r25, r25
     588:	ff d3       	rcall	.+2046   	; 0xd88 <__floatsisf>
     58a:	6b 01       	movw	r12, r22
     58c:	7c 01       	movw	r14, r24
     58e:	23 e9       	ldi	r18, 0x93	; 147
     590:	38 e1       	ldi	r19, 0x18	; 24
     592:	44 e8       	ldi	r20, 0x84	; 132
     594:	5f e3       	ldi	r21, 0x3F	; 63
     596:	ac d4       	rcall	.+2392   	; 0xef0 <__mulsf3>
     598:	20 91 c3 02 	lds	r18, 0x02C3	; 0x8002c3 <prev_error>
     59c:	30 91 c4 02 	lds	r19, 0x02C4	; 0x8002c4 <prev_error+0x1>
     5a0:	40 91 c5 02 	lds	r20, 0x02C5	; 0x8002c5 <prev_error+0x2>
     5a4:	50 91 c6 02 	lds	r21, 0x02C6	; 0x8002c6 <prev_error+0x3>
     5a8:	eb d2       	rcall	.+1494   	; 0xb80 <__subsf3>
     5aa:	20 e0       	ldi	r18, 0x00	; 0
     5ac:	30 e0       	ldi	r19, 0x00	; 0
     5ae:	40 ec       	ldi	r20, 0xC0	; 192
     5b0:	5f e3       	ldi	r21, 0x3F	; 63
     5b2:	9e d4       	rcall	.+2364   	; 0xef0 <__mulsf3>
     5b4:	20 91 bb 02 	lds	r18, 0x02BB	; 0x8002bb <prev_padrag>
     5b8:	30 91 bc 02 	lds	r19, 0x02BC	; 0x8002bc <prev_padrag+0x1>
     5bc:	40 91 bd 02 	lds	r20, 0x02BD	; 0x8002bd <prev_padrag+0x2>
     5c0:	50 91 be 02 	lds	r21, 0x02BE	; 0x8002be <prev_padrag+0x3>
     5c4:	de d2       	rcall	.+1468   	; 0xb82 <__addsf3>
     5c6:	ad d3       	rcall	.+1882   	; 0xd22 <__fixsfsi>
// prøve en PID
//padrag = prev_padrag + kp*((1 + h/Ti + Td/h)*error+(-1-((2*Td)/h) )*prev_error + (Td/h)*prev_prev_error);
//printf("Padrag: %d \r\n",padrag);

//legger limit på hastighet
if(padrag>terskel){
     5c8:	c0 91 0a 02 	lds	r28, 0x020A	; 0x80020a <terskel>
     5cc:	d0 91 0b 02 	lds	r29, 0x020B	; 0x80020b <terskel+0x1>
     5d0:	c6 17       	cp	r28, r22
     5d2:	d7 07       	cpc	r29, r23
     5d4:	4c f0       	brlt	.+18     	; 0x5e8 <PID_alg+0x9e>
	padrag = terskel;}
else if(padrag<-terskel){
     5d6:	22 27       	eor	r18, r18
     5d8:	33 27       	eor	r19, r19
     5da:	2c 1b       	sub	r18, r28
     5dc:	3d 0b       	sbc	r19, r29
     5de:	eb 01       	movw	r28, r22
     5e0:	62 17       	cp	r22, r18
     5e2:	73 07       	cpc	r23, r19
     5e4:	0c f4       	brge	.+2      	; 0x5e8 <PID_alg+0x9e>
     5e6:	e9 01       	movw	r28, r18
	padrag=-terskel;}	

//velger rettning
if(padrag<0){
     5e8:	dd 23       	and	r29, r29
     5ea:	1c f4       	brge	.+6      	; 0x5f2 <PID_alg+0xa8>
	motor_set_direction(LEFT);}
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	8d d0       	rcall	.+282    	; 0x70a <motor_set_direction>
     5f0:	02 c0       	rjmp	.+4      	; 0x5f6 <PID_alg+0xac>
else{
	motor_set_direction(RIGHT);}
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	8a d0       	rcall	.+276    	; 0x70a <motor_set_direction>
	
//oppdaterer variabler
prev_prev_error=prev_error;
     5f6:	80 91 c3 02 	lds	r24, 0x02C3	; 0x8002c3 <prev_error>
     5fa:	90 91 c4 02 	lds	r25, 0x02C4	; 0x8002c4 <prev_error+0x1>
     5fe:	a0 91 c5 02 	lds	r26, 0x02C5	; 0x8002c5 <prev_error+0x2>
     602:	b0 91 c6 02 	lds	r27, 0x02C6	; 0x8002c6 <prev_error+0x3>
     606:	80 93 bf 02 	sts	0x02BF, r24	; 0x8002bf <prev_prev_error>
     60a:	90 93 c0 02 	sts	0x02C0, r25	; 0x8002c0 <prev_prev_error+0x1>
     60e:	a0 93 c1 02 	sts	0x02C1, r26	; 0x8002c1 <prev_prev_error+0x2>
     612:	b0 93 c2 02 	sts	0x02C2, r27	; 0x8002c2 <prev_prev_error+0x3>
prev_error=error;
     616:	c0 92 c3 02 	sts	0x02C3, r12	; 0x8002c3 <prev_error>
     61a:	d0 92 c4 02 	sts	0x02C4, r13	; 0x8002c4 <prev_error+0x1>
     61e:	e0 92 c5 02 	sts	0x02C5, r14	; 0x8002c5 <prev_error+0x2>
     622:	f0 92 c6 02 	sts	0x02C6, r15	; 0x8002c6 <prev_error+0x3>
prev_padrag=padrag;
     626:	be 01       	movw	r22, r28
     628:	0d 2e       	mov	r0, r29
     62a:	00 0c       	add	r0, r0
     62c:	88 0b       	sbc	r24, r24
     62e:	99 0b       	sbc	r25, r25
     630:	ab d3       	rcall	.+1878   	; 0xd88 <__floatsisf>
     632:	60 93 bb 02 	sts	0x02BB, r22	; 0x8002bb <prev_padrag>
     636:	70 93 bc 02 	sts	0x02BC, r23	; 0x8002bc <prev_padrag+0x1>
     63a:	80 93 bd 02 	sts	0x02BD, r24	; 0x8002bd <prev_padrag+0x2>
     63e:	90 93 be 02 	sts	0x02BE, r25	; 0x8002be <prev_padrag+0x3>

// setter ut padraget
padrag=abs(padrag);
     642:	ce 01       	movw	r24, r28
     644:	dd 23       	and	r29, r29
     646:	24 f4       	brge	.+8      	; 0x650 <PID_alg+0x106>
     648:	88 27       	eor	r24, r24
     64a:	99 27       	eor	r25, r25
     64c:	8c 1b       	sub	r24, r28
     64e:	9d 0b       	sbc	r25, r29
motor_set_speed(padrag);
     650:	6d d0       	rcall	.+218    	; 0x72c <motor_set_speed>
}
     652:	df 91       	pop	r29
     654:	cf 91       	pop	r28
     656:	ff 90       	pop	r15
     658:	ef 90       	pop	r14
     65a:	df 90       	pop	r13
     65c:	cf 90       	pop	r12
     65e:	08 95       	ret

00000660 <__vector_15>:
int16_t prev_ref_update;
int16_t terskel = 150;



ISR(TIMER2_OVF_vect){
     660:	1f 92       	push	r1
     662:	0f 92       	push	r0
     664:	0f b6       	in	r0, 0x3f	; 63
     666:	0f 92       	push	r0
     668:	11 24       	eor	r1, r1
     66a:	0b b6       	in	r0, 0x3b	; 59
     66c:	0f 92       	push	r0
     66e:	2f 93       	push	r18
     670:	3f 93       	push	r19
     672:	4f 93       	push	r20
     674:	5f 93       	push	r21
     676:	6f 93       	push	r22
     678:	7f 93       	push	r23
     67a:	8f 93       	push	r24
     67c:	9f 93       	push	r25
     67e:	af 93       	push	r26
     680:	bf 93       	push	r27
     682:	ef 93       	push	r30
     684:	ff 93       	push	r31
	PID_alg(ref);
     686:	80 91 c7 02 	lds	r24, 0x02C7	; 0x8002c7 <ref>
     68a:	90 91 c8 02 	lds	r25, 0x02C8	; 0x8002c8 <ref+0x1>
     68e:	5d df       	rcall	.-326    	; 0x54a <PID_alg>
}
     690:	ff 91       	pop	r31
     692:	ef 91       	pop	r30
     694:	bf 91       	pop	r27
     696:	af 91       	pop	r26
     698:	9f 91       	pop	r25
     69a:	8f 91       	pop	r24
     69c:	7f 91       	pop	r23
     69e:	6f 91       	pop	r22
     6a0:	5f 91       	pop	r21
     6a2:	4f 91       	pop	r20
     6a4:	3f 91       	pop	r19
     6a6:	2f 91       	pop	r18
     6a8:	0f 90       	pop	r0
     6aa:	0b be       	out	0x3b, r0	; 59
     6ac:	0f 90       	pop	r0
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	0f 90       	pop	r0
     6b2:	1f 90       	pop	r1
     6b4:	18 95       	reti

000006b6 <PID_diff>:
padrag=abs(padrag);
motor_set_speed(padrag);
}

void PID_diff(vanskelighetsgrad_t vanskelighetsgrad){
	switch (vanskelighetsgrad){
     6b6:	81 30       	cpi	r24, 0x01	; 1
     6b8:	59 f0       	breq	.+22     	; 0x6d0 <PID_diff+0x1a>
     6ba:	18 f0       	brcs	.+6      	; 0x6c2 <PID_diff+0xc>
     6bc:	82 30       	cpi	r24, 0x02	; 2
     6be:	79 f0       	breq	.+30     	; 0x6de <PID_diff+0x28>
     6c0:	08 95       	ret
		case EASY:
				terskel=150;
     6c2:	86 e9       	ldi	r24, 0x96	; 150
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <terskel+0x1>
     6ca:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <terskel>
				break;
     6ce:	08 95       	ret
		case MEDIUM:
				terskel=200;
     6d0:	88 ec       	ldi	r24, 0xC8	; 200
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <terskel+0x1>
     6d8:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <terskel>
				break;
     6dc:	08 95       	ret
		case HARD:
				terskel=255;
     6de:	8f ef       	ldi	r24, 0xFF	; 255
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <terskel+0x1>
     6e6:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <terskel>
     6ea:	08 95       	ret

000006ec <motor_reset_encoder>:
// 	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     6ec:	e2 e0       	ldi	r30, 0x02	; 2
     6ee:	f1 e0       	ldi	r31, 0x01	; 1
     6f0:	80 81       	ld	r24, Z
     6f2:	8f 7b       	andi	r24, 0xBF	; 191
     6f4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6f6:	8f e1       	ldi	r24, 0x1F	; 31
     6f8:	93 e0       	ldi	r25, 0x03	; 3
     6fa:	01 97       	sbiw	r24, 0x01	; 1
     6fc:	f1 f7       	brne	.-4      	; 0x6fa <motor_reset_encoder+0xe>
     6fe:	00 c0       	rjmp	.+0      	; 0x700 <motor_reset_encoder+0x14>
     700:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     702:	80 81       	ld	r24, Z
     704:	80 64       	ori	r24, 0x40	; 64
     706:	80 83       	st	Z, r24
     708:	08 95       	ret

0000070a <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     70a:	88 23       	and	r24, r24
     70c:	19 f0       	breq	.+6      	; 0x714 <motor_set_direction+0xa>
     70e:	81 30       	cpi	r24, 0x01	; 1
     710:	39 f0       	breq	.+14     	; 0x720 <motor_set_direction+0x16>
     712:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     714:	e2 e0       	ldi	r30, 0x02	; 2
     716:	f1 e0       	ldi	r31, 0x01	; 1
     718:	80 81       	ld	r24, Z
     71a:	8d 7f       	andi	r24, 0xFD	; 253
     71c:	80 83       	st	Z, r24
			break;
     71e:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     720:	e2 e0       	ldi	r30, 0x02	; 2
     722:	f1 e0       	ldi	r31, 0x01	; 1
     724:	80 81       	ld	r24, Z
     726:	82 60       	ori	r24, 0x02	; 2
     728:	80 83       	st	Z, r24
     72a:	08 95       	ret

0000072c <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     72c:	ba cd       	rjmp	.-1164   	; 0x2a2 <DAC_send>
     72e:	08 95       	ret

00000730 <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     730:	cf 93       	push	r28
     732:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     734:	e2 e0       	ldi	r30, 0x02	; 2
     736:	f1 e0       	ldi	r31, 0x01	; 1
     738:	90 81       	ld	r25, Z
     73a:	9f 7d       	andi	r25, 0xDF	; 223
     73c:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     73e:	90 81       	ld	r25, Z
     740:	98 60       	ori	r25, 0x08	; 8
     742:	90 83       	st	Z, r25
     744:	af ee       	ldi	r26, 0xEF	; 239
     746:	b0 e0       	ldi	r27, 0x00	; 0
     748:	11 97       	sbiw	r26, 0x01	; 1
     74a:	f1 f7       	brne	.-4      	; 0x748 <motor_read_rotation+0x18>
     74c:	00 c0       	rjmp	.+0      	; 0x74e <motor_read_rotation+0x1e>
     74e:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     750:	a6 e0       	ldi	r26, 0x06	; 6
     752:	b1 e0       	ldi	r27, 0x01	; 1
     754:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     756:	90 81       	ld	r25, Z
     758:	97 7f       	andi	r25, 0xF7	; 247
     75a:	90 83       	st	Z, r25
     75c:	ef ee       	ldi	r30, 0xEF	; 239
     75e:	f0 e0       	ldi	r31, 0x00	; 0
     760:	31 97       	sbiw	r30, 0x01	; 1
     762:	f1 f7       	brne	.-4      	; 0x760 <motor_read_rotation+0x30>
     764:	00 c0       	rjmp	.+0      	; 0x766 <motor_read_rotation+0x36>
     766:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     768:	dc 91       	ld	r29, X
	if (reset_flag) {
     76a:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     76c:	bf df       	rcall	.-130    	; 0x6ec <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     76e:	e2 e0       	ldi	r30, 0x02	; 2
     770:	f1 e0       	ldi	r31, 0x01	; 1
     772:	80 81       	ld	r24, Z
     774:	80 62       	ori	r24, 0x20	; 32
     776:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     778:	8c 2f       	mov	r24, r28
     77a:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     77c:	9d 2b       	or	r25, r29
     77e:	df 91       	pop	r29
     780:	cf 91       	pop	r28
     782:	08 95       	ret

00000784 <motor_calibrate>:

void motor_calibrate() {
     784:	cf 93       	push	r28
     786:	df 93       	push	r29
	motor_set_direction(LEFT);
     788:	80 e0       	ldi	r24, 0x00	; 0
     78a:	bf df       	rcall	.-130    	; 0x70a <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     78c:	84 e6       	ldi	r24, 0x64	; 100
     78e:	89 dd       	rcall	.-1262   	; 0x2a2 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     790:	80 e0       	ldi	r24, 0x00	; 0
     792:	ce df       	rcall	.-100    	; 0x730 <motor_read_rotation>
     794:	ec 01       	movw	r28, r24
     796:	01 c0       	rjmp	.+2      	; 0x79a <motor_calibrate+0x16>
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
     798:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     79a:	2f ef       	ldi	r18, 0xFF	; 255
     79c:	81 ee       	ldi	r24, 0xE1	; 225
     79e:	94 e0       	ldi	r25, 0x04	; 4
     7a0:	21 50       	subi	r18, 0x01	; 1
     7a2:	80 40       	sbci	r24, 0x00	; 0
     7a4:	90 40       	sbci	r25, 0x00	; 0
     7a6:	e1 f7       	brne	.-8      	; 0x7a0 <motor_calibrate+0x1c>
     7a8:	00 c0       	rjmp	.+0      	; 0x7aa <motor_calibrate+0x26>
     7aa:	00 00       	nop
     7ac:	80 e0       	ldi	r24, 0x00	; 0
     7ae:	c0 df       	rcall	.-128    	; 0x730 <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     7b0:	8c 17       	cp	r24, r28
     7b2:	9d 07       	cpc	r25, r29
     7b4:	89 f7       	brne	.-30     	; 0x798 <motor_calibrate+0x14>
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     7b6:	9a df       	rcall	.-204    	; 0x6ec <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     7b8:	80 e0       	ldi	r24, 0x00	; 0
     7ba:	73 dd       	rcall	.-1306   	; 0x2a2 <DAC_send>
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     7bc:	df 91       	pop	r29
     7be:	cf 91       	pop	r28
     7c0:	08 95       	ret

000007c2 <motor_init>:
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     7c2:	e1 e0       	ldi	r30, 0x01	; 1
     7c4:	f1 e0       	ldi	r31, 0x01	; 1
     7c6:	80 81       	ld	r24, Z
     7c8:	80 61       	ori	r24, 0x10	; 16
     7ca:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     7cc:	a2 e0       	ldi	r26, 0x02	; 2
     7ce:	b1 e0       	ldi	r27, 0x01	; 1
     7d0:	8c 91       	ld	r24, X
     7d2:	80 61       	ori	r24, 0x10	; 16
     7d4:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     7d6:	80 81       	ld	r24, Z
     7d8:	82 60       	ori	r24, 0x02	; 2
     7da:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     7dc:	80 81       	ld	r24, Z
     7de:	80 62       	ori	r24, 0x20	; 32
     7e0:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     7e2:	80 81       	ld	r24, Z
     7e4:	88 60       	ori	r24, 0x08	; 8
     7e6:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     7e8:	80 81       	ld	r24, Z
     7ea:	80 64       	ori	r24, 0x40	; 64
     7ec:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     7ee:	7e df       	rcall	.-260    	; 0x6ec <motor_reset_encoder>
// 	clear_bit(DDRK, PK4);
// 	clear_bit(DDRK, PK5);
// 	clear_bit(DDRK, PK6);
// 	clear_bit(DDRK, PK7);
// 	
	motor_calibrate();
     7f0:	c9 cf       	rjmp	.-110    	; 0x784 <motor_calibrate>
     7f2:	08 95       	ret

000007f4 <servo_init>:
#include <stdint.h>
#include <stdio.h>
#include "TIMER.h"


void servo_init(unsigned long clock_speed){
     7f4:	9b 01       	movw	r18, r22
     7f6:	ac 01       	movw	r20, r24
		float period_sec = 0.02;
		PWM_init(period_sec, clock_speed);
     7f8:	6a e0       	ldi	r22, 0x0A	; 10
     7fa:	77 ed       	ldi	r23, 0xD7	; 215
     7fc:	83 ea       	ldi	r24, 0xA3	; 163
     7fe:	9c e3       	ldi	r25, 0x3C	; 60
     800:	9a d0       	rcall	.+308    	; 0x936 <PWM_init>
		PWM_pulse(0.0015);
     802:	66 ea       	ldi	r22, 0xA6	; 166
     804:	7b e9       	ldi	r23, 0x9B	; 155
     806:	84 ec       	ldi	r24, 0xC4	; 196
     808:	9a e3       	ldi	r25, 0x3A	; 58
     80a:	b3 c0       	rjmp	.+358    	; 0x972 <PWM_pulse>
     80c:	08 95       	ret

0000080e <set_servo>:
}

void set_servo(int servo_rettning){
     80e:	cf 92       	push	r12
     810:	df 92       	push	r13
     812:	ef 92       	push	r14
     814:	ff 92       	push	r15
		float min_pw = 0.0009;
		float max_pw = 0.0021;
		
		float dir = (float)servo_rettning;
     816:	bc 01       	movw	r22, r24
     818:	99 0f       	add	r25, r25
     81a:	88 0b       	sbc	r24, r24
     81c:	99 0b       	sbc	r25, r25
     81e:	b4 d2       	rcall	.+1384   	; 0xd88 <__floatsisf>
		
		float servo_pw = dir/200000+0.0015;
     820:	20 e0       	ldi	r18, 0x00	; 0
     822:	30 e5       	ldi	r19, 0x50	; 80
     824:	43 e4       	ldi	r20, 0x43	; 67
     826:	58 e4       	ldi	r21, 0x48	; 72
     828:	14 d2       	rcall	.+1064   	; 0xc52 <__divsf3>
     82a:	26 ea       	ldi	r18, 0xA6	; 166
     82c:	3b e9       	ldi	r19, 0x9B	; 155
     82e:	44 ec       	ldi	r20, 0xC4	; 196
     830:	5a e3       	ldi	r21, 0x3A	; 58
     832:	a7 d1       	rcall	.+846    	; 0xb82 <__addsf3>
     834:	6b 01       	movw	r12, r22
     836:	7c 01       	movw	r14, r24
		
		if (servo_pw < min_pw) {
     838:	2a ef       	ldi	r18, 0xFA	; 250
     83a:	3d ee       	ldi	r19, 0xED	; 237
     83c:	4b e6       	ldi	r20, 0x6B	; 107
     83e:	5a e3       	ldi	r21, 0x3A	; 58
     840:	04 d2       	rcall	.+1032   	; 0xc4a <__cmpsf2>
     842:	88 23       	and	r24, r24
     844:	a4 f0       	brlt	.+40     	; 0x86e <set_servo+0x60>
			servo_pw = min_pw;
		}
		if (servo_pw > max_pw) {
     846:	27 e2       	ldi	r18, 0x27	; 39
     848:	30 ea       	ldi	r19, 0xA0	; 160
     84a:	49 e0       	ldi	r20, 0x09	; 9
     84c:	5b e3       	ldi	r21, 0x3B	; 59
     84e:	c7 01       	movw	r24, r14
     850:	b6 01       	movw	r22, r12
     852:	4a d3       	rcall	.+1684   	; 0xee8 <__gesf2>
     854:	18 16       	cp	r1, r24
     856:	ac f4       	brge	.+42     	; 0x882 <set_servo+0x74>
			servo_pw = max_pw;
     858:	0f 2e       	mov	r0, r31
     85a:	f7 e2       	ldi	r31, 0x27	; 39
     85c:	cf 2e       	mov	r12, r31
     85e:	f0 ea       	ldi	r31, 0xA0	; 160
     860:	df 2e       	mov	r13, r31
     862:	f9 e0       	ldi	r31, 0x09	; 9
     864:	ef 2e       	mov	r14, r31
     866:	fb e3       	ldi	r31, 0x3B	; 59
     868:	ff 2e       	mov	r15, r31
     86a:	f0 2d       	mov	r31, r0
     86c:	0a c0       	rjmp	.+20     	; 0x882 <set_servo+0x74>
		float dir = (float)servo_rettning;
		
		float servo_pw = dir/200000+0.0015;
		
		if (servo_pw < min_pw) {
			servo_pw = min_pw;
     86e:	0f 2e       	mov	r0, r31
     870:	fa ef       	ldi	r31, 0xFA	; 250
     872:	cf 2e       	mov	r12, r31
     874:	fd ee       	ldi	r31, 0xED	; 237
     876:	df 2e       	mov	r13, r31
     878:	fb e6       	ldi	r31, 0x6B	; 107
     87a:	ef 2e       	mov	r14, r31
     87c:	fa e3       	ldi	r31, 0x3A	; 58
     87e:	ff 2e       	mov	r15, r31
     880:	f0 2d       	mov	r31, r0
		}
		if (servo_pw > max_pw) {
			servo_pw = max_pw;
		}
		
		PWM_pulse(servo_pw);
     882:	c7 01       	movw	r24, r14
     884:	b6 01       	movw	r22, r12
     886:	75 d0       	rcall	.+234    	; 0x972 <PWM_pulse>
	
}
     888:	ff 90       	pop	r15
     88a:	ef 90       	pop	r14
     88c:	df 90       	pop	r13
     88e:	cf 90       	pop	r12
     890:	08 95       	ret

00000892 <sol_init>:
//Driver that sets up the output pin on NODE 2, that is used to trigger the solenoid.
//If PB6 is low, the solenoid will "shot out" for 20ms.

void sol_init(){
		// Set pin 12 to output
		set_bit(DDRB, PB6);
     892:	26 9a       	sbi	0x04, 6	; 4
		set_bit(PORTB, PB6);
     894:	2e 9a       	sbi	0x05, 6	; 5
     896:	08 95       	ret

00000898 <sol_shoot>:
}

void sol_shoot(int8_t shoot){
	if(shoot==0){
     898:	81 11       	cpse	r24, r1
     89a:	0f c0       	rjmp	.+30     	; 0x8ba <sol_shoot+0x22>
		if(shoot!=prev_shoot){
     89c:	90 91 0c 02 	lds	r25, 0x020C	; 0x80020c <prev_shoot>
     8a0:	99 23       	and	r25, r25
     8a2:	59 f0       	breq	.+22     	; 0x8ba <sol_shoot+0x22>
			clear_bit(PORTB,PB6);
     8a4:	2e 98       	cbi	0x05, 6	; 5
     8a6:	2f ef       	ldi	r18, 0xFF	; 255
     8a8:	39 ef       	ldi	r19, 0xF9	; 249
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	21 50       	subi	r18, 0x01	; 1
     8ae:	30 40       	sbci	r19, 0x00	; 0
     8b0:	90 40       	sbci	r25, 0x00	; 0
     8b2:	e1 f7       	brne	.-8      	; 0x8ac <sol_shoot+0x14>
     8b4:	00 c0       	rjmp	.+0      	; 0x8b6 <sol_shoot+0x1e>
     8b6:	00 00       	nop
			_delay_ms(20);
			set_bit(PORTB,PB6);
     8b8:	2e 9a       	sbi	0x05, 6	; 5
		}
	}
	prev_shoot=shoot;
     8ba:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <prev_shoot>
     8be:	08 95       	ret

000008c0 <SPI_init>:
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     8c0:	84 b1       	in	r24, 0x04	; 4
     8c2:	87 68       	ori	r24, 0x87	; 135
     8c4:	84 b9       	out	0x04, r24	; 4
     8c6:	23 98       	cbi	0x04, 3	; 4
     8c8:	81 e5       	ldi	r24, 0x51	; 81
     8ca:	8c bd       	out	0x2c, r24	; 44
     8cc:	08 95       	ret

000008ce <SPI_send>:
     8ce:	8e bd       	out	0x2e, r24	; 46
     8d0:	0d b4       	in	r0, 0x2d	; 45
     8d2:	07 fe       	sbrs	r0, 7
     8d4:	fd cf       	rjmp	.-6      	; 0x8d0 <SPI_send+0x2>
     8d6:	8e b5       	in	r24, 0x2e	; 46
     8d8:	08 95       	ret

000008da <SPI_set_ss>:


void SPI_set_ss( int select )
{
	if (select == 1){
     8da:	81 30       	cpi	r24, 0x01	; 1
     8dc:	91 05       	cpc	r25, r1
     8de:	11 f4       	brne	.+4      	; 0x8e4 <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     8e0:	2f 9a       	sbi	0x05, 7	; 5
     8e2:	08 95       	ret
	}
	else if (select == 0){
     8e4:	89 2b       	or	r24, r25
     8e6:	09 f4       	brne	.+2      	; 0x8ea <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     8e8:	2f 98       	cbi	0x05, 7	; 5
     8ea:	08 95       	ret

000008ec <PWM_set_periode>:
	 DDRB |=(1<<PB5);
	 
	 
}

void PWM_set_periode(float sec){
     8ec:	cf 92       	push	r12
     8ee:	df 92       	push	r13
     8f0:	ef 92       	push	r14
     8f2:	ff 92       	push	r15
     8f4:	6b 01       	movw	r12, r22
     8f6:	7c 01       	movw	r14, r24
		// Bestemmer at vi skal sette periodetid uten prescaler. table 17-6
		TCCR1B |= (1<<CS12) |(0<<CS11) | (0<<CS10);
     8f8:	e1 e8       	ldi	r30, 0x81	; 129
     8fa:	f0 e0       	ldi	r31, 0x00	; 0
     8fc:	80 81       	ld	r24, Z
     8fe:	84 60       	ori	r24, 0x04	; 4
     900:	80 83       	st	Z, r24
		
		// Set period to 20 ms (prescaler 256)
		uint16_t period = pwm_timer_freq*sec - 0.5;
     902:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <pwm_timer_freq>
     906:	90 91 ca 02 	lds	r25, 0x02CA	; 0x8002ca <pwm_timer_freq+0x1>
     90a:	bc 01       	movw	r22, r24
     90c:	80 e0       	ldi	r24, 0x00	; 0
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	39 d2       	rcall	.+1138   	; 0xd84 <__floatunsisf>
     912:	a7 01       	movw	r20, r14
     914:	96 01       	movw	r18, r12
     916:	ec d2       	rcall	.+1496   	; 0xef0 <__mulsf3>
     918:	20 e0       	ldi	r18, 0x00	; 0
     91a:	30 e0       	ldi	r19, 0x00	; 0
     91c:	40 e0       	ldi	r20, 0x00	; 0
     91e:	5f e3       	ldi	r21, 0x3F	; 63
     920:	2f d1       	rcall	.+606    	; 0xb80 <__subsf3>
     922:	04 d2       	rcall	.+1032   	; 0xd2c <__fixunssfsi>
		ICR1 = period;
     924:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     928:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	
}
     92c:	ff 90       	pop	r15
     92e:	ef 90       	pop	r14
     930:	df 90       	pop	r13
     932:	cf 90       	pop	r12
     934:	08 95       	ret

00000936 <PWM_init>:
uint16_t pulse;




void PWM_init(float periode_sek, unsigned long klokkefrekvens){
     936:	0f 93       	push	r16
     938:	1f 93       	push	r17
     93a:	cf 93       	push	r28
	
	uint16_t prescaler = 256;
	
	// Hva gjøre egentlig disse? Table 17-2 mode 4
	// Disse må velges for å sette fast pwm
	 TCCR1A |= (1<<WGM11) | (0<<WGM10);
     93c:	e0 e8       	ldi	r30, 0x80	; 128
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	a0 81       	ld	r26, Z
     942:	a2 60       	ori	r26, 0x02	; 2
     944:	a0 83       	st	Z, r26
	 TCCR1B |= (1<<WGM12) | (1<<WGM13);
     946:	a1 e8       	ldi	r26, 0x81	; 129
     948:	b0 e0       	ldi	r27, 0x00	; 0
     94a:	cc 91       	ld	r28, X
     94c:	c8 61       	ori	r28, 0x18	; 24
     94e:	cc 93       	st	X, r28
	 
	 // ok what now?
	 TCCR1A |= (1<<COM1A1) | (0<<COM1A0);
     950:	a0 81       	ld	r26, Z
     952:	a0 68       	ori	r26, 0x80	; 128
     954:	a0 83       	st	Z, r26
	 
	 pwm_timer_freq=(uint32_t)klokkefrekvens/prescaler;
     956:	03 2f       	mov	r16, r19
     958:	14 2f       	mov	r17, r20
     95a:	25 2f       	mov	r18, r21
     95c:	33 27       	eor	r19, r19
     95e:	10 93 ca 02 	sts	0x02CA, r17	; 0x8002ca <pwm_timer_freq+0x1>
     962:	00 93 c9 02 	sts	0x02C9, r16	; 0x8002c9 <pwm_timer_freq>
	 PWM_set_periode(periode_sek);
     966:	c2 df       	rcall	.-124    	; 0x8ec <PWM_set_periode>
	 
	 DDRB |=(1<<PB5);
     968:	25 9a       	sbi	0x04, 5	; 4
	 
	 
}
     96a:	cf 91       	pop	r28
     96c:	1f 91       	pop	r17
     96e:	0f 91       	pop	r16
     970:	08 95       	ret

00000972 <PWM_pulse>:
		uint16_t period = pwm_timer_freq*sec - 0.5;
		ICR1 = period;
	
}

void PWM_pulse(float sec){
     972:	cf 92       	push	r12
     974:	df 92       	push	r13
     976:	ef 92       	push	r14
     978:	ff 92       	push	r15
     97a:	6b 01       	movw	r12, r22
     97c:	7c 01       	movw	r14, r24
	
		pulse = pwm_timer_freq*sec - 0.5;
     97e:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <pwm_timer_freq>
     982:	90 91 ca 02 	lds	r25, 0x02CA	; 0x8002ca <pwm_timer_freq+0x1>
     986:	bc 01       	movw	r22, r24
     988:	80 e0       	ldi	r24, 0x00	; 0
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	fb d1       	rcall	.+1014   	; 0xd84 <__floatunsisf>
     98e:	a7 01       	movw	r20, r14
     990:	96 01       	movw	r18, r12
     992:	ae d2       	rcall	.+1372   	; 0xef0 <__mulsf3>
     994:	20 e0       	ldi	r18, 0x00	; 0
     996:	30 e0       	ldi	r19, 0x00	; 0
     998:	40 e0       	ldi	r20, 0x00	; 0
     99a:	5f e3       	ldi	r21, 0x3F	; 63
     99c:	f1 d0       	rcall	.+482    	; 0xb80 <__subsf3>
     99e:	c6 d1       	rcall	.+908    	; 0xd2c <__fixunssfsi>
     9a0:	70 93 f6 02 	sts	0x02F6, r23	; 0x8002f6 <pulse+0x1>
     9a4:	60 93 f5 02 	sts	0x02F5, r22	; 0x8002f5 <pulse>
		OCR1A = pulse;
     9a8:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     9ac:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     9b0:	ff 90       	pop	r15
     9b2:	ef 90       	pop	r14
     9b4:	df 90       	pop	r13
     9b6:	cf 90       	pop	r12
     9b8:	08 95       	ret

000009ba <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     9ba:	8c e0       	ldi	r24, 0x0C	; 12
     9bc:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     9c0:	8f ef       	ldi	r24, 0xFF	; 255
     9c2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     9c6:	84 e0       	ldi	r24, 0x04	; 4
     9c8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     9cc:	08 95       	ret

000009ce <TWI_Start_Transceiver_With_Data>:
     9ce:	cf 93       	push	r28
     9d0:	df 93       	push	r29
     9d2:	ec 01       	movw	r28, r24
     9d4:	ec eb       	ldi	r30, 0xBC	; 188
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	90 81       	ld	r25, Z
     9da:	90 fd       	sbrc	r25, 0
     9dc:	fd cf       	rjmp	.-6      	; 0x9d8 <TWI_Start_Transceiver_With_Data+0xa>
     9de:	60 93 cd 02 	sts	0x02CD, r22	; 0x8002cd <TWI_msgSize>
     9e2:	98 81       	ld	r25, Y
     9e4:	90 93 ce 02 	sts	0x02CE, r25	; 0x8002ce <TWI_buf>
     9e8:	90 fd       	sbrc	r25, 0
     9ea:	13 c0       	rjmp	.+38     	; 0xa12 <TWI_Start_Transceiver_With_Data+0x44>
     9ec:	62 30       	cpi	r22, 0x02	; 2
     9ee:	88 f0       	brcs	.+34     	; 0xa12 <TWI_Start_Transceiver_With_Data+0x44>
     9f0:	fe 01       	movw	r30, r28
     9f2:	31 96       	adiw	r30, 0x01	; 1
     9f4:	af ec       	ldi	r26, 0xCF	; 207
     9f6:	b2 e0       	ldi	r27, 0x02	; 2
     9f8:	62 50       	subi	r22, 0x02	; 2
     9fa:	26 2f       	mov	r18, r22
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	2e 5f       	subi	r18, 0xFE	; 254
     a00:	3f 4f       	sbci	r19, 0xFF	; 255
     a02:	ce 01       	movw	r24, r28
     a04:	82 0f       	add	r24, r18
     a06:	93 1f       	adc	r25, r19
     a08:	21 91       	ld	r18, Z+
     a0a:	2d 93       	st	X+, r18
     a0c:	e8 17       	cp	r30, r24
     a0e:	f9 07       	cpc	r31, r25
     a10:	d9 f7       	brne	.-10     	; 0xa08 <TWI_Start_Transceiver_With_Data+0x3a>
     a12:	10 92 cc 02 	sts	0x02CC, r1	; 0x8002cc <TWI_statusReg>
     a16:	88 ef       	ldi	r24, 0xF8	; 248
     a18:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <TWI_state>
     a1c:	85 ea       	ldi	r24, 0xA5	; 165
     a1e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a28:	1f 92       	push	r1
     a2a:	0f 92       	push	r0
     a2c:	0f b6       	in	r0, 0x3f	; 63
     a2e:	0f 92       	push	r0
     a30:	11 24       	eor	r1, r1
     a32:	0b b6       	in	r0, 0x3b	; 59
     a34:	0f 92       	push	r0
     a36:	2f 93       	push	r18
     a38:	3f 93       	push	r19
     a3a:	8f 93       	push	r24
     a3c:	9f 93       	push	r25
     a3e:	af 93       	push	r26
     a40:	bf 93       	push	r27
     a42:	ef 93       	push	r30
     a44:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     a46:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     a4a:	8e 2f       	mov	r24, r30
     a4c:	90 e0       	ldi	r25, 0x00	; 0
     a4e:	fc 01       	movw	r30, r24
     a50:	38 97       	sbiw	r30, 0x08	; 8
     a52:	e1 35       	cpi	r30, 0x51	; 81
     a54:	f1 05       	cpc	r31, r1
     a56:	08 f0       	brcs	.+2      	; 0xa5a <__vector_39+0x32>
     a58:	57 c0       	rjmp	.+174    	; 0xb08 <__vector_39+0xe0>
     a5a:	88 27       	eor	r24, r24
     a5c:	ee 58       	subi	r30, 0x8E	; 142
     a5e:	ff 4f       	sbci	r31, 0xFF	; 255
     a60:	8f 4f       	sbci	r24, 0xFF	; 255
     a62:	a9 c2       	rjmp	.+1362   	; 0xfb6 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a64:	10 92 cb 02 	sts	0x02CB, r1	; 0x8002cb <TWI_bufPtr.1553>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     a68:	e0 91 cb 02 	lds	r30, 0x02CB	; 0x8002cb <TWI_bufPtr.1553>
     a6c:	80 91 cd 02 	lds	r24, 0x02CD	; 0x8002cd <TWI_msgSize>
     a70:	e8 17       	cp	r30, r24
     a72:	70 f4       	brcc	.+28     	; 0xa90 <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	8e 0f       	add	r24, r30
     a78:	80 93 cb 02 	sts	0x02CB, r24	; 0x8002cb <TWI_bufPtr.1553>
     a7c:	f0 e0       	ldi	r31, 0x00	; 0
     a7e:	e2 53       	subi	r30, 0x32	; 50
     a80:	fd 4f       	sbci	r31, 0xFD	; 253
     a82:	80 81       	ld	r24, Z
     a84:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a88:	85 e8       	ldi	r24, 0x85	; 133
     a8a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a8e:	43 c0       	rjmp	.+134    	; 0xb16 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     a90:	80 91 cc 02 	lds	r24, 0x02CC	; 0x8002cc <TWI_statusReg>
     a94:	81 60       	ori	r24, 0x01	; 1
     a96:	80 93 cc 02 	sts	0x02CC, r24	; 0x8002cc <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a9a:	84 e9       	ldi	r24, 0x94	; 148
     a9c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     aa0:	3a c0       	rjmp	.+116    	; 0xb16 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     aa2:	e0 91 cb 02 	lds	r30, 0x02CB	; 0x8002cb <TWI_bufPtr.1553>
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	8e 0f       	add	r24, r30
     aaa:	80 93 cb 02 	sts	0x02CB, r24	; 0x8002cb <TWI_bufPtr.1553>
     aae:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ab2:	f0 e0       	ldi	r31, 0x00	; 0
     ab4:	e2 53       	subi	r30, 0x32	; 50
     ab6:	fd 4f       	sbci	r31, 0xFD	; 253
     ab8:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     aba:	20 91 cb 02 	lds	r18, 0x02CB	; 0x8002cb <TWI_bufPtr.1553>
     abe:	30 e0       	ldi	r19, 0x00	; 0
     ac0:	80 91 cd 02 	lds	r24, 0x02CD	; 0x8002cd <TWI_msgSize>
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	01 97       	sbiw	r24, 0x01	; 1
     ac8:	28 17       	cp	r18, r24
     aca:	39 07       	cpc	r19, r25
     acc:	24 f4       	brge	.+8      	; 0xad6 <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ace:	85 ec       	ldi	r24, 0xC5	; 197
     ad0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ad4:	20 c0       	rjmp	.+64     	; 0xb16 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ad6:	85 e8       	ldi	r24, 0x85	; 133
     ad8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     adc:	1c c0       	rjmp	.+56     	; 0xb16 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     ade:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ae2:	e0 91 cb 02 	lds	r30, 0x02CB	; 0x8002cb <TWI_bufPtr.1553>
     ae6:	f0 e0       	ldi	r31, 0x00	; 0
     ae8:	e2 53       	subi	r30, 0x32	; 50
     aea:	fd 4f       	sbci	r31, 0xFD	; 253
     aec:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     aee:	80 91 cc 02 	lds	r24, 0x02CC	; 0x8002cc <TWI_statusReg>
     af2:	81 60       	ori	r24, 0x01	; 1
     af4:	80 93 cc 02 	sts	0x02CC, r24	; 0x8002cc <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     af8:	84 e9       	ldi	r24, 0x94	; 148
     afa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     afe:	0b c0       	rjmp	.+22     	; 0xb16 <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b00:	85 ea       	ldi	r24, 0xA5	; 165
     b02:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     b06:	07 c0       	rjmp	.+14     	; 0xb16 <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b08:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     b0c:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b10:	84 e0       	ldi	r24, 0x04	; 4
     b12:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     b16:	ff 91       	pop	r31
     b18:	ef 91       	pop	r30
     b1a:	bf 91       	pop	r27
     b1c:	af 91       	pop	r26
     b1e:	9f 91       	pop	r25
     b20:	8f 91       	pop	r24
     b22:	3f 91       	pop	r19
     b24:	2f 91       	pop	r18
     b26:	0f 90       	pop	r0
     b28:	0b be       	out	0x3b, r0	; 59
     b2a:	0f 90       	pop	r0
     b2c:	0f be       	out	0x3f, r0	; 63
     b2e:	0f 90       	pop	r0
     b30:	1f 90       	pop	r1
     b32:	18 95       	reti

00000b34 <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     b34:	e0 ec       	ldi	r30, 0xC0	; 192
     b36:	f0 e0       	ldi	r31, 0x00	; 0
     b38:	90 81       	ld	r25, Z
     b3a:	95 ff       	sbrs	r25, 5
     b3c:	fd cf       	rjmp	.-6      	; 0xb38 <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     b3e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     b42:	80 e0       	ldi	r24, 0x00	; 0
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	08 95       	ret

00000b48 <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     b48:	e0 ec       	ldi	r30, 0xC0	; 192
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	80 81       	ld	r24, Z
     b4e:	88 23       	and	r24, r24
     b50:	ec f7       	brge	.-6      	; 0xb4c <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     b52:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	08 95       	ret

00000b5a <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     b5a:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     b5e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     b62:	88 e1       	ldi	r24, 0x18	; 24
     b64:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     b68:	e2 ec       	ldi	r30, 0xC2	; 194
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	88 e0       	ldi	r24, 0x08	; 8
     b6e:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     b70:	86 e0       	ldi	r24, 0x06	; 6
     b72:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     b74:	64 ea       	ldi	r22, 0xA4	; 164
     b76:	75 e0       	ldi	r23, 0x05	; 5
     b78:	8a e9       	ldi	r24, 0x9A	; 154
     b7a:	95 e0       	ldi	r25, 0x05	; 5
     b7c:	24 c2       	rjmp	.+1096   	; 0xfc6 <fdevopen>
     b7e:	08 95       	ret

00000b80 <__subsf3>:
     b80:	50 58       	subi	r21, 0x80	; 128

00000b82 <__addsf3>:
     b82:	bb 27       	eor	r27, r27
     b84:	aa 27       	eor	r26, r26
     b86:	0e d0       	rcall	.+28     	; 0xba4 <__addsf3x>
     b88:	75 c1       	rjmp	.+746    	; 0xe74 <__fp_round>
     b8a:	66 d1       	rcall	.+716    	; 0xe58 <__fp_pscA>
     b8c:	30 f0       	brcs	.+12     	; 0xb9a <__addsf3+0x18>
     b8e:	6b d1       	rcall	.+726    	; 0xe66 <__fp_pscB>
     b90:	20 f0       	brcs	.+8      	; 0xb9a <__addsf3+0x18>
     b92:	31 f4       	brne	.+12     	; 0xba0 <__addsf3+0x1e>
     b94:	9f 3f       	cpi	r25, 0xFF	; 255
     b96:	11 f4       	brne	.+4      	; 0xb9c <__addsf3+0x1a>
     b98:	1e f4       	brtc	.+6      	; 0xba0 <__addsf3+0x1e>
     b9a:	5b c1       	rjmp	.+694    	; 0xe52 <__fp_nan>
     b9c:	0e f4       	brtc	.+2      	; 0xba0 <__addsf3+0x1e>
     b9e:	e0 95       	com	r30
     ba0:	e7 fb       	bst	r30, 7
     ba2:	51 c1       	rjmp	.+674    	; 0xe46 <__fp_inf>

00000ba4 <__addsf3x>:
     ba4:	e9 2f       	mov	r30, r25
     ba6:	77 d1       	rcall	.+750    	; 0xe96 <__fp_split3>
     ba8:	80 f3       	brcs	.-32     	; 0xb8a <__addsf3+0x8>
     baa:	ba 17       	cp	r27, r26
     bac:	62 07       	cpc	r22, r18
     bae:	73 07       	cpc	r23, r19
     bb0:	84 07       	cpc	r24, r20
     bb2:	95 07       	cpc	r25, r21
     bb4:	18 f0       	brcs	.+6      	; 0xbbc <__addsf3x+0x18>
     bb6:	71 f4       	brne	.+28     	; 0xbd4 <__addsf3x+0x30>
     bb8:	9e f5       	brtc	.+102    	; 0xc20 <__addsf3x+0x7c>
     bba:	8f c1       	rjmp	.+798    	; 0xeda <__fp_zero>
     bbc:	0e f4       	brtc	.+2      	; 0xbc0 <__addsf3x+0x1c>
     bbe:	e0 95       	com	r30
     bc0:	0b 2e       	mov	r0, r27
     bc2:	ba 2f       	mov	r27, r26
     bc4:	a0 2d       	mov	r26, r0
     bc6:	0b 01       	movw	r0, r22
     bc8:	b9 01       	movw	r22, r18
     bca:	90 01       	movw	r18, r0
     bcc:	0c 01       	movw	r0, r24
     bce:	ca 01       	movw	r24, r20
     bd0:	a0 01       	movw	r20, r0
     bd2:	11 24       	eor	r1, r1
     bd4:	ff 27       	eor	r31, r31
     bd6:	59 1b       	sub	r21, r25
     bd8:	99 f0       	breq	.+38     	; 0xc00 <__addsf3x+0x5c>
     bda:	59 3f       	cpi	r21, 0xF9	; 249
     bdc:	50 f4       	brcc	.+20     	; 0xbf2 <__addsf3x+0x4e>
     bde:	50 3e       	cpi	r21, 0xE0	; 224
     be0:	68 f1       	brcs	.+90     	; 0xc3c <__addsf3x+0x98>
     be2:	1a 16       	cp	r1, r26
     be4:	f0 40       	sbci	r31, 0x00	; 0
     be6:	a2 2f       	mov	r26, r18
     be8:	23 2f       	mov	r18, r19
     bea:	34 2f       	mov	r19, r20
     bec:	44 27       	eor	r20, r20
     bee:	58 5f       	subi	r21, 0xF8	; 248
     bf0:	f3 cf       	rjmp	.-26     	; 0xbd8 <__addsf3x+0x34>
     bf2:	46 95       	lsr	r20
     bf4:	37 95       	ror	r19
     bf6:	27 95       	ror	r18
     bf8:	a7 95       	ror	r26
     bfa:	f0 40       	sbci	r31, 0x00	; 0
     bfc:	53 95       	inc	r21
     bfe:	c9 f7       	brne	.-14     	; 0xbf2 <__addsf3x+0x4e>
     c00:	7e f4       	brtc	.+30     	; 0xc20 <__addsf3x+0x7c>
     c02:	1f 16       	cp	r1, r31
     c04:	ba 0b       	sbc	r27, r26
     c06:	62 0b       	sbc	r22, r18
     c08:	73 0b       	sbc	r23, r19
     c0a:	84 0b       	sbc	r24, r20
     c0c:	ba f0       	brmi	.+46     	; 0xc3c <__addsf3x+0x98>
     c0e:	91 50       	subi	r25, 0x01	; 1
     c10:	a1 f0       	breq	.+40     	; 0xc3a <__addsf3x+0x96>
     c12:	ff 0f       	add	r31, r31
     c14:	bb 1f       	adc	r27, r27
     c16:	66 1f       	adc	r22, r22
     c18:	77 1f       	adc	r23, r23
     c1a:	88 1f       	adc	r24, r24
     c1c:	c2 f7       	brpl	.-16     	; 0xc0e <__addsf3x+0x6a>
     c1e:	0e c0       	rjmp	.+28     	; 0xc3c <__addsf3x+0x98>
     c20:	ba 0f       	add	r27, r26
     c22:	62 1f       	adc	r22, r18
     c24:	73 1f       	adc	r23, r19
     c26:	84 1f       	adc	r24, r20
     c28:	48 f4       	brcc	.+18     	; 0xc3c <__addsf3x+0x98>
     c2a:	87 95       	ror	r24
     c2c:	77 95       	ror	r23
     c2e:	67 95       	ror	r22
     c30:	b7 95       	ror	r27
     c32:	f7 95       	ror	r31
     c34:	9e 3f       	cpi	r25, 0xFE	; 254
     c36:	08 f0       	brcs	.+2      	; 0xc3a <__addsf3x+0x96>
     c38:	b3 cf       	rjmp	.-154    	; 0xba0 <__addsf3+0x1e>
     c3a:	93 95       	inc	r25
     c3c:	88 0f       	add	r24, r24
     c3e:	08 f0       	brcs	.+2      	; 0xc42 <__addsf3x+0x9e>
     c40:	99 27       	eor	r25, r25
     c42:	ee 0f       	add	r30, r30
     c44:	97 95       	ror	r25
     c46:	87 95       	ror	r24
     c48:	08 95       	ret

00000c4a <__cmpsf2>:
     c4a:	d9 d0       	rcall	.+434    	; 0xdfe <__fp_cmp>
     c4c:	08 f4       	brcc	.+2      	; 0xc50 <__cmpsf2+0x6>
     c4e:	81 e0       	ldi	r24, 0x01	; 1
     c50:	08 95       	ret

00000c52 <__divsf3>:
     c52:	0c d0       	rcall	.+24     	; 0xc6c <__divsf3x>
     c54:	0f c1       	rjmp	.+542    	; 0xe74 <__fp_round>
     c56:	07 d1       	rcall	.+526    	; 0xe66 <__fp_pscB>
     c58:	40 f0       	brcs	.+16     	; 0xc6a <__divsf3+0x18>
     c5a:	fe d0       	rcall	.+508    	; 0xe58 <__fp_pscA>
     c5c:	30 f0       	brcs	.+12     	; 0xc6a <__divsf3+0x18>
     c5e:	21 f4       	brne	.+8      	; 0xc68 <__divsf3+0x16>
     c60:	5f 3f       	cpi	r21, 0xFF	; 255
     c62:	19 f0       	breq	.+6      	; 0xc6a <__divsf3+0x18>
     c64:	f0 c0       	rjmp	.+480    	; 0xe46 <__fp_inf>
     c66:	51 11       	cpse	r21, r1
     c68:	39 c1       	rjmp	.+626    	; 0xedc <__fp_szero>
     c6a:	f3 c0       	rjmp	.+486    	; 0xe52 <__fp_nan>

00000c6c <__divsf3x>:
     c6c:	14 d1       	rcall	.+552    	; 0xe96 <__fp_split3>
     c6e:	98 f3       	brcs	.-26     	; 0xc56 <__divsf3+0x4>

00000c70 <__divsf3_pse>:
     c70:	99 23       	and	r25, r25
     c72:	c9 f3       	breq	.-14     	; 0xc66 <__divsf3+0x14>
     c74:	55 23       	and	r21, r21
     c76:	b1 f3       	breq	.-20     	; 0xc64 <__divsf3+0x12>
     c78:	95 1b       	sub	r25, r21
     c7a:	55 0b       	sbc	r21, r21
     c7c:	bb 27       	eor	r27, r27
     c7e:	aa 27       	eor	r26, r26
     c80:	62 17       	cp	r22, r18
     c82:	73 07       	cpc	r23, r19
     c84:	84 07       	cpc	r24, r20
     c86:	38 f0       	brcs	.+14     	; 0xc96 <__divsf3_pse+0x26>
     c88:	9f 5f       	subi	r25, 0xFF	; 255
     c8a:	5f 4f       	sbci	r21, 0xFF	; 255
     c8c:	22 0f       	add	r18, r18
     c8e:	33 1f       	adc	r19, r19
     c90:	44 1f       	adc	r20, r20
     c92:	aa 1f       	adc	r26, r26
     c94:	a9 f3       	breq	.-22     	; 0xc80 <__divsf3_pse+0x10>
     c96:	33 d0       	rcall	.+102    	; 0xcfe <__divsf3_pse+0x8e>
     c98:	0e 2e       	mov	r0, r30
     c9a:	3a f0       	brmi	.+14     	; 0xcaa <__divsf3_pse+0x3a>
     c9c:	e0 e8       	ldi	r30, 0x80	; 128
     c9e:	30 d0       	rcall	.+96     	; 0xd00 <__divsf3_pse+0x90>
     ca0:	91 50       	subi	r25, 0x01	; 1
     ca2:	50 40       	sbci	r21, 0x00	; 0
     ca4:	e6 95       	lsr	r30
     ca6:	00 1c       	adc	r0, r0
     ca8:	ca f7       	brpl	.-14     	; 0xc9c <__divsf3_pse+0x2c>
     caa:	29 d0       	rcall	.+82     	; 0xcfe <__divsf3_pse+0x8e>
     cac:	fe 2f       	mov	r31, r30
     cae:	27 d0       	rcall	.+78     	; 0xcfe <__divsf3_pse+0x8e>
     cb0:	66 0f       	add	r22, r22
     cb2:	77 1f       	adc	r23, r23
     cb4:	88 1f       	adc	r24, r24
     cb6:	bb 1f       	adc	r27, r27
     cb8:	26 17       	cp	r18, r22
     cba:	37 07       	cpc	r19, r23
     cbc:	48 07       	cpc	r20, r24
     cbe:	ab 07       	cpc	r26, r27
     cc0:	b0 e8       	ldi	r27, 0x80	; 128
     cc2:	09 f0       	breq	.+2      	; 0xcc6 <__divsf3_pse+0x56>
     cc4:	bb 0b       	sbc	r27, r27
     cc6:	80 2d       	mov	r24, r0
     cc8:	bf 01       	movw	r22, r30
     cca:	ff 27       	eor	r31, r31
     ccc:	93 58       	subi	r25, 0x83	; 131
     cce:	5f 4f       	sbci	r21, 0xFF	; 255
     cd0:	2a f0       	brmi	.+10     	; 0xcdc <__divsf3_pse+0x6c>
     cd2:	9e 3f       	cpi	r25, 0xFE	; 254
     cd4:	51 05       	cpc	r21, r1
     cd6:	68 f0       	brcs	.+26     	; 0xcf2 <__divsf3_pse+0x82>
     cd8:	b6 c0       	rjmp	.+364    	; 0xe46 <__fp_inf>
     cda:	00 c1       	rjmp	.+512    	; 0xedc <__fp_szero>
     cdc:	5f 3f       	cpi	r21, 0xFF	; 255
     cde:	ec f3       	brlt	.-6      	; 0xcda <__divsf3_pse+0x6a>
     ce0:	98 3e       	cpi	r25, 0xE8	; 232
     ce2:	dc f3       	brlt	.-10     	; 0xcda <__divsf3_pse+0x6a>
     ce4:	86 95       	lsr	r24
     ce6:	77 95       	ror	r23
     ce8:	67 95       	ror	r22
     cea:	b7 95       	ror	r27
     cec:	f7 95       	ror	r31
     cee:	9f 5f       	subi	r25, 0xFF	; 255
     cf0:	c9 f7       	brne	.-14     	; 0xce4 <__divsf3_pse+0x74>
     cf2:	88 0f       	add	r24, r24
     cf4:	91 1d       	adc	r25, r1
     cf6:	96 95       	lsr	r25
     cf8:	87 95       	ror	r24
     cfa:	97 f9       	bld	r25, 7
     cfc:	08 95       	ret
     cfe:	e1 e0       	ldi	r30, 0x01	; 1
     d00:	66 0f       	add	r22, r22
     d02:	77 1f       	adc	r23, r23
     d04:	88 1f       	adc	r24, r24
     d06:	bb 1f       	adc	r27, r27
     d08:	62 17       	cp	r22, r18
     d0a:	73 07       	cpc	r23, r19
     d0c:	84 07       	cpc	r24, r20
     d0e:	ba 07       	cpc	r27, r26
     d10:	20 f0       	brcs	.+8      	; 0xd1a <__divsf3_pse+0xaa>
     d12:	62 1b       	sub	r22, r18
     d14:	73 0b       	sbc	r23, r19
     d16:	84 0b       	sbc	r24, r20
     d18:	ba 0b       	sbc	r27, r26
     d1a:	ee 1f       	adc	r30, r30
     d1c:	88 f7       	brcc	.-30     	; 0xd00 <__divsf3_pse+0x90>
     d1e:	e0 95       	com	r30
     d20:	08 95       	ret

00000d22 <__fixsfsi>:
     d22:	04 d0       	rcall	.+8      	; 0xd2c <__fixunssfsi>
     d24:	68 94       	set
     d26:	b1 11       	cpse	r27, r1
     d28:	d9 c0       	rjmp	.+434    	; 0xedc <__fp_szero>
     d2a:	08 95       	ret

00000d2c <__fixunssfsi>:
     d2c:	bc d0       	rcall	.+376    	; 0xea6 <__fp_splitA>
     d2e:	88 f0       	brcs	.+34     	; 0xd52 <__fixunssfsi+0x26>
     d30:	9f 57       	subi	r25, 0x7F	; 127
     d32:	90 f0       	brcs	.+36     	; 0xd58 <__fixunssfsi+0x2c>
     d34:	b9 2f       	mov	r27, r25
     d36:	99 27       	eor	r25, r25
     d38:	b7 51       	subi	r27, 0x17	; 23
     d3a:	a0 f0       	brcs	.+40     	; 0xd64 <__fixunssfsi+0x38>
     d3c:	d1 f0       	breq	.+52     	; 0xd72 <__fixunssfsi+0x46>
     d3e:	66 0f       	add	r22, r22
     d40:	77 1f       	adc	r23, r23
     d42:	88 1f       	adc	r24, r24
     d44:	99 1f       	adc	r25, r25
     d46:	1a f0       	brmi	.+6      	; 0xd4e <__fixunssfsi+0x22>
     d48:	ba 95       	dec	r27
     d4a:	c9 f7       	brne	.-14     	; 0xd3e <__fixunssfsi+0x12>
     d4c:	12 c0       	rjmp	.+36     	; 0xd72 <__fixunssfsi+0x46>
     d4e:	b1 30       	cpi	r27, 0x01	; 1
     d50:	81 f0       	breq	.+32     	; 0xd72 <__fixunssfsi+0x46>
     d52:	c3 d0       	rcall	.+390    	; 0xeda <__fp_zero>
     d54:	b1 e0       	ldi	r27, 0x01	; 1
     d56:	08 95       	ret
     d58:	c0 c0       	rjmp	.+384    	; 0xeda <__fp_zero>
     d5a:	67 2f       	mov	r22, r23
     d5c:	78 2f       	mov	r23, r24
     d5e:	88 27       	eor	r24, r24
     d60:	b8 5f       	subi	r27, 0xF8	; 248
     d62:	39 f0       	breq	.+14     	; 0xd72 <__fixunssfsi+0x46>
     d64:	b9 3f       	cpi	r27, 0xF9	; 249
     d66:	cc f3       	brlt	.-14     	; 0xd5a <__fixunssfsi+0x2e>
     d68:	86 95       	lsr	r24
     d6a:	77 95       	ror	r23
     d6c:	67 95       	ror	r22
     d6e:	b3 95       	inc	r27
     d70:	d9 f7       	brne	.-10     	; 0xd68 <__fixunssfsi+0x3c>
     d72:	3e f4       	brtc	.+14     	; 0xd82 <__fixunssfsi+0x56>
     d74:	90 95       	com	r25
     d76:	80 95       	com	r24
     d78:	70 95       	com	r23
     d7a:	61 95       	neg	r22
     d7c:	7f 4f       	sbci	r23, 0xFF	; 255
     d7e:	8f 4f       	sbci	r24, 0xFF	; 255
     d80:	9f 4f       	sbci	r25, 0xFF	; 255
     d82:	08 95       	ret

00000d84 <__floatunsisf>:
     d84:	e8 94       	clt
     d86:	09 c0       	rjmp	.+18     	; 0xd9a <__floatsisf+0x12>

00000d88 <__floatsisf>:
     d88:	97 fb       	bst	r25, 7
     d8a:	3e f4       	brtc	.+14     	; 0xd9a <__floatsisf+0x12>
     d8c:	90 95       	com	r25
     d8e:	80 95       	com	r24
     d90:	70 95       	com	r23
     d92:	61 95       	neg	r22
     d94:	7f 4f       	sbci	r23, 0xFF	; 255
     d96:	8f 4f       	sbci	r24, 0xFF	; 255
     d98:	9f 4f       	sbci	r25, 0xFF	; 255
     d9a:	99 23       	and	r25, r25
     d9c:	a9 f0       	breq	.+42     	; 0xdc8 <__floatsisf+0x40>
     d9e:	f9 2f       	mov	r31, r25
     da0:	96 e9       	ldi	r25, 0x96	; 150
     da2:	bb 27       	eor	r27, r27
     da4:	93 95       	inc	r25
     da6:	f6 95       	lsr	r31
     da8:	87 95       	ror	r24
     daa:	77 95       	ror	r23
     dac:	67 95       	ror	r22
     dae:	b7 95       	ror	r27
     db0:	f1 11       	cpse	r31, r1
     db2:	f8 cf       	rjmp	.-16     	; 0xda4 <__floatsisf+0x1c>
     db4:	fa f4       	brpl	.+62     	; 0xdf4 <__floatsisf+0x6c>
     db6:	bb 0f       	add	r27, r27
     db8:	11 f4       	brne	.+4      	; 0xdbe <__floatsisf+0x36>
     dba:	60 ff       	sbrs	r22, 0
     dbc:	1b c0       	rjmp	.+54     	; 0xdf4 <__floatsisf+0x6c>
     dbe:	6f 5f       	subi	r22, 0xFF	; 255
     dc0:	7f 4f       	sbci	r23, 0xFF	; 255
     dc2:	8f 4f       	sbci	r24, 0xFF	; 255
     dc4:	9f 4f       	sbci	r25, 0xFF	; 255
     dc6:	16 c0       	rjmp	.+44     	; 0xdf4 <__floatsisf+0x6c>
     dc8:	88 23       	and	r24, r24
     dca:	11 f0       	breq	.+4      	; 0xdd0 <__floatsisf+0x48>
     dcc:	96 e9       	ldi	r25, 0x96	; 150
     dce:	11 c0       	rjmp	.+34     	; 0xdf2 <__floatsisf+0x6a>
     dd0:	77 23       	and	r23, r23
     dd2:	21 f0       	breq	.+8      	; 0xddc <__floatsisf+0x54>
     dd4:	9e e8       	ldi	r25, 0x8E	; 142
     dd6:	87 2f       	mov	r24, r23
     dd8:	76 2f       	mov	r23, r22
     dda:	05 c0       	rjmp	.+10     	; 0xde6 <__floatsisf+0x5e>
     ddc:	66 23       	and	r22, r22
     dde:	71 f0       	breq	.+28     	; 0xdfc <__floatsisf+0x74>
     de0:	96 e8       	ldi	r25, 0x86	; 134
     de2:	86 2f       	mov	r24, r22
     de4:	70 e0       	ldi	r23, 0x00	; 0
     de6:	60 e0       	ldi	r22, 0x00	; 0
     de8:	2a f0       	brmi	.+10     	; 0xdf4 <__floatsisf+0x6c>
     dea:	9a 95       	dec	r25
     dec:	66 0f       	add	r22, r22
     dee:	77 1f       	adc	r23, r23
     df0:	88 1f       	adc	r24, r24
     df2:	da f7       	brpl	.-10     	; 0xdea <__floatsisf+0x62>
     df4:	88 0f       	add	r24, r24
     df6:	96 95       	lsr	r25
     df8:	87 95       	ror	r24
     dfa:	97 f9       	bld	r25, 7
     dfc:	08 95       	ret

00000dfe <__fp_cmp>:
     dfe:	99 0f       	add	r25, r25
     e00:	00 08       	sbc	r0, r0
     e02:	55 0f       	add	r21, r21
     e04:	aa 0b       	sbc	r26, r26
     e06:	e0 e8       	ldi	r30, 0x80	; 128
     e08:	fe ef       	ldi	r31, 0xFE	; 254
     e0a:	16 16       	cp	r1, r22
     e0c:	17 06       	cpc	r1, r23
     e0e:	e8 07       	cpc	r30, r24
     e10:	f9 07       	cpc	r31, r25
     e12:	c0 f0       	brcs	.+48     	; 0xe44 <__fp_cmp+0x46>
     e14:	12 16       	cp	r1, r18
     e16:	13 06       	cpc	r1, r19
     e18:	e4 07       	cpc	r30, r20
     e1a:	f5 07       	cpc	r31, r21
     e1c:	98 f0       	brcs	.+38     	; 0xe44 <__fp_cmp+0x46>
     e1e:	62 1b       	sub	r22, r18
     e20:	73 0b       	sbc	r23, r19
     e22:	84 0b       	sbc	r24, r20
     e24:	95 0b       	sbc	r25, r21
     e26:	39 f4       	brne	.+14     	; 0xe36 <__fp_cmp+0x38>
     e28:	0a 26       	eor	r0, r26
     e2a:	61 f0       	breq	.+24     	; 0xe44 <__fp_cmp+0x46>
     e2c:	23 2b       	or	r18, r19
     e2e:	24 2b       	or	r18, r20
     e30:	25 2b       	or	r18, r21
     e32:	21 f4       	brne	.+8      	; 0xe3c <__fp_cmp+0x3e>
     e34:	08 95       	ret
     e36:	0a 26       	eor	r0, r26
     e38:	09 f4       	brne	.+2      	; 0xe3c <__fp_cmp+0x3e>
     e3a:	a1 40       	sbci	r26, 0x01	; 1
     e3c:	a6 95       	lsr	r26
     e3e:	8f ef       	ldi	r24, 0xFF	; 255
     e40:	81 1d       	adc	r24, r1
     e42:	81 1d       	adc	r24, r1
     e44:	08 95       	ret

00000e46 <__fp_inf>:
     e46:	97 f9       	bld	r25, 7
     e48:	9f 67       	ori	r25, 0x7F	; 127
     e4a:	80 e8       	ldi	r24, 0x80	; 128
     e4c:	70 e0       	ldi	r23, 0x00	; 0
     e4e:	60 e0       	ldi	r22, 0x00	; 0
     e50:	08 95       	ret

00000e52 <__fp_nan>:
     e52:	9f ef       	ldi	r25, 0xFF	; 255
     e54:	80 ec       	ldi	r24, 0xC0	; 192
     e56:	08 95       	ret

00000e58 <__fp_pscA>:
     e58:	00 24       	eor	r0, r0
     e5a:	0a 94       	dec	r0
     e5c:	16 16       	cp	r1, r22
     e5e:	17 06       	cpc	r1, r23
     e60:	18 06       	cpc	r1, r24
     e62:	09 06       	cpc	r0, r25
     e64:	08 95       	ret

00000e66 <__fp_pscB>:
     e66:	00 24       	eor	r0, r0
     e68:	0a 94       	dec	r0
     e6a:	12 16       	cp	r1, r18
     e6c:	13 06       	cpc	r1, r19
     e6e:	14 06       	cpc	r1, r20
     e70:	05 06       	cpc	r0, r21
     e72:	08 95       	ret

00000e74 <__fp_round>:
     e74:	09 2e       	mov	r0, r25
     e76:	03 94       	inc	r0
     e78:	00 0c       	add	r0, r0
     e7a:	11 f4       	brne	.+4      	; 0xe80 <__fp_round+0xc>
     e7c:	88 23       	and	r24, r24
     e7e:	52 f0       	brmi	.+20     	; 0xe94 <__fp_round+0x20>
     e80:	bb 0f       	add	r27, r27
     e82:	40 f4       	brcc	.+16     	; 0xe94 <__fp_round+0x20>
     e84:	bf 2b       	or	r27, r31
     e86:	11 f4       	brne	.+4      	; 0xe8c <__fp_round+0x18>
     e88:	60 ff       	sbrs	r22, 0
     e8a:	04 c0       	rjmp	.+8      	; 0xe94 <__fp_round+0x20>
     e8c:	6f 5f       	subi	r22, 0xFF	; 255
     e8e:	7f 4f       	sbci	r23, 0xFF	; 255
     e90:	8f 4f       	sbci	r24, 0xFF	; 255
     e92:	9f 4f       	sbci	r25, 0xFF	; 255
     e94:	08 95       	ret

00000e96 <__fp_split3>:
     e96:	57 fd       	sbrc	r21, 7
     e98:	90 58       	subi	r25, 0x80	; 128
     e9a:	44 0f       	add	r20, r20
     e9c:	55 1f       	adc	r21, r21
     e9e:	59 f0       	breq	.+22     	; 0xeb6 <__fp_splitA+0x10>
     ea0:	5f 3f       	cpi	r21, 0xFF	; 255
     ea2:	71 f0       	breq	.+28     	; 0xec0 <__fp_splitA+0x1a>
     ea4:	47 95       	ror	r20

00000ea6 <__fp_splitA>:
     ea6:	88 0f       	add	r24, r24
     ea8:	97 fb       	bst	r25, 7
     eaa:	99 1f       	adc	r25, r25
     eac:	61 f0       	breq	.+24     	; 0xec6 <__fp_splitA+0x20>
     eae:	9f 3f       	cpi	r25, 0xFF	; 255
     eb0:	79 f0       	breq	.+30     	; 0xed0 <__fp_splitA+0x2a>
     eb2:	87 95       	ror	r24
     eb4:	08 95       	ret
     eb6:	12 16       	cp	r1, r18
     eb8:	13 06       	cpc	r1, r19
     eba:	14 06       	cpc	r1, r20
     ebc:	55 1f       	adc	r21, r21
     ebe:	f2 cf       	rjmp	.-28     	; 0xea4 <__fp_split3+0xe>
     ec0:	46 95       	lsr	r20
     ec2:	f1 df       	rcall	.-30     	; 0xea6 <__fp_splitA>
     ec4:	08 c0       	rjmp	.+16     	; 0xed6 <__fp_splitA+0x30>
     ec6:	16 16       	cp	r1, r22
     ec8:	17 06       	cpc	r1, r23
     eca:	18 06       	cpc	r1, r24
     ecc:	99 1f       	adc	r25, r25
     ece:	f1 cf       	rjmp	.-30     	; 0xeb2 <__fp_splitA+0xc>
     ed0:	86 95       	lsr	r24
     ed2:	71 05       	cpc	r23, r1
     ed4:	61 05       	cpc	r22, r1
     ed6:	08 94       	sec
     ed8:	08 95       	ret

00000eda <__fp_zero>:
     eda:	e8 94       	clt

00000edc <__fp_szero>:
     edc:	bb 27       	eor	r27, r27
     ede:	66 27       	eor	r22, r22
     ee0:	77 27       	eor	r23, r23
     ee2:	cb 01       	movw	r24, r22
     ee4:	97 f9       	bld	r25, 7
     ee6:	08 95       	ret

00000ee8 <__gesf2>:
     ee8:	8a df       	rcall	.-236    	; 0xdfe <__fp_cmp>
     eea:	08 f4       	brcc	.+2      	; 0xeee <__gesf2+0x6>
     eec:	8f ef       	ldi	r24, 0xFF	; 255
     eee:	08 95       	ret

00000ef0 <__mulsf3>:
     ef0:	0b d0       	rcall	.+22     	; 0xf08 <__mulsf3x>
     ef2:	c0 cf       	rjmp	.-128    	; 0xe74 <__fp_round>
     ef4:	b1 df       	rcall	.-158    	; 0xe58 <__fp_pscA>
     ef6:	28 f0       	brcs	.+10     	; 0xf02 <__mulsf3+0x12>
     ef8:	b6 df       	rcall	.-148    	; 0xe66 <__fp_pscB>
     efa:	18 f0       	brcs	.+6      	; 0xf02 <__mulsf3+0x12>
     efc:	95 23       	and	r25, r21
     efe:	09 f0       	breq	.+2      	; 0xf02 <__mulsf3+0x12>
     f00:	a2 cf       	rjmp	.-188    	; 0xe46 <__fp_inf>
     f02:	a7 cf       	rjmp	.-178    	; 0xe52 <__fp_nan>
     f04:	11 24       	eor	r1, r1
     f06:	ea cf       	rjmp	.-44     	; 0xedc <__fp_szero>

00000f08 <__mulsf3x>:
     f08:	c6 df       	rcall	.-116    	; 0xe96 <__fp_split3>
     f0a:	a0 f3       	brcs	.-24     	; 0xef4 <__mulsf3+0x4>

00000f0c <__mulsf3_pse>:
     f0c:	95 9f       	mul	r25, r21
     f0e:	d1 f3       	breq	.-12     	; 0xf04 <__mulsf3+0x14>
     f10:	95 0f       	add	r25, r21
     f12:	50 e0       	ldi	r21, 0x00	; 0
     f14:	55 1f       	adc	r21, r21
     f16:	62 9f       	mul	r22, r18
     f18:	f0 01       	movw	r30, r0
     f1a:	72 9f       	mul	r23, r18
     f1c:	bb 27       	eor	r27, r27
     f1e:	f0 0d       	add	r31, r0
     f20:	b1 1d       	adc	r27, r1
     f22:	63 9f       	mul	r22, r19
     f24:	aa 27       	eor	r26, r26
     f26:	f0 0d       	add	r31, r0
     f28:	b1 1d       	adc	r27, r1
     f2a:	aa 1f       	adc	r26, r26
     f2c:	64 9f       	mul	r22, r20
     f2e:	66 27       	eor	r22, r22
     f30:	b0 0d       	add	r27, r0
     f32:	a1 1d       	adc	r26, r1
     f34:	66 1f       	adc	r22, r22
     f36:	82 9f       	mul	r24, r18
     f38:	22 27       	eor	r18, r18
     f3a:	b0 0d       	add	r27, r0
     f3c:	a1 1d       	adc	r26, r1
     f3e:	62 1f       	adc	r22, r18
     f40:	73 9f       	mul	r23, r19
     f42:	b0 0d       	add	r27, r0
     f44:	a1 1d       	adc	r26, r1
     f46:	62 1f       	adc	r22, r18
     f48:	83 9f       	mul	r24, r19
     f4a:	a0 0d       	add	r26, r0
     f4c:	61 1d       	adc	r22, r1
     f4e:	22 1f       	adc	r18, r18
     f50:	74 9f       	mul	r23, r20
     f52:	33 27       	eor	r19, r19
     f54:	a0 0d       	add	r26, r0
     f56:	61 1d       	adc	r22, r1
     f58:	23 1f       	adc	r18, r19
     f5a:	84 9f       	mul	r24, r20
     f5c:	60 0d       	add	r22, r0
     f5e:	21 1d       	adc	r18, r1
     f60:	82 2f       	mov	r24, r18
     f62:	76 2f       	mov	r23, r22
     f64:	6a 2f       	mov	r22, r26
     f66:	11 24       	eor	r1, r1
     f68:	9f 57       	subi	r25, 0x7F	; 127
     f6a:	50 40       	sbci	r21, 0x00	; 0
     f6c:	8a f0       	brmi	.+34     	; 0xf90 <__mulsf3_pse+0x84>
     f6e:	e1 f0       	breq	.+56     	; 0xfa8 <__mulsf3_pse+0x9c>
     f70:	88 23       	and	r24, r24
     f72:	4a f0       	brmi	.+18     	; 0xf86 <__mulsf3_pse+0x7a>
     f74:	ee 0f       	add	r30, r30
     f76:	ff 1f       	adc	r31, r31
     f78:	bb 1f       	adc	r27, r27
     f7a:	66 1f       	adc	r22, r22
     f7c:	77 1f       	adc	r23, r23
     f7e:	88 1f       	adc	r24, r24
     f80:	91 50       	subi	r25, 0x01	; 1
     f82:	50 40       	sbci	r21, 0x00	; 0
     f84:	a9 f7       	brne	.-22     	; 0xf70 <__mulsf3_pse+0x64>
     f86:	9e 3f       	cpi	r25, 0xFE	; 254
     f88:	51 05       	cpc	r21, r1
     f8a:	70 f0       	brcs	.+28     	; 0xfa8 <__mulsf3_pse+0x9c>
     f8c:	5c cf       	rjmp	.-328    	; 0xe46 <__fp_inf>
     f8e:	a6 cf       	rjmp	.-180    	; 0xedc <__fp_szero>
     f90:	5f 3f       	cpi	r21, 0xFF	; 255
     f92:	ec f3       	brlt	.-6      	; 0xf8e <__mulsf3_pse+0x82>
     f94:	98 3e       	cpi	r25, 0xE8	; 232
     f96:	dc f3       	brlt	.-10     	; 0xf8e <__mulsf3_pse+0x82>
     f98:	86 95       	lsr	r24
     f9a:	77 95       	ror	r23
     f9c:	67 95       	ror	r22
     f9e:	b7 95       	ror	r27
     fa0:	f7 95       	ror	r31
     fa2:	e7 95       	ror	r30
     fa4:	9f 5f       	subi	r25, 0xFF	; 255
     fa6:	c1 f7       	brne	.-16     	; 0xf98 <__mulsf3_pse+0x8c>
     fa8:	fe 2b       	or	r31, r30
     faa:	88 0f       	add	r24, r24
     fac:	91 1d       	adc	r25, r1
     fae:	96 95       	lsr	r25
     fb0:	87 95       	ror	r24
     fb2:	97 f9       	bld	r25, 7
     fb4:	08 95       	ret

00000fb6 <__tablejump2__>:
     fb6:	ee 0f       	add	r30, r30
     fb8:	ff 1f       	adc	r31, r31
     fba:	88 1f       	adc	r24, r24
     fbc:	8b bf       	out	0x3b, r24	; 59
     fbe:	07 90       	elpm	r0, Z+
     fc0:	f6 91       	elpm	r31, Z
     fc2:	e0 2d       	mov	r30, r0
     fc4:	19 94       	eijmp

00000fc6 <fdevopen>:
     fc6:	0f 93       	push	r16
     fc8:	1f 93       	push	r17
     fca:	cf 93       	push	r28
     fcc:	df 93       	push	r29
     fce:	00 97       	sbiw	r24, 0x00	; 0
     fd0:	31 f4       	brne	.+12     	; 0xfde <fdevopen+0x18>
     fd2:	61 15       	cp	r22, r1
     fd4:	71 05       	cpc	r23, r1
     fd6:	19 f4       	brne	.+6      	; 0xfde <fdevopen+0x18>
     fd8:	80 e0       	ldi	r24, 0x00	; 0
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	39 c0       	rjmp	.+114    	; 0x1050 <fdevopen+0x8a>
     fde:	8b 01       	movw	r16, r22
     fe0:	ec 01       	movw	r28, r24
     fe2:	6e e0       	ldi	r22, 0x0E	; 14
     fe4:	70 e0       	ldi	r23, 0x00	; 0
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	38 d2       	rcall	.+1136   	; 0x145c <calloc>
     fec:	fc 01       	movw	r30, r24
     fee:	89 2b       	or	r24, r25
     ff0:	99 f3       	breq	.-26     	; 0xfd8 <fdevopen+0x12>
     ff2:	80 e8       	ldi	r24, 0x80	; 128
     ff4:	83 83       	std	Z+3, r24	; 0x03
     ff6:	01 15       	cp	r16, r1
     ff8:	11 05       	cpc	r17, r1
     ffa:	71 f0       	breq	.+28     	; 0x1018 <fdevopen+0x52>
     ffc:	13 87       	std	Z+11, r17	; 0x0b
     ffe:	02 87       	std	Z+10, r16	; 0x0a
    1000:	81 e8       	ldi	r24, 0x81	; 129
    1002:	83 83       	std	Z+3, r24	; 0x03
    1004:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <__iob>
    1008:	90 91 f8 02 	lds	r25, 0x02F8	; 0x8002f8 <__iob+0x1>
    100c:	89 2b       	or	r24, r25
    100e:	21 f4       	brne	.+8      	; 0x1018 <fdevopen+0x52>
    1010:	f0 93 f8 02 	sts	0x02F8, r31	; 0x8002f8 <__iob+0x1>
    1014:	e0 93 f7 02 	sts	0x02F7, r30	; 0x8002f7 <__iob>
    1018:	20 97       	sbiw	r28, 0x00	; 0
    101a:	c9 f0       	breq	.+50     	; 0x104e <fdevopen+0x88>
    101c:	d1 87       	std	Z+9, r29	; 0x09
    101e:	c0 87       	std	Z+8, r28	; 0x08
    1020:	83 81       	ldd	r24, Z+3	; 0x03
    1022:	82 60       	ori	r24, 0x02	; 2
    1024:	83 83       	std	Z+3, r24	; 0x03
    1026:	80 91 f9 02 	lds	r24, 0x02F9	; 0x8002f9 <__iob+0x2>
    102a:	90 91 fa 02 	lds	r25, 0x02FA	; 0x8002fa <__iob+0x3>
    102e:	89 2b       	or	r24, r25
    1030:	71 f4       	brne	.+28     	; 0x104e <fdevopen+0x88>
    1032:	f0 93 fa 02 	sts	0x02FA, r31	; 0x8002fa <__iob+0x3>
    1036:	e0 93 f9 02 	sts	0x02F9, r30	; 0x8002f9 <__iob+0x2>
    103a:	80 91 fb 02 	lds	r24, 0x02FB	; 0x8002fb <__iob+0x4>
    103e:	90 91 fc 02 	lds	r25, 0x02FC	; 0x8002fc <__iob+0x5>
    1042:	89 2b       	or	r24, r25
    1044:	21 f4       	brne	.+8      	; 0x104e <fdevopen+0x88>
    1046:	f0 93 fc 02 	sts	0x02FC, r31	; 0x8002fc <__iob+0x5>
    104a:	e0 93 fb 02 	sts	0x02FB, r30	; 0x8002fb <__iob+0x4>
    104e:	cf 01       	movw	r24, r30
    1050:	df 91       	pop	r29
    1052:	cf 91       	pop	r28
    1054:	1f 91       	pop	r17
    1056:	0f 91       	pop	r16
    1058:	08 95       	ret

0000105a <printf>:
    105a:	cf 93       	push	r28
    105c:	df 93       	push	r29
    105e:	cd b7       	in	r28, 0x3d	; 61
    1060:	de b7       	in	r29, 0x3e	; 62
    1062:	ae 01       	movw	r20, r28
    1064:	4a 5f       	subi	r20, 0xFA	; 250
    1066:	5f 4f       	sbci	r21, 0xFF	; 255
    1068:	fa 01       	movw	r30, r20
    106a:	61 91       	ld	r22, Z+
    106c:	71 91       	ld	r23, Z+
    106e:	af 01       	movw	r20, r30
    1070:	80 91 f9 02 	lds	r24, 0x02F9	; 0x8002f9 <__iob+0x2>
    1074:	90 91 fa 02 	lds	r25, 0x02FA	; 0x8002fa <__iob+0x3>
    1078:	03 d0       	rcall	.+6      	; 0x1080 <vfprintf>
    107a:	df 91       	pop	r29
    107c:	cf 91       	pop	r28
    107e:	08 95       	ret

00001080 <vfprintf>:
    1080:	2f 92       	push	r2
    1082:	3f 92       	push	r3
    1084:	4f 92       	push	r4
    1086:	5f 92       	push	r5
    1088:	6f 92       	push	r6
    108a:	7f 92       	push	r7
    108c:	8f 92       	push	r8
    108e:	9f 92       	push	r9
    1090:	af 92       	push	r10
    1092:	bf 92       	push	r11
    1094:	cf 92       	push	r12
    1096:	df 92       	push	r13
    1098:	ef 92       	push	r14
    109a:	ff 92       	push	r15
    109c:	0f 93       	push	r16
    109e:	1f 93       	push	r17
    10a0:	cf 93       	push	r28
    10a2:	df 93       	push	r29
    10a4:	cd b7       	in	r28, 0x3d	; 61
    10a6:	de b7       	in	r29, 0x3e	; 62
    10a8:	2c 97       	sbiw	r28, 0x0c	; 12
    10aa:	0f b6       	in	r0, 0x3f	; 63
    10ac:	f8 94       	cli
    10ae:	de bf       	out	0x3e, r29	; 62
    10b0:	0f be       	out	0x3f, r0	; 63
    10b2:	cd bf       	out	0x3d, r28	; 61
    10b4:	7c 01       	movw	r14, r24
    10b6:	6b 01       	movw	r12, r22
    10b8:	8a 01       	movw	r16, r20
    10ba:	fc 01       	movw	r30, r24
    10bc:	17 82       	std	Z+7, r1	; 0x07
    10be:	16 82       	std	Z+6, r1	; 0x06
    10c0:	83 81       	ldd	r24, Z+3	; 0x03
    10c2:	81 ff       	sbrs	r24, 1
    10c4:	b0 c1       	rjmp	.+864    	; 0x1426 <vfprintf+0x3a6>
    10c6:	ce 01       	movw	r24, r28
    10c8:	01 96       	adiw	r24, 0x01	; 1
    10ca:	4c 01       	movw	r8, r24
    10cc:	f7 01       	movw	r30, r14
    10ce:	93 81       	ldd	r25, Z+3	; 0x03
    10d0:	f6 01       	movw	r30, r12
    10d2:	93 fd       	sbrc	r25, 3
    10d4:	85 91       	lpm	r24, Z+
    10d6:	93 ff       	sbrs	r25, 3
    10d8:	81 91       	ld	r24, Z+
    10da:	6f 01       	movw	r12, r30
    10dc:	88 23       	and	r24, r24
    10de:	09 f4       	brne	.+2      	; 0x10e2 <vfprintf+0x62>
    10e0:	9e c1       	rjmp	.+828    	; 0x141e <vfprintf+0x39e>
    10e2:	85 32       	cpi	r24, 0x25	; 37
    10e4:	39 f4       	brne	.+14     	; 0x10f4 <vfprintf+0x74>
    10e6:	93 fd       	sbrc	r25, 3
    10e8:	85 91       	lpm	r24, Z+
    10ea:	93 ff       	sbrs	r25, 3
    10ec:	81 91       	ld	r24, Z+
    10ee:	6f 01       	movw	r12, r30
    10f0:	85 32       	cpi	r24, 0x25	; 37
    10f2:	21 f4       	brne	.+8      	; 0x10fc <vfprintf+0x7c>
    10f4:	b7 01       	movw	r22, r14
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	15 d3       	rcall	.+1578   	; 0x1724 <fputc>
    10fa:	e8 cf       	rjmp	.-48     	; 0x10cc <vfprintf+0x4c>
    10fc:	51 2c       	mov	r5, r1
    10fe:	31 2c       	mov	r3, r1
    1100:	20 e0       	ldi	r18, 0x00	; 0
    1102:	20 32       	cpi	r18, 0x20	; 32
    1104:	a0 f4       	brcc	.+40     	; 0x112e <vfprintf+0xae>
    1106:	8b 32       	cpi	r24, 0x2B	; 43
    1108:	69 f0       	breq	.+26     	; 0x1124 <vfprintf+0xa4>
    110a:	30 f4       	brcc	.+12     	; 0x1118 <vfprintf+0x98>
    110c:	80 32       	cpi	r24, 0x20	; 32
    110e:	59 f0       	breq	.+22     	; 0x1126 <vfprintf+0xa6>
    1110:	83 32       	cpi	r24, 0x23	; 35
    1112:	69 f4       	brne	.+26     	; 0x112e <vfprintf+0xae>
    1114:	20 61       	ori	r18, 0x10	; 16
    1116:	2c c0       	rjmp	.+88     	; 0x1170 <vfprintf+0xf0>
    1118:	8d 32       	cpi	r24, 0x2D	; 45
    111a:	39 f0       	breq	.+14     	; 0x112a <vfprintf+0xaa>
    111c:	80 33       	cpi	r24, 0x30	; 48
    111e:	39 f4       	brne	.+14     	; 0x112e <vfprintf+0xae>
    1120:	21 60       	ori	r18, 0x01	; 1
    1122:	26 c0       	rjmp	.+76     	; 0x1170 <vfprintf+0xf0>
    1124:	22 60       	ori	r18, 0x02	; 2
    1126:	24 60       	ori	r18, 0x04	; 4
    1128:	23 c0       	rjmp	.+70     	; 0x1170 <vfprintf+0xf0>
    112a:	28 60       	ori	r18, 0x08	; 8
    112c:	21 c0       	rjmp	.+66     	; 0x1170 <vfprintf+0xf0>
    112e:	27 fd       	sbrc	r18, 7
    1130:	27 c0       	rjmp	.+78     	; 0x1180 <vfprintf+0x100>
    1132:	30 ed       	ldi	r19, 0xD0	; 208
    1134:	38 0f       	add	r19, r24
    1136:	3a 30       	cpi	r19, 0x0A	; 10
    1138:	78 f4       	brcc	.+30     	; 0x1158 <vfprintf+0xd8>
    113a:	26 ff       	sbrs	r18, 6
    113c:	06 c0       	rjmp	.+12     	; 0x114a <vfprintf+0xca>
    113e:	fa e0       	ldi	r31, 0x0A	; 10
    1140:	5f 9e       	mul	r5, r31
    1142:	30 0d       	add	r19, r0
    1144:	11 24       	eor	r1, r1
    1146:	53 2e       	mov	r5, r19
    1148:	13 c0       	rjmp	.+38     	; 0x1170 <vfprintf+0xf0>
    114a:	8a e0       	ldi	r24, 0x0A	; 10
    114c:	38 9e       	mul	r3, r24
    114e:	30 0d       	add	r19, r0
    1150:	11 24       	eor	r1, r1
    1152:	33 2e       	mov	r3, r19
    1154:	20 62       	ori	r18, 0x20	; 32
    1156:	0c c0       	rjmp	.+24     	; 0x1170 <vfprintf+0xf0>
    1158:	8e 32       	cpi	r24, 0x2E	; 46
    115a:	21 f4       	brne	.+8      	; 0x1164 <vfprintf+0xe4>
    115c:	26 fd       	sbrc	r18, 6
    115e:	5f c1       	rjmp	.+702    	; 0x141e <vfprintf+0x39e>
    1160:	20 64       	ori	r18, 0x40	; 64
    1162:	06 c0       	rjmp	.+12     	; 0x1170 <vfprintf+0xf0>
    1164:	8c 36       	cpi	r24, 0x6C	; 108
    1166:	11 f4       	brne	.+4      	; 0x116c <vfprintf+0xec>
    1168:	20 68       	ori	r18, 0x80	; 128
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <vfprintf+0xf0>
    116c:	88 36       	cpi	r24, 0x68	; 104
    116e:	41 f4       	brne	.+16     	; 0x1180 <vfprintf+0x100>
    1170:	f6 01       	movw	r30, r12
    1172:	93 fd       	sbrc	r25, 3
    1174:	85 91       	lpm	r24, Z+
    1176:	93 ff       	sbrs	r25, 3
    1178:	81 91       	ld	r24, Z+
    117a:	6f 01       	movw	r12, r30
    117c:	81 11       	cpse	r24, r1
    117e:	c1 cf       	rjmp	.-126    	; 0x1102 <vfprintf+0x82>
    1180:	98 2f       	mov	r25, r24
    1182:	9f 7d       	andi	r25, 0xDF	; 223
    1184:	95 54       	subi	r25, 0x45	; 69
    1186:	93 30       	cpi	r25, 0x03	; 3
    1188:	28 f4       	brcc	.+10     	; 0x1194 <vfprintf+0x114>
    118a:	0c 5f       	subi	r16, 0xFC	; 252
    118c:	1f 4f       	sbci	r17, 0xFF	; 255
    118e:	ff e3       	ldi	r31, 0x3F	; 63
    1190:	f9 83       	std	Y+1, r31	; 0x01
    1192:	0d c0       	rjmp	.+26     	; 0x11ae <vfprintf+0x12e>
    1194:	83 36       	cpi	r24, 0x63	; 99
    1196:	31 f0       	breq	.+12     	; 0x11a4 <vfprintf+0x124>
    1198:	83 37       	cpi	r24, 0x73	; 115
    119a:	71 f0       	breq	.+28     	; 0x11b8 <vfprintf+0x138>
    119c:	83 35       	cpi	r24, 0x53	; 83
    119e:	09 f0       	breq	.+2      	; 0x11a2 <vfprintf+0x122>
    11a0:	57 c0       	rjmp	.+174    	; 0x1250 <vfprintf+0x1d0>
    11a2:	21 c0       	rjmp	.+66     	; 0x11e6 <vfprintf+0x166>
    11a4:	f8 01       	movw	r30, r16
    11a6:	80 81       	ld	r24, Z
    11a8:	89 83       	std	Y+1, r24	; 0x01
    11aa:	0e 5f       	subi	r16, 0xFE	; 254
    11ac:	1f 4f       	sbci	r17, 0xFF	; 255
    11ae:	44 24       	eor	r4, r4
    11b0:	43 94       	inc	r4
    11b2:	51 2c       	mov	r5, r1
    11b4:	54 01       	movw	r10, r8
    11b6:	14 c0       	rjmp	.+40     	; 0x11e0 <vfprintf+0x160>
    11b8:	38 01       	movw	r6, r16
    11ba:	f2 e0       	ldi	r31, 0x02	; 2
    11bc:	6f 0e       	add	r6, r31
    11be:	71 1c       	adc	r7, r1
    11c0:	f8 01       	movw	r30, r16
    11c2:	a0 80       	ld	r10, Z
    11c4:	b1 80       	ldd	r11, Z+1	; 0x01
    11c6:	26 ff       	sbrs	r18, 6
    11c8:	03 c0       	rjmp	.+6      	; 0x11d0 <vfprintf+0x150>
    11ca:	65 2d       	mov	r22, r5
    11cc:	70 e0       	ldi	r23, 0x00	; 0
    11ce:	02 c0       	rjmp	.+4      	; 0x11d4 <vfprintf+0x154>
    11d0:	6f ef       	ldi	r22, 0xFF	; 255
    11d2:	7f ef       	ldi	r23, 0xFF	; 255
    11d4:	c5 01       	movw	r24, r10
    11d6:	2c 87       	std	Y+12, r18	; 0x0c
    11d8:	9a d2       	rcall	.+1332   	; 0x170e <strnlen>
    11da:	2c 01       	movw	r4, r24
    11dc:	83 01       	movw	r16, r6
    11de:	2c 85       	ldd	r18, Y+12	; 0x0c
    11e0:	2f 77       	andi	r18, 0x7F	; 127
    11e2:	22 2e       	mov	r2, r18
    11e4:	16 c0       	rjmp	.+44     	; 0x1212 <vfprintf+0x192>
    11e6:	38 01       	movw	r6, r16
    11e8:	f2 e0       	ldi	r31, 0x02	; 2
    11ea:	6f 0e       	add	r6, r31
    11ec:	71 1c       	adc	r7, r1
    11ee:	f8 01       	movw	r30, r16
    11f0:	a0 80       	ld	r10, Z
    11f2:	b1 80       	ldd	r11, Z+1	; 0x01
    11f4:	26 ff       	sbrs	r18, 6
    11f6:	03 c0       	rjmp	.+6      	; 0x11fe <vfprintf+0x17e>
    11f8:	65 2d       	mov	r22, r5
    11fa:	70 e0       	ldi	r23, 0x00	; 0
    11fc:	02 c0       	rjmp	.+4      	; 0x1202 <vfprintf+0x182>
    11fe:	6f ef       	ldi	r22, 0xFF	; 255
    1200:	7f ef       	ldi	r23, 0xFF	; 255
    1202:	c5 01       	movw	r24, r10
    1204:	2c 87       	std	Y+12, r18	; 0x0c
    1206:	71 d2       	rcall	.+1250   	; 0x16ea <strnlen_P>
    1208:	2c 01       	movw	r4, r24
    120a:	2c 85       	ldd	r18, Y+12	; 0x0c
    120c:	20 68       	ori	r18, 0x80	; 128
    120e:	22 2e       	mov	r2, r18
    1210:	83 01       	movw	r16, r6
    1212:	23 fc       	sbrc	r2, 3
    1214:	19 c0       	rjmp	.+50     	; 0x1248 <vfprintf+0x1c8>
    1216:	83 2d       	mov	r24, r3
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	48 16       	cp	r4, r24
    121c:	59 06       	cpc	r5, r25
    121e:	a0 f4       	brcc	.+40     	; 0x1248 <vfprintf+0x1c8>
    1220:	b7 01       	movw	r22, r14
    1222:	80 e2       	ldi	r24, 0x20	; 32
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	7e d2       	rcall	.+1276   	; 0x1724 <fputc>
    1228:	3a 94       	dec	r3
    122a:	f5 cf       	rjmp	.-22     	; 0x1216 <vfprintf+0x196>
    122c:	f5 01       	movw	r30, r10
    122e:	27 fc       	sbrc	r2, 7
    1230:	85 91       	lpm	r24, Z+
    1232:	27 fe       	sbrs	r2, 7
    1234:	81 91       	ld	r24, Z+
    1236:	5f 01       	movw	r10, r30
    1238:	b7 01       	movw	r22, r14
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	73 d2       	rcall	.+1254   	; 0x1724 <fputc>
    123e:	31 10       	cpse	r3, r1
    1240:	3a 94       	dec	r3
    1242:	f1 e0       	ldi	r31, 0x01	; 1
    1244:	4f 1a       	sub	r4, r31
    1246:	51 08       	sbc	r5, r1
    1248:	41 14       	cp	r4, r1
    124a:	51 04       	cpc	r5, r1
    124c:	79 f7       	brne	.-34     	; 0x122c <vfprintf+0x1ac>
    124e:	de c0       	rjmp	.+444    	; 0x140c <vfprintf+0x38c>
    1250:	84 36       	cpi	r24, 0x64	; 100
    1252:	11 f0       	breq	.+4      	; 0x1258 <vfprintf+0x1d8>
    1254:	89 36       	cpi	r24, 0x69	; 105
    1256:	31 f5       	brne	.+76     	; 0x12a4 <vfprintf+0x224>
    1258:	f8 01       	movw	r30, r16
    125a:	27 ff       	sbrs	r18, 7
    125c:	07 c0       	rjmp	.+14     	; 0x126c <vfprintf+0x1ec>
    125e:	60 81       	ld	r22, Z
    1260:	71 81       	ldd	r23, Z+1	; 0x01
    1262:	82 81       	ldd	r24, Z+2	; 0x02
    1264:	93 81       	ldd	r25, Z+3	; 0x03
    1266:	0c 5f       	subi	r16, 0xFC	; 252
    1268:	1f 4f       	sbci	r17, 0xFF	; 255
    126a:	08 c0       	rjmp	.+16     	; 0x127c <vfprintf+0x1fc>
    126c:	60 81       	ld	r22, Z
    126e:	71 81       	ldd	r23, Z+1	; 0x01
    1270:	07 2e       	mov	r0, r23
    1272:	00 0c       	add	r0, r0
    1274:	88 0b       	sbc	r24, r24
    1276:	99 0b       	sbc	r25, r25
    1278:	0e 5f       	subi	r16, 0xFE	; 254
    127a:	1f 4f       	sbci	r17, 0xFF	; 255
    127c:	2f 76       	andi	r18, 0x6F	; 111
    127e:	72 2e       	mov	r7, r18
    1280:	97 ff       	sbrs	r25, 7
    1282:	09 c0       	rjmp	.+18     	; 0x1296 <vfprintf+0x216>
    1284:	90 95       	com	r25
    1286:	80 95       	com	r24
    1288:	70 95       	com	r23
    128a:	61 95       	neg	r22
    128c:	7f 4f       	sbci	r23, 0xFF	; 255
    128e:	8f 4f       	sbci	r24, 0xFF	; 255
    1290:	9f 4f       	sbci	r25, 0xFF	; 255
    1292:	20 68       	ori	r18, 0x80	; 128
    1294:	72 2e       	mov	r7, r18
    1296:	2a e0       	ldi	r18, 0x0A	; 10
    1298:	30 e0       	ldi	r19, 0x00	; 0
    129a:	a4 01       	movw	r20, r8
    129c:	7b d2       	rcall	.+1270   	; 0x1794 <__ultoa_invert>
    129e:	a8 2e       	mov	r10, r24
    12a0:	a8 18       	sub	r10, r8
    12a2:	43 c0       	rjmp	.+134    	; 0x132a <vfprintf+0x2aa>
    12a4:	85 37       	cpi	r24, 0x75	; 117
    12a6:	29 f4       	brne	.+10     	; 0x12b2 <vfprintf+0x232>
    12a8:	2f 7e       	andi	r18, 0xEF	; 239
    12aa:	b2 2e       	mov	r11, r18
    12ac:	2a e0       	ldi	r18, 0x0A	; 10
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	25 c0       	rjmp	.+74     	; 0x12fc <vfprintf+0x27c>
    12b2:	f2 2f       	mov	r31, r18
    12b4:	f9 7f       	andi	r31, 0xF9	; 249
    12b6:	bf 2e       	mov	r11, r31
    12b8:	8f 36       	cpi	r24, 0x6F	; 111
    12ba:	c1 f0       	breq	.+48     	; 0x12ec <vfprintf+0x26c>
    12bc:	18 f4       	brcc	.+6      	; 0x12c4 <vfprintf+0x244>
    12be:	88 35       	cpi	r24, 0x58	; 88
    12c0:	79 f0       	breq	.+30     	; 0x12e0 <vfprintf+0x260>
    12c2:	ad c0       	rjmp	.+346    	; 0x141e <vfprintf+0x39e>
    12c4:	80 37       	cpi	r24, 0x70	; 112
    12c6:	19 f0       	breq	.+6      	; 0x12ce <vfprintf+0x24e>
    12c8:	88 37       	cpi	r24, 0x78	; 120
    12ca:	21 f0       	breq	.+8      	; 0x12d4 <vfprintf+0x254>
    12cc:	a8 c0       	rjmp	.+336    	; 0x141e <vfprintf+0x39e>
    12ce:	2f 2f       	mov	r18, r31
    12d0:	20 61       	ori	r18, 0x10	; 16
    12d2:	b2 2e       	mov	r11, r18
    12d4:	b4 fe       	sbrs	r11, 4
    12d6:	0d c0       	rjmp	.+26     	; 0x12f2 <vfprintf+0x272>
    12d8:	8b 2d       	mov	r24, r11
    12da:	84 60       	ori	r24, 0x04	; 4
    12dc:	b8 2e       	mov	r11, r24
    12de:	09 c0       	rjmp	.+18     	; 0x12f2 <vfprintf+0x272>
    12e0:	24 ff       	sbrs	r18, 4
    12e2:	0a c0       	rjmp	.+20     	; 0x12f8 <vfprintf+0x278>
    12e4:	9f 2f       	mov	r25, r31
    12e6:	96 60       	ori	r25, 0x06	; 6
    12e8:	b9 2e       	mov	r11, r25
    12ea:	06 c0       	rjmp	.+12     	; 0x12f8 <vfprintf+0x278>
    12ec:	28 e0       	ldi	r18, 0x08	; 8
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	05 c0       	rjmp	.+10     	; 0x12fc <vfprintf+0x27c>
    12f2:	20 e1       	ldi	r18, 0x10	; 16
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <vfprintf+0x27c>
    12f8:	20 e1       	ldi	r18, 0x10	; 16
    12fa:	32 e0       	ldi	r19, 0x02	; 2
    12fc:	f8 01       	movw	r30, r16
    12fe:	b7 fe       	sbrs	r11, 7
    1300:	07 c0       	rjmp	.+14     	; 0x1310 <vfprintf+0x290>
    1302:	60 81       	ld	r22, Z
    1304:	71 81       	ldd	r23, Z+1	; 0x01
    1306:	82 81       	ldd	r24, Z+2	; 0x02
    1308:	93 81       	ldd	r25, Z+3	; 0x03
    130a:	0c 5f       	subi	r16, 0xFC	; 252
    130c:	1f 4f       	sbci	r17, 0xFF	; 255
    130e:	06 c0       	rjmp	.+12     	; 0x131c <vfprintf+0x29c>
    1310:	60 81       	ld	r22, Z
    1312:	71 81       	ldd	r23, Z+1	; 0x01
    1314:	80 e0       	ldi	r24, 0x00	; 0
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	0e 5f       	subi	r16, 0xFE	; 254
    131a:	1f 4f       	sbci	r17, 0xFF	; 255
    131c:	a4 01       	movw	r20, r8
    131e:	3a d2       	rcall	.+1140   	; 0x1794 <__ultoa_invert>
    1320:	a8 2e       	mov	r10, r24
    1322:	a8 18       	sub	r10, r8
    1324:	fb 2d       	mov	r31, r11
    1326:	ff 77       	andi	r31, 0x7F	; 127
    1328:	7f 2e       	mov	r7, r31
    132a:	76 fe       	sbrs	r7, 6
    132c:	0b c0       	rjmp	.+22     	; 0x1344 <vfprintf+0x2c4>
    132e:	37 2d       	mov	r19, r7
    1330:	3e 7f       	andi	r19, 0xFE	; 254
    1332:	a5 14       	cp	r10, r5
    1334:	50 f4       	brcc	.+20     	; 0x134a <vfprintf+0x2ca>
    1336:	74 fe       	sbrs	r7, 4
    1338:	0a c0       	rjmp	.+20     	; 0x134e <vfprintf+0x2ce>
    133a:	72 fc       	sbrc	r7, 2
    133c:	08 c0       	rjmp	.+16     	; 0x134e <vfprintf+0x2ce>
    133e:	37 2d       	mov	r19, r7
    1340:	3e 7e       	andi	r19, 0xEE	; 238
    1342:	05 c0       	rjmp	.+10     	; 0x134e <vfprintf+0x2ce>
    1344:	ba 2c       	mov	r11, r10
    1346:	37 2d       	mov	r19, r7
    1348:	03 c0       	rjmp	.+6      	; 0x1350 <vfprintf+0x2d0>
    134a:	ba 2c       	mov	r11, r10
    134c:	01 c0       	rjmp	.+2      	; 0x1350 <vfprintf+0x2d0>
    134e:	b5 2c       	mov	r11, r5
    1350:	34 ff       	sbrs	r19, 4
    1352:	0d c0       	rjmp	.+26     	; 0x136e <vfprintf+0x2ee>
    1354:	fe 01       	movw	r30, r28
    1356:	ea 0d       	add	r30, r10
    1358:	f1 1d       	adc	r31, r1
    135a:	80 81       	ld	r24, Z
    135c:	80 33       	cpi	r24, 0x30	; 48
    135e:	11 f4       	brne	.+4      	; 0x1364 <vfprintf+0x2e4>
    1360:	39 7e       	andi	r19, 0xE9	; 233
    1362:	09 c0       	rjmp	.+18     	; 0x1376 <vfprintf+0x2f6>
    1364:	32 ff       	sbrs	r19, 2
    1366:	06 c0       	rjmp	.+12     	; 0x1374 <vfprintf+0x2f4>
    1368:	b3 94       	inc	r11
    136a:	b3 94       	inc	r11
    136c:	04 c0       	rjmp	.+8      	; 0x1376 <vfprintf+0x2f6>
    136e:	83 2f       	mov	r24, r19
    1370:	86 78       	andi	r24, 0x86	; 134
    1372:	09 f0       	breq	.+2      	; 0x1376 <vfprintf+0x2f6>
    1374:	b3 94       	inc	r11
    1376:	33 fd       	sbrc	r19, 3
    1378:	12 c0       	rjmp	.+36     	; 0x139e <vfprintf+0x31e>
    137a:	30 ff       	sbrs	r19, 0
    137c:	06 c0       	rjmp	.+12     	; 0x138a <vfprintf+0x30a>
    137e:	5a 2c       	mov	r5, r10
    1380:	b3 14       	cp	r11, r3
    1382:	18 f4       	brcc	.+6      	; 0x138a <vfprintf+0x30a>
    1384:	53 0c       	add	r5, r3
    1386:	5b 18       	sub	r5, r11
    1388:	b3 2c       	mov	r11, r3
    138a:	b3 14       	cp	r11, r3
    138c:	60 f4       	brcc	.+24     	; 0x13a6 <vfprintf+0x326>
    138e:	b7 01       	movw	r22, r14
    1390:	80 e2       	ldi	r24, 0x20	; 32
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	3c 87       	std	Y+12, r19	; 0x0c
    1396:	c6 d1       	rcall	.+908    	; 0x1724 <fputc>
    1398:	b3 94       	inc	r11
    139a:	3c 85       	ldd	r19, Y+12	; 0x0c
    139c:	f6 cf       	rjmp	.-20     	; 0x138a <vfprintf+0x30a>
    139e:	b3 14       	cp	r11, r3
    13a0:	10 f4       	brcc	.+4      	; 0x13a6 <vfprintf+0x326>
    13a2:	3b 18       	sub	r3, r11
    13a4:	01 c0       	rjmp	.+2      	; 0x13a8 <vfprintf+0x328>
    13a6:	31 2c       	mov	r3, r1
    13a8:	34 ff       	sbrs	r19, 4
    13aa:	11 c0       	rjmp	.+34     	; 0x13ce <vfprintf+0x34e>
    13ac:	b7 01       	movw	r22, r14
    13ae:	80 e3       	ldi	r24, 0x30	; 48
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	3c 87       	std	Y+12, r19	; 0x0c
    13b4:	b7 d1       	rcall	.+878    	; 0x1724 <fputc>
    13b6:	3c 85       	ldd	r19, Y+12	; 0x0c
    13b8:	32 ff       	sbrs	r19, 2
    13ba:	16 c0       	rjmp	.+44     	; 0x13e8 <vfprintf+0x368>
    13bc:	31 fd       	sbrc	r19, 1
    13be:	03 c0       	rjmp	.+6      	; 0x13c6 <vfprintf+0x346>
    13c0:	88 e7       	ldi	r24, 0x78	; 120
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	02 c0       	rjmp	.+4      	; 0x13ca <vfprintf+0x34a>
    13c6:	88 e5       	ldi	r24, 0x58	; 88
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	b7 01       	movw	r22, r14
    13cc:	0c c0       	rjmp	.+24     	; 0x13e6 <vfprintf+0x366>
    13ce:	83 2f       	mov	r24, r19
    13d0:	86 78       	andi	r24, 0x86	; 134
    13d2:	51 f0       	breq	.+20     	; 0x13e8 <vfprintf+0x368>
    13d4:	31 ff       	sbrs	r19, 1
    13d6:	02 c0       	rjmp	.+4      	; 0x13dc <vfprintf+0x35c>
    13d8:	8b e2       	ldi	r24, 0x2B	; 43
    13da:	01 c0       	rjmp	.+2      	; 0x13de <vfprintf+0x35e>
    13dc:	80 e2       	ldi	r24, 0x20	; 32
    13de:	37 fd       	sbrc	r19, 7
    13e0:	8d e2       	ldi	r24, 0x2D	; 45
    13e2:	b7 01       	movw	r22, r14
    13e4:	90 e0       	ldi	r25, 0x00	; 0
    13e6:	9e d1       	rcall	.+828    	; 0x1724 <fputc>
    13e8:	a5 14       	cp	r10, r5
    13ea:	30 f4       	brcc	.+12     	; 0x13f8 <vfprintf+0x378>
    13ec:	b7 01       	movw	r22, r14
    13ee:	80 e3       	ldi	r24, 0x30	; 48
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	98 d1       	rcall	.+816    	; 0x1724 <fputc>
    13f4:	5a 94       	dec	r5
    13f6:	f8 cf       	rjmp	.-16     	; 0x13e8 <vfprintf+0x368>
    13f8:	aa 94       	dec	r10
    13fa:	f4 01       	movw	r30, r8
    13fc:	ea 0d       	add	r30, r10
    13fe:	f1 1d       	adc	r31, r1
    1400:	80 81       	ld	r24, Z
    1402:	b7 01       	movw	r22, r14
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	8e d1       	rcall	.+796    	; 0x1724 <fputc>
    1408:	a1 10       	cpse	r10, r1
    140a:	f6 cf       	rjmp	.-20     	; 0x13f8 <vfprintf+0x378>
    140c:	33 20       	and	r3, r3
    140e:	09 f4       	brne	.+2      	; 0x1412 <vfprintf+0x392>
    1410:	5d ce       	rjmp	.-838    	; 0x10cc <vfprintf+0x4c>
    1412:	b7 01       	movw	r22, r14
    1414:	80 e2       	ldi	r24, 0x20	; 32
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	85 d1       	rcall	.+778    	; 0x1724 <fputc>
    141a:	3a 94       	dec	r3
    141c:	f7 cf       	rjmp	.-18     	; 0x140c <vfprintf+0x38c>
    141e:	f7 01       	movw	r30, r14
    1420:	86 81       	ldd	r24, Z+6	; 0x06
    1422:	97 81       	ldd	r25, Z+7	; 0x07
    1424:	02 c0       	rjmp	.+4      	; 0x142a <vfprintf+0x3aa>
    1426:	8f ef       	ldi	r24, 0xFF	; 255
    1428:	9f ef       	ldi	r25, 0xFF	; 255
    142a:	2c 96       	adiw	r28, 0x0c	; 12
    142c:	0f b6       	in	r0, 0x3f	; 63
    142e:	f8 94       	cli
    1430:	de bf       	out	0x3e, r29	; 62
    1432:	0f be       	out	0x3f, r0	; 63
    1434:	cd bf       	out	0x3d, r28	; 61
    1436:	df 91       	pop	r29
    1438:	cf 91       	pop	r28
    143a:	1f 91       	pop	r17
    143c:	0f 91       	pop	r16
    143e:	ff 90       	pop	r15
    1440:	ef 90       	pop	r14
    1442:	df 90       	pop	r13
    1444:	cf 90       	pop	r12
    1446:	bf 90       	pop	r11
    1448:	af 90       	pop	r10
    144a:	9f 90       	pop	r9
    144c:	8f 90       	pop	r8
    144e:	7f 90       	pop	r7
    1450:	6f 90       	pop	r6
    1452:	5f 90       	pop	r5
    1454:	4f 90       	pop	r4
    1456:	3f 90       	pop	r3
    1458:	2f 90       	pop	r2
    145a:	08 95       	ret

0000145c <calloc>:
    145c:	0f 93       	push	r16
    145e:	1f 93       	push	r17
    1460:	cf 93       	push	r28
    1462:	df 93       	push	r29
    1464:	86 9f       	mul	r24, r22
    1466:	80 01       	movw	r16, r0
    1468:	87 9f       	mul	r24, r23
    146a:	10 0d       	add	r17, r0
    146c:	96 9f       	mul	r25, r22
    146e:	10 0d       	add	r17, r0
    1470:	11 24       	eor	r1, r1
    1472:	c8 01       	movw	r24, r16
    1474:	0d d0       	rcall	.+26     	; 0x1490 <malloc>
    1476:	ec 01       	movw	r28, r24
    1478:	00 97       	sbiw	r24, 0x00	; 0
    147a:	21 f0       	breq	.+8      	; 0x1484 <calloc+0x28>
    147c:	a8 01       	movw	r20, r16
    147e:	60 e0       	ldi	r22, 0x00	; 0
    1480:	70 e0       	ldi	r23, 0x00	; 0
    1482:	3e d1       	rcall	.+636    	; 0x1700 <memset>
    1484:	ce 01       	movw	r24, r28
    1486:	df 91       	pop	r29
    1488:	cf 91       	pop	r28
    148a:	1f 91       	pop	r17
    148c:	0f 91       	pop	r16
    148e:	08 95       	ret

00001490 <malloc>:
    1490:	cf 93       	push	r28
    1492:	df 93       	push	r29
    1494:	82 30       	cpi	r24, 0x02	; 2
    1496:	91 05       	cpc	r25, r1
    1498:	10 f4       	brcc	.+4      	; 0x149e <malloc+0xe>
    149a:	82 e0       	ldi	r24, 0x02	; 2
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	e0 91 ff 02 	lds	r30, 0x02FF	; 0x8002ff <__flp>
    14a2:	f0 91 00 03 	lds	r31, 0x0300	; 0x800300 <__flp+0x1>
    14a6:	20 e0       	ldi	r18, 0x00	; 0
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	c0 e0       	ldi	r28, 0x00	; 0
    14ac:	d0 e0       	ldi	r29, 0x00	; 0
    14ae:	30 97       	sbiw	r30, 0x00	; 0
    14b0:	11 f1       	breq	.+68     	; 0x14f6 <malloc+0x66>
    14b2:	40 81       	ld	r20, Z
    14b4:	51 81       	ldd	r21, Z+1	; 0x01
    14b6:	48 17       	cp	r20, r24
    14b8:	59 07       	cpc	r21, r25
    14ba:	c0 f0       	brcs	.+48     	; 0x14ec <malloc+0x5c>
    14bc:	48 17       	cp	r20, r24
    14be:	59 07       	cpc	r21, r25
    14c0:	61 f4       	brne	.+24     	; 0x14da <malloc+0x4a>
    14c2:	82 81       	ldd	r24, Z+2	; 0x02
    14c4:	93 81       	ldd	r25, Z+3	; 0x03
    14c6:	20 97       	sbiw	r28, 0x00	; 0
    14c8:	19 f0       	breq	.+6      	; 0x14d0 <malloc+0x40>
    14ca:	9b 83       	std	Y+3, r25	; 0x03
    14cc:	8a 83       	std	Y+2, r24	; 0x02
    14ce:	2b c0       	rjmp	.+86     	; 0x1526 <malloc+0x96>
    14d0:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <__flp+0x1>
    14d4:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <__flp>
    14d8:	26 c0       	rjmp	.+76     	; 0x1526 <malloc+0x96>
    14da:	21 15       	cp	r18, r1
    14dc:	31 05       	cpc	r19, r1
    14de:	19 f0       	breq	.+6      	; 0x14e6 <malloc+0x56>
    14e0:	42 17       	cp	r20, r18
    14e2:	53 07       	cpc	r21, r19
    14e4:	18 f4       	brcc	.+6      	; 0x14ec <malloc+0x5c>
    14e6:	9a 01       	movw	r18, r20
    14e8:	be 01       	movw	r22, r28
    14ea:	df 01       	movw	r26, r30
    14ec:	ef 01       	movw	r28, r30
    14ee:	02 80       	ldd	r0, Z+2	; 0x02
    14f0:	f3 81       	ldd	r31, Z+3	; 0x03
    14f2:	e0 2d       	mov	r30, r0
    14f4:	dc cf       	rjmp	.-72     	; 0x14ae <malloc+0x1e>
    14f6:	21 15       	cp	r18, r1
    14f8:	31 05       	cpc	r19, r1
    14fa:	09 f1       	breq	.+66     	; 0x153e <malloc+0xae>
    14fc:	28 1b       	sub	r18, r24
    14fe:	39 0b       	sbc	r19, r25
    1500:	24 30       	cpi	r18, 0x04	; 4
    1502:	31 05       	cpc	r19, r1
    1504:	90 f4       	brcc	.+36     	; 0x152a <malloc+0x9a>
    1506:	12 96       	adiw	r26, 0x02	; 2
    1508:	8d 91       	ld	r24, X+
    150a:	9c 91       	ld	r25, X
    150c:	13 97       	sbiw	r26, 0x03	; 3
    150e:	61 15       	cp	r22, r1
    1510:	71 05       	cpc	r23, r1
    1512:	21 f0       	breq	.+8      	; 0x151c <malloc+0x8c>
    1514:	fb 01       	movw	r30, r22
    1516:	93 83       	std	Z+3, r25	; 0x03
    1518:	82 83       	std	Z+2, r24	; 0x02
    151a:	04 c0       	rjmp	.+8      	; 0x1524 <malloc+0x94>
    151c:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <__flp+0x1>
    1520:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <__flp>
    1524:	fd 01       	movw	r30, r26
    1526:	32 96       	adiw	r30, 0x02	; 2
    1528:	44 c0       	rjmp	.+136    	; 0x15b2 <malloc+0x122>
    152a:	fd 01       	movw	r30, r26
    152c:	e2 0f       	add	r30, r18
    152e:	f3 1f       	adc	r31, r19
    1530:	81 93       	st	Z+, r24
    1532:	91 93       	st	Z+, r25
    1534:	22 50       	subi	r18, 0x02	; 2
    1536:	31 09       	sbc	r19, r1
    1538:	2d 93       	st	X+, r18
    153a:	3c 93       	st	X, r19
    153c:	3a c0       	rjmp	.+116    	; 0x15b2 <malloc+0x122>
    153e:	20 91 fd 02 	lds	r18, 0x02FD	; 0x8002fd <__brkval>
    1542:	30 91 fe 02 	lds	r19, 0x02FE	; 0x8002fe <__brkval+0x1>
    1546:	23 2b       	or	r18, r19
    1548:	41 f4       	brne	.+16     	; 0x155a <malloc+0xca>
    154a:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    154e:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1552:	30 93 fe 02 	sts	0x02FE, r19	; 0x8002fe <__brkval+0x1>
    1556:	20 93 fd 02 	sts	0x02FD, r18	; 0x8002fd <__brkval>
    155a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    155e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1562:	21 15       	cp	r18, r1
    1564:	31 05       	cpc	r19, r1
    1566:	41 f4       	brne	.+16     	; 0x1578 <malloc+0xe8>
    1568:	2d b7       	in	r18, 0x3d	; 61
    156a:	3e b7       	in	r19, 0x3e	; 62
    156c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1570:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1574:	24 1b       	sub	r18, r20
    1576:	35 0b       	sbc	r19, r21
    1578:	e0 91 fd 02 	lds	r30, 0x02FD	; 0x8002fd <__brkval>
    157c:	f0 91 fe 02 	lds	r31, 0x02FE	; 0x8002fe <__brkval+0x1>
    1580:	e2 17       	cp	r30, r18
    1582:	f3 07       	cpc	r31, r19
    1584:	a0 f4       	brcc	.+40     	; 0x15ae <malloc+0x11e>
    1586:	2e 1b       	sub	r18, r30
    1588:	3f 0b       	sbc	r19, r31
    158a:	28 17       	cp	r18, r24
    158c:	39 07       	cpc	r19, r25
    158e:	78 f0       	brcs	.+30     	; 0x15ae <malloc+0x11e>
    1590:	ac 01       	movw	r20, r24
    1592:	4e 5f       	subi	r20, 0xFE	; 254
    1594:	5f 4f       	sbci	r21, 0xFF	; 255
    1596:	24 17       	cp	r18, r20
    1598:	35 07       	cpc	r19, r21
    159a:	48 f0       	brcs	.+18     	; 0x15ae <malloc+0x11e>
    159c:	4e 0f       	add	r20, r30
    159e:	5f 1f       	adc	r21, r31
    15a0:	50 93 fe 02 	sts	0x02FE, r21	; 0x8002fe <__brkval+0x1>
    15a4:	40 93 fd 02 	sts	0x02FD, r20	; 0x8002fd <__brkval>
    15a8:	81 93       	st	Z+, r24
    15aa:	91 93       	st	Z+, r25
    15ac:	02 c0       	rjmp	.+4      	; 0x15b2 <malloc+0x122>
    15ae:	e0 e0       	ldi	r30, 0x00	; 0
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	cf 01       	movw	r24, r30
    15b4:	df 91       	pop	r29
    15b6:	cf 91       	pop	r28
    15b8:	08 95       	ret

000015ba <free>:
    15ba:	0f 93       	push	r16
    15bc:	1f 93       	push	r17
    15be:	cf 93       	push	r28
    15c0:	df 93       	push	r29
    15c2:	00 97       	sbiw	r24, 0x00	; 0
    15c4:	09 f4       	brne	.+2      	; 0x15c8 <free+0xe>
    15c6:	8c c0       	rjmp	.+280    	; 0x16e0 <free+0x126>
    15c8:	fc 01       	movw	r30, r24
    15ca:	32 97       	sbiw	r30, 0x02	; 2
    15cc:	13 82       	std	Z+3, r1	; 0x03
    15ce:	12 82       	std	Z+2, r1	; 0x02
    15d0:	00 91 ff 02 	lds	r16, 0x02FF	; 0x8002ff <__flp>
    15d4:	10 91 00 03 	lds	r17, 0x0300	; 0x800300 <__flp+0x1>
    15d8:	01 15       	cp	r16, r1
    15da:	11 05       	cpc	r17, r1
    15dc:	81 f4       	brne	.+32     	; 0x15fe <free+0x44>
    15de:	20 81       	ld	r18, Z
    15e0:	31 81       	ldd	r19, Z+1	; 0x01
    15e2:	82 0f       	add	r24, r18
    15e4:	93 1f       	adc	r25, r19
    15e6:	20 91 fd 02 	lds	r18, 0x02FD	; 0x8002fd <__brkval>
    15ea:	30 91 fe 02 	lds	r19, 0x02FE	; 0x8002fe <__brkval+0x1>
    15ee:	28 17       	cp	r18, r24
    15f0:	39 07       	cpc	r19, r25
    15f2:	79 f5       	brne	.+94     	; 0x1652 <free+0x98>
    15f4:	f0 93 fe 02 	sts	0x02FE, r31	; 0x8002fe <__brkval+0x1>
    15f8:	e0 93 fd 02 	sts	0x02FD, r30	; 0x8002fd <__brkval>
    15fc:	71 c0       	rjmp	.+226    	; 0x16e0 <free+0x126>
    15fe:	d8 01       	movw	r26, r16
    1600:	40 e0       	ldi	r20, 0x00	; 0
    1602:	50 e0       	ldi	r21, 0x00	; 0
    1604:	ae 17       	cp	r26, r30
    1606:	bf 07       	cpc	r27, r31
    1608:	50 f4       	brcc	.+20     	; 0x161e <free+0x64>
    160a:	12 96       	adiw	r26, 0x02	; 2
    160c:	2d 91       	ld	r18, X+
    160e:	3c 91       	ld	r19, X
    1610:	13 97       	sbiw	r26, 0x03	; 3
    1612:	ad 01       	movw	r20, r26
    1614:	21 15       	cp	r18, r1
    1616:	31 05       	cpc	r19, r1
    1618:	09 f1       	breq	.+66     	; 0x165c <free+0xa2>
    161a:	d9 01       	movw	r26, r18
    161c:	f3 cf       	rjmp	.-26     	; 0x1604 <free+0x4a>
    161e:	9d 01       	movw	r18, r26
    1620:	da 01       	movw	r26, r20
    1622:	33 83       	std	Z+3, r19	; 0x03
    1624:	22 83       	std	Z+2, r18	; 0x02
    1626:	60 81       	ld	r22, Z
    1628:	71 81       	ldd	r23, Z+1	; 0x01
    162a:	86 0f       	add	r24, r22
    162c:	97 1f       	adc	r25, r23
    162e:	82 17       	cp	r24, r18
    1630:	93 07       	cpc	r25, r19
    1632:	69 f4       	brne	.+26     	; 0x164e <free+0x94>
    1634:	ec 01       	movw	r28, r24
    1636:	28 81       	ld	r18, Y
    1638:	39 81       	ldd	r19, Y+1	; 0x01
    163a:	26 0f       	add	r18, r22
    163c:	37 1f       	adc	r19, r23
    163e:	2e 5f       	subi	r18, 0xFE	; 254
    1640:	3f 4f       	sbci	r19, 0xFF	; 255
    1642:	31 83       	std	Z+1, r19	; 0x01
    1644:	20 83       	st	Z, r18
    1646:	8a 81       	ldd	r24, Y+2	; 0x02
    1648:	9b 81       	ldd	r25, Y+3	; 0x03
    164a:	93 83       	std	Z+3, r25	; 0x03
    164c:	82 83       	std	Z+2, r24	; 0x02
    164e:	45 2b       	or	r20, r21
    1650:	29 f4       	brne	.+10     	; 0x165c <free+0xa2>
    1652:	f0 93 00 03 	sts	0x0300, r31	; 0x800300 <__flp+0x1>
    1656:	e0 93 ff 02 	sts	0x02FF, r30	; 0x8002ff <__flp>
    165a:	42 c0       	rjmp	.+132    	; 0x16e0 <free+0x126>
    165c:	13 96       	adiw	r26, 0x03	; 3
    165e:	fc 93       	st	X, r31
    1660:	ee 93       	st	-X, r30
    1662:	12 97       	sbiw	r26, 0x02	; 2
    1664:	ed 01       	movw	r28, r26
    1666:	49 91       	ld	r20, Y+
    1668:	59 91       	ld	r21, Y+
    166a:	9e 01       	movw	r18, r28
    166c:	24 0f       	add	r18, r20
    166e:	35 1f       	adc	r19, r21
    1670:	e2 17       	cp	r30, r18
    1672:	f3 07       	cpc	r31, r19
    1674:	71 f4       	brne	.+28     	; 0x1692 <free+0xd8>
    1676:	80 81       	ld	r24, Z
    1678:	91 81       	ldd	r25, Z+1	; 0x01
    167a:	84 0f       	add	r24, r20
    167c:	95 1f       	adc	r25, r21
    167e:	02 96       	adiw	r24, 0x02	; 2
    1680:	11 96       	adiw	r26, 0x01	; 1
    1682:	9c 93       	st	X, r25
    1684:	8e 93       	st	-X, r24
    1686:	82 81       	ldd	r24, Z+2	; 0x02
    1688:	93 81       	ldd	r25, Z+3	; 0x03
    168a:	13 96       	adiw	r26, 0x03	; 3
    168c:	9c 93       	st	X, r25
    168e:	8e 93       	st	-X, r24
    1690:	12 97       	sbiw	r26, 0x02	; 2
    1692:	e0 e0       	ldi	r30, 0x00	; 0
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	d8 01       	movw	r26, r16
    1698:	12 96       	adiw	r26, 0x02	; 2
    169a:	8d 91       	ld	r24, X+
    169c:	9c 91       	ld	r25, X
    169e:	13 97       	sbiw	r26, 0x03	; 3
    16a0:	00 97       	sbiw	r24, 0x00	; 0
    16a2:	19 f0       	breq	.+6      	; 0x16aa <free+0xf0>
    16a4:	f8 01       	movw	r30, r16
    16a6:	8c 01       	movw	r16, r24
    16a8:	f6 cf       	rjmp	.-20     	; 0x1696 <free+0xdc>
    16aa:	8d 91       	ld	r24, X+
    16ac:	9c 91       	ld	r25, X
    16ae:	98 01       	movw	r18, r16
    16b0:	2e 5f       	subi	r18, 0xFE	; 254
    16b2:	3f 4f       	sbci	r19, 0xFF	; 255
    16b4:	82 0f       	add	r24, r18
    16b6:	93 1f       	adc	r25, r19
    16b8:	20 91 fd 02 	lds	r18, 0x02FD	; 0x8002fd <__brkval>
    16bc:	30 91 fe 02 	lds	r19, 0x02FE	; 0x8002fe <__brkval+0x1>
    16c0:	28 17       	cp	r18, r24
    16c2:	39 07       	cpc	r19, r25
    16c4:	69 f4       	brne	.+26     	; 0x16e0 <free+0x126>
    16c6:	30 97       	sbiw	r30, 0x00	; 0
    16c8:	29 f4       	brne	.+10     	; 0x16d4 <free+0x11a>
    16ca:	10 92 00 03 	sts	0x0300, r1	; 0x800300 <__flp+0x1>
    16ce:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <__flp>
    16d2:	02 c0       	rjmp	.+4      	; 0x16d8 <free+0x11e>
    16d4:	13 82       	std	Z+3, r1	; 0x03
    16d6:	12 82       	std	Z+2, r1	; 0x02
    16d8:	10 93 fe 02 	sts	0x02FE, r17	; 0x8002fe <__brkval+0x1>
    16dc:	00 93 fd 02 	sts	0x02FD, r16	; 0x8002fd <__brkval>
    16e0:	df 91       	pop	r29
    16e2:	cf 91       	pop	r28
    16e4:	1f 91       	pop	r17
    16e6:	0f 91       	pop	r16
    16e8:	08 95       	ret

000016ea <strnlen_P>:
    16ea:	fc 01       	movw	r30, r24
    16ec:	05 90       	lpm	r0, Z+
    16ee:	61 50       	subi	r22, 0x01	; 1
    16f0:	70 40       	sbci	r23, 0x00	; 0
    16f2:	01 10       	cpse	r0, r1
    16f4:	d8 f7       	brcc	.-10     	; 0x16ec <strnlen_P+0x2>
    16f6:	80 95       	com	r24
    16f8:	90 95       	com	r25
    16fa:	8e 0f       	add	r24, r30
    16fc:	9f 1f       	adc	r25, r31
    16fe:	08 95       	ret

00001700 <memset>:
    1700:	dc 01       	movw	r26, r24
    1702:	01 c0       	rjmp	.+2      	; 0x1706 <memset+0x6>
    1704:	6d 93       	st	X+, r22
    1706:	41 50       	subi	r20, 0x01	; 1
    1708:	50 40       	sbci	r21, 0x00	; 0
    170a:	e0 f7       	brcc	.-8      	; 0x1704 <memset+0x4>
    170c:	08 95       	ret

0000170e <strnlen>:
    170e:	fc 01       	movw	r30, r24
    1710:	61 50       	subi	r22, 0x01	; 1
    1712:	70 40       	sbci	r23, 0x00	; 0
    1714:	01 90       	ld	r0, Z+
    1716:	01 10       	cpse	r0, r1
    1718:	d8 f7       	brcc	.-10     	; 0x1710 <strnlen+0x2>
    171a:	80 95       	com	r24
    171c:	90 95       	com	r25
    171e:	8e 0f       	add	r24, r30
    1720:	9f 1f       	adc	r25, r31
    1722:	08 95       	ret

00001724 <fputc>:
    1724:	0f 93       	push	r16
    1726:	1f 93       	push	r17
    1728:	cf 93       	push	r28
    172a:	df 93       	push	r29
    172c:	fb 01       	movw	r30, r22
    172e:	23 81       	ldd	r18, Z+3	; 0x03
    1730:	21 fd       	sbrc	r18, 1
    1732:	03 c0       	rjmp	.+6      	; 0x173a <fputc+0x16>
    1734:	8f ef       	ldi	r24, 0xFF	; 255
    1736:	9f ef       	ldi	r25, 0xFF	; 255
    1738:	28 c0       	rjmp	.+80     	; 0x178a <fputc+0x66>
    173a:	22 ff       	sbrs	r18, 2
    173c:	16 c0       	rjmp	.+44     	; 0x176a <fputc+0x46>
    173e:	46 81       	ldd	r20, Z+6	; 0x06
    1740:	57 81       	ldd	r21, Z+7	; 0x07
    1742:	24 81       	ldd	r18, Z+4	; 0x04
    1744:	35 81       	ldd	r19, Z+5	; 0x05
    1746:	42 17       	cp	r20, r18
    1748:	53 07       	cpc	r21, r19
    174a:	44 f4       	brge	.+16     	; 0x175c <fputc+0x38>
    174c:	a0 81       	ld	r26, Z
    174e:	b1 81       	ldd	r27, Z+1	; 0x01
    1750:	9d 01       	movw	r18, r26
    1752:	2f 5f       	subi	r18, 0xFF	; 255
    1754:	3f 4f       	sbci	r19, 0xFF	; 255
    1756:	31 83       	std	Z+1, r19	; 0x01
    1758:	20 83       	st	Z, r18
    175a:	8c 93       	st	X, r24
    175c:	26 81       	ldd	r18, Z+6	; 0x06
    175e:	37 81       	ldd	r19, Z+7	; 0x07
    1760:	2f 5f       	subi	r18, 0xFF	; 255
    1762:	3f 4f       	sbci	r19, 0xFF	; 255
    1764:	37 83       	std	Z+7, r19	; 0x07
    1766:	26 83       	std	Z+6, r18	; 0x06
    1768:	10 c0       	rjmp	.+32     	; 0x178a <fputc+0x66>
    176a:	eb 01       	movw	r28, r22
    176c:	09 2f       	mov	r16, r25
    176e:	18 2f       	mov	r17, r24
    1770:	00 84       	ldd	r0, Z+8	; 0x08
    1772:	f1 85       	ldd	r31, Z+9	; 0x09
    1774:	e0 2d       	mov	r30, r0
    1776:	19 95       	eicall
    1778:	89 2b       	or	r24, r25
    177a:	e1 f6       	brne	.-72     	; 0x1734 <fputc+0x10>
    177c:	8e 81       	ldd	r24, Y+6	; 0x06
    177e:	9f 81       	ldd	r25, Y+7	; 0x07
    1780:	01 96       	adiw	r24, 0x01	; 1
    1782:	9f 83       	std	Y+7, r25	; 0x07
    1784:	8e 83       	std	Y+6, r24	; 0x06
    1786:	81 2f       	mov	r24, r17
    1788:	90 2f       	mov	r25, r16
    178a:	df 91       	pop	r29
    178c:	cf 91       	pop	r28
    178e:	1f 91       	pop	r17
    1790:	0f 91       	pop	r16
    1792:	08 95       	ret

00001794 <__ultoa_invert>:
    1794:	fa 01       	movw	r30, r20
    1796:	aa 27       	eor	r26, r26
    1798:	28 30       	cpi	r18, 0x08	; 8
    179a:	51 f1       	breq	.+84     	; 0x17f0 <__ultoa_invert+0x5c>
    179c:	20 31       	cpi	r18, 0x10	; 16
    179e:	81 f1       	breq	.+96     	; 0x1800 <__ultoa_invert+0x6c>
    17a0:	e8 94       	clt
    17a2:	6f 93       	push	r22
    17a4:	6e 7f       	andi	r22, 0xFE	; 254
    17a6:	6e 5f       	subi	r22, 0xFE	; 254
    17a8:	7f 4f       	sbci	r23, 0xFF	; 255
    17aa:	8f 4f       	sbci	r24, 0xFF	; 255
    17ac:	9f 4f       	sbci	r25, 0xFF	; 255
    17ae:	af 4f       	sbci	r26, 0xFF	; 255
    17b0:	b1 e0       	ldi	r27, 0x01	; 1
    17b2:	3e d0       	rcall	.+124    	; 0x1830 <__ultoa_invert+0x9c>
    17b4:	b4 e0       	ldi	r27, 0x04	; 4
    17b6:	3c d0       	rcall	.+120    	; 0x1830 <__ultoa_invert+0x9c>
    17b8:	67 0f       	add	r22, r23
    17ba:	78 1f       	adc	r23, r24
    17bc:	89 1f       	adc	r24, r25
    17be:	9a 1f       	adc	r25, r26
    17c0:	a1 1d       	adc	r26, r1
    17c2:	68 0f       	add	r22, r24
    17c4:	79 1f       	adc	r23, r25
    17c6:	8a 1f       	adc	r24, r26
    17c8:	91 1d       	adc	r25, r1
    17ca:	a1 1d       	adc	r26, r1
    17cc:	6a 0f       	add	r22, r26
    17ce:	71 1d       	adc	r23, r1
    17d0:	81 1d       	adc	r24, r1
    17d2:	91 1d       	adc	r25, r1
    17d4:	a1 1d       	adc	r26, r1
    17d6:	20 d0       	rcall	.+64     	; 0x1818 <__ultoa_invert+0x84>
    17d8:	09 f4       	brne	.+2      	; 0x17dc <__ultoa_invert+0x48>
    17da:	68 94       	set
    17dc:	3f 91       	pop	r19
    17de:	2a e0       	ldi	r18, 0x0A	; 10
    17e0:	26 9f       	mul	r18, r22
    17e2:	11 24       	eor	r1, r1
    17e4:	30 19       	sub	r19, r0
    17e6:	30 5d       	subi	r19, 0xD0	; 208
    17e8:	31 93       	st	Z+, r19
    17ea:	de f6       	brtc	.-74     	; 0x17a2 <__ultoa_invert+0xe>
    17ec:	cf 01       	movw	r24, r30
    17ee:	08 95       	ret
    17f0:	46 2f       	mov	r20, r22
    17f2:	47 70       	andi	r20, 0x07	; 7
    17f4:	40 5d       	subi	r20, 0xD0	; 208
    17f6:	41 93       	st	Z+, r20
    17f8:	b3 e0       	ldi	r27, 0x03	; 3
    17fa:	0f d0       	rcall	.+30     	; 0x181a <__ultoa_invert+0x86>
    17fc:	c9 f7       	brne	.-14     	; 0x17f0 <__ultoa_invert+0x5c>
    17fe:	f6 cf       	rjmp	.-20     	; 0x17ec <__ultoa_invert+0x58>
    1800:	46 2f       	mov	r20, r22
    1802:	4f 70       	andi	r20, 0x0F	; 15
    1804:	40 5d       	subi	r20, 0xD0	; 208
    1806:	4a 33       	cpi	r20, 0x3A	; 58
    1808:	18 f0       	brcs	.+6      	; 0x1810 <__ultoa_invert+0x7c>
    180a:	49 5d       	subi	r20, 0xD9	; 217
    180c:	31 fd       	sbrc	r19, 1
    180e:	40 52       	subi	r20, 0x20	; 32
    1810:	41 93       	st	Z+, r20
    1812:	02 d0       	rcall	.+4      	; 0x1818 <__ultoa_invert+0x84>
    1814:	a9 f7       	brne	.-22     	; 0x1800 <__ultoa_invert+0x6c>
    1816:	ea cf       	rjmp	.-44     	; 0x17ec <__ultoa_invert+0x58>
    1818:	b4 e0       	ldi	r27, 0x04	; 4
    181a:	a6 95       	lsr	r26
    181c:	97 95       	ror	r25
    181e:	87 95       	ror	r24
    1820:	77 95       	ror	r23
    1822:	67 95       	ror	r22
    1824:	ba 95       	dec	r27
    1826:	c9 f7       	brne	.-14     	; 0x181a <__ultoa_invert+0x86>
    1828:	00 97       	sbiw	r24, 0x00	; 0
    182a:	61 05       	cpc	r22, r1
    182c:	71 05       	cpc	r23, r1
    182e:	08 95       	ret
    1830:	9b 01       	movw	r18, r22
    1832:	ac 01       	movw	r20, r24
    1834:	0a 2e       	mov	r0, r26
    1836:	06 94       	lsr	r0
    1838:	57 95       	ror	r21
    183a:	47 95       	ror	r20
    183c:	37 95       	ror	r19
    183e:	27 95       	ror	r18
    1840:	ba 95       	dec	r27
    1842:	c9 f7       	brne	.-14     	; 0x1836 <__ultoa_invert+0xa2>
    1844:	62 0f       	add	r22, r18
    1846:	73 1f       	adc	r23, r19
    1848:	84 1f       	adc	r24, r20
    184a:	95 1f       	adc	r25, r21
    184c:	a0 1d       	adc	r26, r0
    184e:	08 95       	ret

00001850 <_exit>:
    1850:	f8 94       	cli

00001852 <__stop_program>:
    1852:	ff cf       	rjmp	.-2      	; 0x1852 <__stop_program>
