
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121975                       # Number of seconds simulated
sim_ticks                                121975079611                       # Number of ticks simulated
final_tick                               1176541606702                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99920                       # Simulator instruction rate (inst/s)
host_op_rate                                   129510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3796887                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906128                       # Number of bytes of host memory used
host_seconds                                 32125.03                       # Real time elapsed on the host
sim_insts                                  3209918016                       # Number of instructions simulated
sim_ops                                    4160499815                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1089024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1581056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       724992                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3400320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1442688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1442688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12352                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5664                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26565                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11271                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11271                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8928250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12962123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5943771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27877170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13642                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              43025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11827727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11827727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11827727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8928250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12962123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5943771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39704897                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146428668                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22756984                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18758924                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029452                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9285017                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8720400                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2386905                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89480                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110864086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125018839                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22756984                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107305                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26117042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6009192                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3188282                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12859736                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1680592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144115401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.065164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.485406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       117998359     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1348842      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1918211      1.33%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2523599      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829619      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108223      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213999      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1789536      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12385013      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144115401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155413                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.853787                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109641663                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4818745                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25648949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60282                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3945756                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3635776                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150857424                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3945756                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110396875                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1085782                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2370784                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24957006                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1359193                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149857885                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          819                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273852                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       562201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          618                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    208987406                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700079363                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700079363                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38238369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22900                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4105363                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14230755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7400901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122628                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1613601                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145679149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39535                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136334663                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20957379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49454075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144115401                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505991                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86440799     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23221894     16.11%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12858255      8.92%     85.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8302826      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7628645      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3038530      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843991      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527083      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253378      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144115401                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65639     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96511     33.43%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126513     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114466275     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2081391      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12426187      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7344141      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136334663                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.931065                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288663                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417100345                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166676405                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133741675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136623326                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334203                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2962827                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178457                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3945756                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         815892                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111142                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145718684                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1330006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14230755                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7400901                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22867                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1192946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1147332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2340278                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134497752                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12258222                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1836908                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19600917                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844606                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7342695                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.918521                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133741963                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133741675                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78327190                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212794915                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.913357                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368088                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22822978                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2062659                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140169645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.876826                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.683771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90349462     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23955054     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9407625      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4841210      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4222439      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2028503      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1758466      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827666      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779220      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140169645                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779220                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283117826                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295400626                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2313267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.464287                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.464287                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.682926                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.682926                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606027137                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185551659                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141317972                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146428668                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21732288                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19048641                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1692712                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10775959                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10491613                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1511132                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        53002                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114609897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120812735                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21732288                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12002745                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24571380                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5534528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1849402                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13062915                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1067467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144862594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120291214     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1234024      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2261593      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1895560      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3482669      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3766421      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          819756      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          642734      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10468623      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144862594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148416                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.825062                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113725888                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2919928                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24365670                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3826872                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2330510                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5045                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136304675                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1304                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3826872                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       114180937                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1353721                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       760781                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23923127                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       817146                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     135339628                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         85775                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       492324                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    179717390                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    614056667                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    614056667                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    145025646                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34691732                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        19302                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9656                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2595708                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22551102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4370833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        80213                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       973013                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133768663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        19302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125684577                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       101484                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22155407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47563780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144862594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     92555265     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21299392     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10691129      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7021416      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7314483      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3785586      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1694336      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       421095      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79892      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144862594                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         314423     60.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131076     25.01%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78556     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     99196476     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1051655      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9646      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21087197     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4339603      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125684577                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.858333                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             524055                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004170                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396857284                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155943679                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122844028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126208632                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       234844                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4072189                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134721                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3826872                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         882381                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50020                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133787965                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22551102                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4370833                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9656                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       818464                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1006346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1824810                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124335297                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20762506                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1349277                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            25101912                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19153027                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4339406                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.849119                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122954778                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122844028                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70956731                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        168402593                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838934                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421352                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97457953                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110690511                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23098373                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        19292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1697335                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141035722                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     99929954     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15946780     11.31%     82.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11532578      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2578770      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2933279      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1040026      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4354457      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       876747      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1843131      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141035722                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97457953                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110690511                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22715020                       # Number of memory references committed
system.switch_cpus1.commit.loads             18478908                       # Number of loads committed
system.switch_cpus1.commit.membars               9646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17335588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         96620952                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1494636                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1843131                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272981475                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271404734                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1566074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97457953                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110690511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97457953                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.502480                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.502480                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.665566                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.665566                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575274966                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      161358516                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143032813                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         19292                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146428668                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24547014                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19914530                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2097050                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10128653                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9455467                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2643849                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96658                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107290420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134182416                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24547014                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12099316                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29561868                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6834938                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2746986                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12532168                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1648231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144310417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.542513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114748549     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2081649      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3824205      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3454204      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2203870      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1793875      1.24%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1046321      0.73%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1089306      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14068438      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144310417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167638                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916367                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106202914                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4167723                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29179215                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49643                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4710911                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4244094                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162473691                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4710911                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107059110                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1100695                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1855157                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28352982                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1231552                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160685896                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        231009                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       533262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    227245129                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    748284708                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    748284708                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    179882793                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47362279                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35424                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17712                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4432107                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15282751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7553649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        86973                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1684060                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157670266                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146465097                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       164366                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27705300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60945341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    144310417                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.014931                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560496                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82966121     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25244459     17.49%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13273186      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7671848      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8494920      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3157103      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2795883      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       536947      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       169950      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144310417                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         585851     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124472     14.56%     83.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144502     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123345244     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2072197      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17712      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13515596      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7514348      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146465097                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000249                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             854825                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    438259797                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    185411209                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143251035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147319922                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       282420                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3555974                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       124754                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4710911                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         716160                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       108911                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157705691                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15282751                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7553649                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17712                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1170978                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176039                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2347017                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144046598                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12980757                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2418494                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20494743                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20500341                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7513986                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983732                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143381914                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143251035                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83613584                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        234859503                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978299                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356015                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104763642                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128995033                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28711074                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2123392                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139599506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924036                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86535025     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24587422     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12212047      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4144387      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5118441      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1787448      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1267048      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1044440      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2903248      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139599506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104763642                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128995033                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19155664                       # Number of memory references committed
system.switch_cpus2.commit.loads             11726769                       # Number of loads committed
system.switch_cpus2.commit.membars              17712                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18619041                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116214683                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2660552                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2903248                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           294402365                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          320123335                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2118251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104763642                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128995033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104763642                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397705                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397705                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715459                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715459                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648582260                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200519493                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      151307134                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35424                       # number of misc regfile writes
system.l2.replacements                          26566                       # number of replacements
system.l2.tagsinuse                      32767.973039                       # Cycle average of tags in use
system.l2.total_refs                           868592                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59334                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.639027                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1029.805743                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.165775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4049.942332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.602191                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5885.613194                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.841718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2723.440860                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6371.522797                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7634.176838                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5037.861592                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.123594                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000385                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.179615                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.083113                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.194443                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.232977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.153743                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43855                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35696                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35073                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  114624                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44065                       # number of Writeback hits
system.l2.Writeback_hits::total                 44065                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43855                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35073                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114624                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43855                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35696                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35073                       # number of overall hits
system.l2.overall_hits::total                  114624                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8503                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12352                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5664                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26560                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5664                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26565                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8508                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12352                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5664                       # number of overall misses
system.l2.overall_misses::total                 26565                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2238719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1700950464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2371119                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2458283466                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2331242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1171891736                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5338066746                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1183213                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1183213                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2238719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1702133677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2371119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2458283466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2331242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1171891736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5339249959                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2238719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1702133677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2371119                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2458283466                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2331242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1171891736                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5339249959                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        48048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        40737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141184                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44065                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44065                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        48048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        40737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               141189                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        48048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        40737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              141189                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.162401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.257076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.188123                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.162481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.257076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.188152                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.162481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.257076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.188152                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200041.216512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169365.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199019.062986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 166517.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 206901.789548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200981.428690                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 236642.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 236642.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200062.726493                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169365.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199019.062986                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 166517.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 206901.789548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200988.140749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200062.726493                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169365.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199019.062986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 166517.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 206901.789548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200988.140749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11271                       # number of writebacks
system.l2.writebacks::total                     11271                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5664                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26560                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5664                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26565                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26565                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1205357894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1555535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1738544011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1514288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    842083787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3790536427                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       891465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       891465                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1206249359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1555535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1738544011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1514288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    842083787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3791427892                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1206249359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1555535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1738544011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1514288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    842083787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3791427892                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.162401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.188123                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.162481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.257076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.188152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.162481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.257076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188152                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 141756.779254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111109.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140750.000891                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 108163.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148672.984993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142715.979932                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       178293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       178293                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 141778.250940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111109.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140750.000891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 108163.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 148672.984993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142722.676153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 141778.250940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111109.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140750.000891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 108163.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 148672.984993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142722.676153                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996264                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012867337                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042071.243952                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996264                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12859720                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12859720                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12859720                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12859720                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12859720                       # number of overall hits
system.cpu0.icache.overall_hits::total       12859720                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12859736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12859736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12859736                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12859736                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12859736                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12859736                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52363                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172318225                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52619                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3274.828959                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.281154                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.718846                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911255                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088745                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9125651                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9125651                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185150                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185150                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17586                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17586                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16310801                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16310801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16310801                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16310801                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151946                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151946                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2952                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2952                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154898                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154898                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154898                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154898                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16368136952                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16368136952                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    440591925                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    440591925                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16808728877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16808728877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16808728877                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16808728877                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9277597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9277597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16465699                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16465699                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16465699                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16465699                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016378                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016378                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000411                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009407                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009407                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009407                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009407                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107723.381675                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107723.381675                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 149252.007114                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 149252.007114                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108514.821863                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108514.821863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108514.821863                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108514.821863                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       466506                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        77751                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23985                       # number of writebacks
system.cpu0.dcache.writebacks::total            23985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        99588                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        99588                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2947                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2947                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102535                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102535                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52358                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52358                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52363                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4649437148                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4649437148                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1224713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1224713                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4650661861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4650661861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4650661861                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4650661861                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003180                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003180                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88800.892853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88800.892853                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 244942.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 244942.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88815.802399                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88815.802399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88815.802399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88815.802399                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.927619                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921048821                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702493.199630                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.927619                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022320                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866871                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13062899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13062899                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13062899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13062899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13062899                       # number of overall hits
system.cpu1.icache.overall_hits::total       13062899                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2816023                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2816023                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2816023                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2816023                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2816023                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2816023                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13062915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13062915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13062915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13062915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13062915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13062915                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176001.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176001.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176001.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176001.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176001.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176001.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2487519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2487519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2487519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2487519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2487519                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2487519                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177679.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177679.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177679.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177679.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177679.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177679.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48048                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227330412                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48304                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4706.244038                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.306467                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.693533                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.833228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.166772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18791848                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18791848                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4216804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4216804                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9661                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9646                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9646                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     23008652                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        23008652                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     23008652                       # number of overall hits
system.cpu1.dcache.overall_hits::total       23008652                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176637                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176637                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176637                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176637                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176637                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176637                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20560148872                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20560148872                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20560148872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20560148872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20560148872                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20560148872                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18968485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18968485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4216804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4216804                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9646                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9646                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     23185289                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23185289                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     23185289                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23185289                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009312                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007618                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007618                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007618                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007618                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116397.747199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116397.747199                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116397.747199                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116397.747199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116397.747199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116397.747199                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10753                       # number of writebacks
system.cpu1.dcache.writebacks::total            10753                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128589                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128589                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128589                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128589                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128589                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128589                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48048                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48048                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48048                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4894656644                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4894656644                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4894656644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4894656644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4894656644                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4894656644                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002072                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002072                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002072                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002072                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101870.143273                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101870.143273                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101870.143273                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101870.143273                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101870.143273                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101870.143273                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996719                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012282413                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2186355.103672                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996719                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12532152                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12532152                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12532152                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12532152                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12532152                       # number of overall hits
system.cpu2.icache.overall_hits::total       12532152                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2918349                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2918349                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2918349                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2918349                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2918349                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2918349                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12532168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12532168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12532168                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12532168                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12532168                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12532168                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 182396.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 182396.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 182396.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 182396.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 182396.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 182396.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2447442                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2447442                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2447442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2447442                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2447442                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2447442                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 174817.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 174817.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 174817.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 174817.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 174817.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 174817.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40737                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168804320                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40993                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4117.881590                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.615352                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.384648                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904747                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095253                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9764049                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9764049                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7394044                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7394044                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17712                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17712                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17158093                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17158093                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17158093                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17158093                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123236                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123236                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123236                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123236                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123236                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123236                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13429905266                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13429905266                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13429905266                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13429905266                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13429905266                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13429905266                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9887285                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9887285                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7394044                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7394044                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17281329                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17281329                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17281329                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17281329                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012464                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007131                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007131                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108977.127349                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108977.127349                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108977.127349                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108977.127349                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108977.127349                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108977.127349                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9327                       # number of writebacks
system.cpu2.dcache.writebacks::total             9327                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82499                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82499                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82499                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82499                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82499                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82499                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40737                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40737                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40737                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40737                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40737                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3506972528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3506972528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3506972528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3506972528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3506972528                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3506972528                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86088.139235                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86088.139235                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86088.139235                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86088.139235                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86088.139235                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86088.139235                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
