// Seed: 3966332785
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge 1) begin
    id_3 = id_3;
  end
  assign id_3 = 1'b0;
  tri1 id_4;
  wire id_5;
  supply0 id_6 = id_6;
  wire id_7;
  assign id_4 = 1;
  assign id_4 = id_6;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply1 id_7
);
  wor id_9;
  wire id_10, id_11;
  module_0(
      id_11, id_11, id_11
  );
  initial id_9 = id_0;
endmodule
