INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Martin/VHDL/UART_RX/UART_RX.srcs/sources_1/new/RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Martin/VHDL/UART_RX/UART_RX.srcs/sources_1/new/Top_Module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Martin/VHDL/UART_RX/UART_RX.srcs/sources_1/new/file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FileREADER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Martin/VHDL/UART_RX/UART_RX.srcs/sim_1/new/FULL_RX_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FULL_RX_TB'
