# My-VLSI-journey
2nd‑year ECE VLSI Learning Diaries — Verilog RTL projects, FSM/ALU/UART, Git‑commit history.
