fpga_timing: timing0 {
    clock-frequency = <90000000>;
    hactive = <1280>;
    vactive = <1080>;
    hback-porch = <120>;
    hfront-porch = <160>;
    vback-porch = <15>;
    vfront-porch = <15>;
    hsync-len = <40>;
    vsync-len = <15>;

    hsync-active = <1>;
    vsync-active = <1>;
    de-active = <1>;
    pixelclk-active = <1>;
};

cat /sys/kernel/debug/dri/0/summary

cat /sys/kernel/debug/clk/clk_summary
cat /sys/kernel/debug/clk/clk_summary | grep vop
cat /sys/kernel/debug/clk/dclk_vop/clk_rate

echo 92000000 > /sys/kernel/debug/clk/dclk_vop/clk_rate