19:44:53 INFO  : Registering command handlers for SDK TCF services
19:44:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
19:44:57 INFO  : XSCT server has started successfully.
19:44:59 INFO  : Successfully done setting XSCT server connection channel  
19:44:59 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
19:44:59 INFO  : Successfully done setting SDK workspace  
20:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:39:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
20:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:39:49 INFO  : 'fpga -state' command is executed.
20:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:39:50 INFO  : 'jtag frequency' command is executed.
20:39:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:50 INFO  : Context for 'APU' is selected.
20:39:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:50 INFO  : Context for 'APU' is selected.
20:39:50 INFO  : 'stop' command is executed.
20:39:50 INFO  : 'ps7_init' command is executed.
20:39:50 INFO  : 'ps7_post_config' command is executed.
20:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:50 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:51 INFO  : Memory regions updated for context APU
20:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:51 INFO  : 'con' command is executed.
20:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:39:51 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:40:33 INFO  : Disconnected from the channel tcfchan#1.
20:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:40:35 INFO  : 'fpga -state' command is executed.
20:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:35 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:40:35 INFO  : 'jtag frequency' command is executed.
20:40:35 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:35 INFO  : Context for 'APU' is selected.
20:40:37 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:37 INFO  : Context for 'APU' is selected.
20:40:37 INFO  : 'stop' command is executed.
20:40:37 INFO  : 'ps7_init' command is executed.
20:40:37 INFO  : 'ps7_post_config' command is executed.
20:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:37 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:38 INFO  : Memory regions updated for context APU
20:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:38 INFO  : 'con' command is executed.
20:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:40:38 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:41:29 INFO  : Disconnected from the channel tcfchan#2.
20:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
20:41:30 INFO  : 'fpga -state' command is executed.
20:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:30 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
20:41:30 INFO  : 'jtag frequency' command is executed.
20:41:30 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:30 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
20:41:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:32 INFO  : Context for 'APU' is selected.
20:41:32 INFO  : 'stop' command is executed.
20:41:33 INFO  : 'ps7_init' command is executed.
20:41:33 INFO  : 'ps7_post_config' command is executed.
20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:33 INFO  : Memory regions updated for context APU
20:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:33 INFO  : 'con' command is executed.
20:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

20:41:33 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
20:41:51 INFO  : Disconnected from the channel tcfchan#3.
10:03:30 INFO  : Registering command handlers for SDK TCF services
10:03:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
10:03:33 INFO  : XSCT server has started successfully.
10:03:33 INFO  : Successfully done setting XSCT server connection channel  
10:03:33 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
10:03:33 INFO  : Successfully done setting SDK workspace  
10:03:33 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
10:03:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1524943106572,  Project:1524937343414
10:03:36 INFO  : The hardware specification for project 'simple_led_wrapper_hw_platform_0' is different from C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
10:03:36 INFO  : Copied contents of C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf into \simple_led_wrapper_hw_platform_0\system.hdf.
10:03:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:03:42 INFO  : 
10:03:43 INFO  : Updating hardware inferred compiler options for simple_start_gpio.
10:03:43 INFO  : Clearing existing target manager status.
10:07:44 INFO  : No changes in MSS file content so not generating sources.
10:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
10:49:08 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
10:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
10:49:16 INFO  : 'fpga -state' command is executed.
10:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:16 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
10:49:16 INFO  : 'jtag frequency' command is executed.
10:49:16 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:49:16 INFO  : Context for 'APU' is selected.
10:49:16 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
10:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:16 INFO  : Context for 'APU' is selected.
10:49:16 INFO  : 'stop' command is executed.
10:49:17 INFO  : 'ps7_init' command is executed.
10:49:17 INFO  : 'ps7_post_config' command is executed.
10:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:17 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:17 INFO  : Memory regions updated for context APU
10:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:17 INFO  : 'con' command is executed.
10:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

10:49:17 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
10:49:42 INFO  : Disconnected from the channel tcfchan#1.
15:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:15:42 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
15:15:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:15:50 INFO  : 'fpga -state' command is executed.
15:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:50 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:15:50 INFO  : 'jtag frequency' command is executed.
15:15:50 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:50 INFO  : Context for 'APU' is selected.
15:15:50 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:50 INFO  : Context for 'APU' is selected.
15:15:50 INFO  : 'stop' command is executed.
15:15:51 INFO  : 'ps7_init' command is executed.
15:15:51 INFO  : 'ps7_post_config' command is executed.
15:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:52 INFO  : Memory regions updated for context APU
15:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:52 INFO  : 'con' command is executed.
15:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:15:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:16:52 INFO  : Disconnected from the channel tcfchan#2.
15:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:25:58 INFO  : 'fpga -state' command is executed.
15:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:59 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:25:59 INFO  : 'jtag frequency' command is executed.
15:25:59 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:59 INFO  : Context for 'APU' is selected.
15:25:59 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:59 INFO  : Context for 'APU' is selected.
15:25:59 INFO  : 'stop' command is executed.
15:26:00 INFO  : 'ps7_init' command is executed.
15:26:00 INFO  : 'ps7_post_config' command is executed.
15:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:02 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:02 INFO  : Memory regions updated for context APU
15:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:03 INFO  : 'con' command is executed.
15:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:26:03 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:26:55 INFO  : Disconnected from the channel tcfchan#3.
15:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:27:00 INFO  : 'fpga -state' command is executed.
15:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:00 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:27:00 INFO  : 'jtag frequency' command is executed.
15:27:00 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:00 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:00 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : 'stop' command is executed.
15:27:01 INFO  : 'ps7_init' command is executed.
15:27:01 INFO  : 'ps7_post_config' command is executed.
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:02 INFO  : Memory regions updated for context APU
15:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:02 INFO  : 'con' command is executed.
15:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:27:02 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:28:02 INFO  : Disconnected from the channel tcfchan#4.
15:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
15:33:47 INFO  : 'fpga -state' command is executed.
15:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:48 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
15:33:48 INFO  : 'jtag frequency' command is executed.
15:33:48 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:49 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
15:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:49 INFO  : Context for 'APU' is selected.
15:33:49 INFO  : 'stop' command is executed.
15:33:51 INFO  : 'ps7_init' command is executed.
15:33:51 INFO  : 'ps7_post_config' command is executed.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:52 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:52 INFO  : Memory regions updated for context APU
15:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:52 INFO  : 'con' command is executed.
15:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

15:33:52 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
15:35:37 INFO  : Disconnected from the channel tcfchan#5.
16:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:19:14 INFO  : 'fpga -state' command is executed.
16:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:14 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:19:14 INFO  : 'jtag frequency' command is executed.
16:19:14 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:15 INFO  : Context for 'APU' is selected.
16:19:15 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:16 INFO  : Context for 'APU' is selected.
16:19:16 INFO  : 'stop' command is executed.
16:19:17 INFO  : 'ps7_init' command is executed.
16:19:17 INFO  : 'ps7_post_config' command is executed.
16:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:18 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:18 INFO  : Memory regions updated for context APU
16:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:18 INFO  : 'con' command is executed.
16:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:19:18 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:20:13 INFO  : Disconnected from the channel tcfchan#6.
16:36:32 INFO  : Registering command handlers for SDK TCF services
16:36:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\temp_xsdb_launch_script.tcl
16:36:35 INFO  : XSCT server has started successfully.
16:36:35 INFO  : Successfully done setting XSCT server connection channel  
16:36:35 INFO  : Processing command line option -hwspec C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper.hdf.
16:36:35 INFO  : Successfully done setting SDK workspace  
16:36:35 INFO  : Checking for hwspec changes in the project simple_led_wrapper_hw_platform_0.
16:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:37:25 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:37:36 INFO  : 'fpga -state' command is executed.
16:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:36 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:37:36 INFO  : 'jtag frequency' command is executed.
16:37:36 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:36 INFO  : Context for 'APU' is selected.
16:37:36 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:36 INFO  : Context for 'APU' is selected.
16:37:36 INFO  : 'stop' command is executed.
16:37:37 INFO  : 'ps7_init' command is executed.
16:37:37 INFO  : 'ps7_post_config' command is executed.
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:37 INFO  : Memory regions updated for context APU
16:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:37 INFO  : 'con' command is executed.
16:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:37:37 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:42:26 INFO  : Disconnected from the channel tcfchan#1.
16:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:46:13 INFO  : 'fpga -state' command is executed.
16:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:13 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:46:13 INFO  : 'jtag frequency' command is executed.
16:46:13 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:14 INFO  : Context for 'APU' is selected.
16:46:14 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:15 INFO  : Context for 'APU' is selected.
16:46:15 INFO  : 'stop' command is executed.
16:46:16 INFO  : 'ps7_init' command is executed.
16:46:16 INFO  : 'ps7_post_config' command is executed.
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:18 INFO  : Memory regions updated for context APU
16:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : 'con' command is executed.
16:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:46:18 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:47:05 INFO  : Disconnected from the channel tcfchan#2.
16:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:47:21 INFO  : FPGA configured successfully with bitstream "C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/simple_led_wrapper.bit"
16:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279778149A" && level==0} -index 1' command is executed.
16:48:40 INFO  : 'fpga -state' command is executed.
16:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:40 INFO  : Jtag cable 'Digilent Zybo 210279778149A' is selected.
16:48:40 INFO  : 'jtag frequency' command is executed.
16:48:40 INFO  : Sourcing of 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:41 INFO  : Context for 'APU' is selected.
16:48:41 INFO  : Hardware design information is loaded from 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf'.
16:48:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:41 INFO  : Context for 'APU' is selected.
16:48:41 INFO  : 'stop' command is executed.
16:48:42 INFO  : 'ps7_init' command is executed.
16:48:42 INFO  : 'ps7_post_config' command is executed.
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : The application 'C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
loadhw -hw C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_led_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
dow C:/Users/bop/Documents/GitHub/FPGA/simle_start/simle_start.sdk/simple_start_gpio/Debug/simple_start_gpio.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:42 INFO  : Memory regions updated for context APU
16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : 'con' command is executed.
16:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279778149A"} -index 0
con
----------------End of Script----------------

16:48:42 INFO  : Launch script is exported to file 'C:\Users\bop\Documents\GitHub\FPGA\simle_start\simle_start.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_simple_start_gpio.elf_on_local.tcl'
16:50:13 INFO  : Disconnected from the channel tcfchan#3.
