{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676036776111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676036776111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 10:46:15 2023 " "Processing started: Fri Feb 10 10:46:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676036776111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036776111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036776111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676036776627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676036776627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/decodificadorab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/decodificadorab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorAB " "Found entity 1: DecodificadorAB" {  } { { "Blocos/DecodificadorAB.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/DecodificadorAB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Blocos/Decodificador.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/projfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/projfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projFinal " "Found entity 1: projFinal" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/transformavetorde4para5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/transformavetorde4para5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TransformaVetorDe4Para5Bits " "Found entity 1: TransformaVetorDe4Para5Bits" {  } { { "Blocos/TransformaVetorDe4Para5Bits.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/TransformaVetorDe4Para5Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/subtratorcompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/subtratorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubtratorCompleto " "Found entity 1: SubtratorCompleto" {  } { { "Blocos/SubtratorCompleto.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SubtratorCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/somaumbit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/somaumbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomaUmBit " "Found entity 1: SomaUmBit" {  } { { "Blocos/SomaUmBit.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomaUmBit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/somabitscomsinalcomp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/somabitscomsinalcomp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomaBitsComSinalComp " "Found entity 1: SomaBitsComSinalComp" {  } { { "Blocos/SomaBitsComSinalComp.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomaBitsComSinalComp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/negadordesinalpara5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/negadordesinalpara5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NegadorDeSinalPara5Bits " "Found entity 1: NegadorDeSinalPara5Bits" {  } { { "Blocos/NegadorDeSinalPara5Bits.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/NegadorDeSinalPara5Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/muxparacompoubin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/muxparacompoubin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MuxParaCompOuBin " "Found entity 1: MuxParaCompOuBin" {  } { { "Blocos/MuxParaCompOuBin.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/MuxParaCompOuBin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/menormodulo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/menormodulo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 menorModulo " "Found entity 1: menorModulo" {  } { { "Blocos/menorModulo.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/menorModulo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/menor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/menor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 menor " "Found entity 1: menor" {  } { { "Blocos/menor.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/menor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/maiormodulo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/maiormodulo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maiorModulo " "Found entity 1: maiorModulo" {  } { { "Blocos/maiorModulo.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/maiorModulo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/maior.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/maior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maior " "Found entity 1: maior" {  } { { "Blocos/maior.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/maior.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/iszero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/iszero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isZero " "Found entity 1: isZero" {  } { { "Blocos/isZero.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/isZero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/igual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/igual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 igual " "Found entity 1: igual" {  } { { "Blocos/igual.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/igual.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/complemento2para5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/complemento2para5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2Para5Bits " "Found entity 1: Complemento2Para5Bits" {  } { { "Blocos/Complemento2Para5Bits.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/Complemento2Para5Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/complemento2deb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/complemento2deb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2DeB " "Found entity 1: Complemento2DeB" {  } { { "Blocos/Complemento2DeB.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/Complemento2DeB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/comparadorbasico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/comparadorbasico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorBasico " "Found entity 1: comparadorBasico" {  } { { "Blocos/comparadorBasico.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/comparadorBasico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/analisadordozeropara4bitsesinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/analisadordozeropara4bitsesinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AnalisadorDoZeroPara4BitsESinal " "Found entity 1: AnalisadorDoZeroPara4BitsESinal" {  } { { "Blocos/AnalisadorDoZeroPara4BitsESinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/AnalisadorDoZeroPara4BitsESinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/a_xor_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/a_xor_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_xor_B " "Found entity 1: A_xor_B" {  } { { "Blocos/A_xor_B.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/A_xor_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/a_and_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/a_and_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A_and_B " "Found entity 1: A_and_B" {  } { { "Blocos/A_and_B.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/A_and_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/somadorcompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "Blocos/SomadorCompleto.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomadorCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/projbase.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/projbase.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projBase " "Found entity 1: projBase" {  } { { "Blocos/projBase.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/projbase2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/projbase2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projBase2 " "Found entity 1: projBase2" {  } { { "Blocos/projBase2.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676036785486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036785486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projFinal " "Elaborating entity \"projFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676036785533 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "A " "Found inconsistent dimensions for element \"A\"" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 120 -200 80 137 "A\[4..0\]" "" } { 24 64 81 136 "A\[4..0\]" "" } { 264 976 1152 280 "A" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785533 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "B " "Found inconsistent dimensions for element \"B\"" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 136 -200 96 153 "B\[4..0\]" "" } { 40 80 97 152 "B\[4..0\]" "" } { 304 976 1152 320 "B" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785533 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4..0\] A4..0 " "Converted element name(s) from \"A\[4..0\]\" to \"A4..0\"" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 120 -200 80 137 "A\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1676036785533 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[4..0\] A4..0 " "Converted element name(s) from \"A\[4..0\]\" to \"A4..0\"" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 24 64 81 136 "A\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1676036785533 ""}  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 120 -200 80 137 "A\[4..0\]" "" } { 24 64 81 136 "A\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1676036785533 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4..0\] B4..0 " "Converted element name(s) from \"B\[4..0\]\" to \"B4..0\"" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 136 -200 96 153 "B\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1676036785533 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4..0\] B4..0 " "Converted element name(s) from \"B\[4..0\]\" to \"B4..0\"" {  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 40 80 97 152 "B\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1676036785533 ""}  } { { "Blocos/projFinal.bdf" "" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 136 -200 96 153 "B\[4..0\]" "" } { 40 80 97 152 "B\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1676036785533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projBase2 projBase2:inst " "Elaborating entity \"projBase2\" for hierarchy \"projBase2:inst\"" {  } { { "Blocos/projFinal.bdf" "inst" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 104 104 304 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projBase projBase2:inst\|projBase:inst27 " "Elaborating entity \"projBase\" for hierarchy \"projBase2:inst\|projBase:inst27\"" {  } { { "Blocos/projBase2.bdf" "inst27" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase2.bdf" { { 192 416 576 416 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\"" {  } { { "Blocos/projBase.bdf" "inst1" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 88 96 312 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxParaCompOuBin projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|MuxParaCompOuBin:inst4 " "Elaborating entity \"MuxParaCompOuBin\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|MuxParaCompOuBin:inst4\"" {  } { { "Blocos/SomadorCompleto.bdf" "inst4" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomadorCompleto.bdf" { { 184 1448 1648 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomaBitsComSinalComp projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|SomaBitsComSinalComp:inst " "Elaborating entity \"SomaBitsComSinalComp\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|SomaBitsComSinalComp:inst\"" {  } { { "Blocos/SomadorCompleto.bdf" "inst" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomadorCompleto.bdf" { { 168 1016 1168 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomaUmBit projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|SomaBitsComSinalComp:inst\|SomaUmBit:SomaBit5 " "Elaborating entity \"SomaUmBit\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|SomaBitsComSinalComp:inst\|SomaUmBit:SomaBit5\"" {  } { { "Blocos/SomaBitsComSinalComp.bdf" "SomaBit5" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomaBitsComSinalComp.bdf" { { 616 2096 2264 712 "SomaBit5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AnalisadorDoZeroPara4BitsESinal projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|AnalisadorDoZeroPara4BitsESinal:inst2 " "Elaborating entity \"AnalisadorDoZeroPara4BitsESinal\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|AnalisadorDoZeroPara4BitsESinal:inst2\"" {  } { { "Blocos/SomadorCompleto.bdf" "inst2" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomadorCompleto.bdf" { { 24 -128 104 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransformaVetorDe4Para5Bits projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|TransformaVetorDe4Para5Bits:inst8 " "Elaborating entity \"TransformaVetorDe4Para5Bits\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|TransformaVetorDe4Para5Bits:inst8\"" {  } { { "Blocos/SomadorCompleto.bdf" "inst8" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomadorCompleto.bdf" { { 24 216 408 120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2Para5Bits projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|Complemento2Para5Bits:inst13 " "Elaborating entity \"Complemento2Para5Bits\" for hierarchy \"projBase2:inst\|projBase:inst27\|SomadorCompleto:inst1\|Complemento2Para5Bits:inst13\"" {  } { { "Blocos/SomadorCompleto.bdf" "inst13" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SomadorCompleto.bdf" { { 56 488 664 152 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubtratorCompleto projBase2:inst\|projBase:inst27\|SubtratorCompleto:inst2 " "Elaborating entity \"SubtratorCompleto\" for hierarchy \"projBase2:inst\|projBase:inst27\|SubtratorCompleto:inst2\"" {  } { { "Blocos/projBase.bdf" "inst2" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 184 96 296 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NegadorDeSinalPara5Bits projBase2:inst\|projBase:inst27\|SubtratorCompleto:inst2\|NegadorDeSinalPara5Bits:inst5 " "Elaborating entity \"NegadorDeSinalPara5Bits\" for hierarchy \"projBase2:inst\|projBase:inst27\|SubtratorCompleto:inst2\|NegadorDeSinalPara5Bits:inst5\"" {  } { { "Blocos/SubtratorCompleto.bdf" "inst5" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/SubtratorCompleto.bdf" { { 96 336 528 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2DeB projBase2:inst\|projBase:inst27\|Complemento2DeB:inst3 " "Elaborating entity \"Complemento2DeB\" for hierarchy \"projBase2:inst\|projBase:inst27\|Complemento2DeB:inst3\"" {  } { { "Blocos/projBase.bdf" "inst3" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 280 96 296 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igual projBase2:inst\|projBase:inst27\|igual:inst4 " "Elaborating entity \"igual\" for hierarchy \"projBase2:inst\|projBase:inst27\|igual:inst4\"" {  } { { "Blocos/projBase.bdf" "inst4" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 376 104 216 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isZero projBase2:inst\|projBase:inst27\|igual:inst4\|isZero:inst8 " "Elaborating entity \"isZero\" for hierarchy \"projBase2:inst\|projBase:inst27\|igual:inst4\|isZero:inst8\"" {  } { { "Blocos/igual.bdf" "inst8" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/igual.bdf" { { 496 632 744 592 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorBasico projBase2:inst\|projBase:inst27\|igual:inst4\|comparadorBasico:inst11 " "Elaborating entity \"comparadorBasico\" for hierarchy \"projBase2:inst\|projBase:inst27\|igual:inst4\|comparadorBasico:inst11\"" {  } { { "Blocos/igual.bdf" "inst11" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/igual.bdf" { { 312 1016 1112 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maior projBase2:inst\|projBase:inst27\|maior:inst5 " "Elaborating entity \"maior\" for hierarchy \"projBase2:inst\|projBase:inst27\|maior:inst5\"" {  } { { "Blocos/projBase.bdf" "inst5" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 472 104 232 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menor projBase2:inst\|projBase:inst27\|maior:inst5\|menor:inst " "Elaborating entity \"menor\" for hierarchy \"projBase2:inst\|projBase:inst27\|maior:inst5\|menor:inst\"" {  } { { "Blocos/maior.bdf" "inst" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/maior.bdf" { { 120 352 480 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maiorModulo projBase2:inst\|projBase:inst27\|maior:inst5\|menor:inst\|maiorModulo:inst2 " "Elaborating entity \"maiorModulo\" for hierarchy \"projBase2:inst\|projBase:inst27\|maior:inst5\|menor:inst\|maiorModulo:inst2\"" {  } { { "Blocos/menor.bdf" "inst2" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/menor.bdf" { { 160 320 416 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menorModulo projBase2:inst\|projBase:inst27\|maior:inst5\|menor:inst\|menorModulo:inst3 " "Elaborating entity \"menorModulo\" for hierarchy \"projBase2:inst\|projBase:inst27\|maior:inst5\|menor:inst\|menorModulo:inst3\"" {  } { { "Blocos/menor.bdf" "inst3" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/menor.bdf" { { 160 440 536 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_and_B projBase2:inst\|projBase:inst27\|A_and_B:inst7 " "Elaborating entity \"A_and_B\" for hierarchy \"projBase2:inst\|projBase:inst27\|A_and_B:inst7\"" {  } { { "Blocos/projBase.bdf" "inst7" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 664 104 264 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_xor_B projBase2:inst\|projBase:inst27\|A_xor_B:inst8 " "Elaborating entity \"A_xor_B\" for hierarchy \"projBase2:inst\|projBase:inst27\|A_xor_B:inst8\"" {  } { { "Blocos/projBase.bdf" "inst8" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projBase.bdf" { { 760 104 264 856 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst6 " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst6\"" {  } { { "Blocos/projFinal.bdf" "inst6" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { 296 608 776 552 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorAB DecodificadorAB:inst7 " "Elaborating entity \"DecodificadorAB\" for hierarchy \"DecodificadorAB:inst7\"" {  } { { "Blocos/projFinal.bdf" "inst7" { Schematic "D:/Users/bvcl2/Downloads/ProjetoSD/Blocos/projFinal.bdf" { { -296 664 784 -104 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036785611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676036786877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676036787689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676036787689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676036787736 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676036787736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676036787736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676036787736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676036787752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 10:46:27 2023 " "Processing ended: Fri Feb 10 10:46:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676036787752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676036787752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676036787752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676036787752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676036789439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676036789439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 10:46:28 2023 " "Processing started: Fri Feb 10 10:46:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676036789439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676036789439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676036789439 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676036789580 ""}
{ "Info" "0" "" "Project  = ProjetoSD" {  } {  } 0 0 "Project  = ProjetoSD" 0 0 "Fitter" 0 0 1676036789580 ""}
{ "Info" "0" "" "Revision = ProjetoSD" {  } {  } 0 0 "Revision = ProjetoSD" 0 0 "Fitter" 0 0 1676036789580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676036789689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676036789705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoSD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProjetoSD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676036789705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676036789767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676036789767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676036790127 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676036790142 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676036790298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676036790298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/bvcl2/Downloads/ProjetoSD/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/bvcl2/Downloads/ProjetoSD/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/bvcl2/Downloads/ProjetoSD/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/bvcl2/Downloads/ProjetoSD/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676036790298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/bvcl2/Downloads/ProjetoSD/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676036790298 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676036790298 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676036790298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoSD.sdc " "Synopsys Design Constraints File file not found: 'ProjetoSD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676036792345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676036792361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676036792361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676036792361 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676036792439 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676036792439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676036795111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676036795283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676036795330 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676036795986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676036795986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676036796267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "D:/Users/bvcl2/Downloads/ProjetoSD/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676036799736 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676036799736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676036799986 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1676036799986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676036799986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676036799986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676036800111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676036800126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676036800392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676036800392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676036800642 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676036801126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/bvcl2/Downloads/ProjetoSD/output_files/ProjetoSD.fit.smsg " "Generated suppressed messages file D:/Users/bvcl2/Downloads/ProjetoSD/output_files/ProjetoSD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676036801611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5729 " "Peak virtual memory: 5729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676036801876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 10:46:41 2023 " "Processing ended: Fri Feb 10 10:46:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676036801876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676036801876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676036801876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676036801876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676036803314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676036803314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 10:46:42 2023 " "Processing started: Fri Feb 10 10:46:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676036803314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676036803314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676036803314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676036803720 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676036806611 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676036806720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676036807111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 10:46:47 2023 " "Processing ended: Fri Feb 10 10:46:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676036807111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676036807111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676036807111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676036807111 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676036807736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676036808783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676036808783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 10:46:48 2023 " "Processing started: Fri Feb 10 10:46:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676036808783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676036808783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoSD -c ProjetoSD " "Command: quartus_sta ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676036808783 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676036808908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676036809220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676036809220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676036809267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676036809267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoSD.sdc " "Synopsys Design Constraints File file not found: 'ProjetoSD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676036809736 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1676036809736 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676036809736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811236 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676036811236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676036811267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676036811564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676036811595 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1676036811595 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1676036811595 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1676036811595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811626 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676036811642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676036811720 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1676036811720 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1676036811720 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1676036811720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676036811736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676036812111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676036812111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676036812205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 10:46:52 2023 " "Processing ended: Fri Feb 10 10:46:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676036812205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676036812205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676036812205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676036812205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1676036813720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676036813720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 10:46:53 2023 " "Processing started: Fri Feb 10 10:46:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676036813720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676036813720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676036813720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1676036814345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjetoSD.vo D:/Users/bvcl2/Downloads/ProjetoSD/simulation/modelsim/ simulation " "Generated file ProjetoSD.vo in folder \"D:/Users/bvcl2/Downloads/ProjetoSD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676036814408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676036816455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 10:46:56 2023 " "Processing ended: Fri Feb 10 10:46:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676036816455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676036816455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676036816455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676036816455 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676036817111 ""}
