ARM GAS  /tmp/ccn04qq5.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"system_stm32h7xx_dualcore_boot_cm4_cm7.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c"
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB144:
   1:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
   2:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
   3:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @file    system_stm32h7xx_dualcore_boot_cm4_cm7.c
   4:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @author  MCD Application Team
   5:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          This provides system initialization template function is case of
   7:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          an application using a dual core STM32H7 device where
   8:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          Cortex-M7 and Cortex-M4 boot are enabled at the FLASH option bytes
   9:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  10:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *   This file provides two functions and one global variable to be called from
  11:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *   user application:
  12:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - ExitRun0Mode(): Specifies the Power Supply source. This function is
  13:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        called at startup just after reset and before the call
  14:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        of SystemInit(). This call is made inside
  15:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        the "startup_stm32h7xx.s" file.
  16:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  17:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemInit(): This function is called at startup just after reset and
  18:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                      before branch to main program. This call is made inside
  19:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                      the "startup_stm32h7xx.s" file.
  20:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  21:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  22:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                  by the user application to setup the SysTick
  23:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                  timer or configure other parameters.
  24:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  25:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                 be called whenever the core clock is changed
  27:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                 during program execution.
  28:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  29:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  30:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
  31:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @attention
ARM GAS  /tmp/ccn04qq5.s 			page 2


  32:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  33:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * Copyright (c) 2017 STMicroelectronics.
  34:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * All rights reserved.
  35:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  36:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * This software is licensed under terms that can be found in the LICENSE file
  37:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * in the root directory of this software component.
  38:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  39:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  40:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
  41:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  42:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  43:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup CMSIS
  44:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  45:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  46:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  47:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup stm32h7xx_system
  48:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  49:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  50:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  51:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  52:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  53:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  54:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  55:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #include "stm32h7xx.h"
  56:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #include <math.h>
  57:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  58:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (HSE_VALUE)
  59:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  60:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* HSE_VALUE */
  61:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  62:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (CSI_VALUE)
  63:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  64:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CSI_VALUE */
  65:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  66:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (HSI_VALUE)
  67:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  68:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* HSI_VALUE */
  69:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  70:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  71:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  72:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  73:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  74:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  75:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  76:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  77:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  78:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  79:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  80:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  81:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  82:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  83:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  84:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  85:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  86:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  87:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /************************* Miscellaneous Configuration ************************/
  88:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* Note: Following vector table addresses must be defined in line with linker
ARM GAS  /tmp/ccn04qq5.s 			page 3


  89:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****          configuration. */
  90:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate the vector table
  91:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  92:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      remap of boot address selected */
  93:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define USER_VECT_TAB_ADDRESS */
  94:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  95:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USER_VECT_TAB_ADDRESS)
  96:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM4)
  97:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  99:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define VECT_TAB_SRAM */
 100:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(VECT_TAB_SRAM)
 101:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
 102:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 103:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 104:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 105:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 106:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 107:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 108:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 109:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 110:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* VECT_TAB_SRAM */
 111:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(CORE_CM7)
 112:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 113:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 114:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define VECT_TAB_SRAM */
 115:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(VECT_TAB_SRAM)
 116:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 117:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 118:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 119:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 120:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 121:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 122:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 123:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 124:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 125:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* VECT_TAB_SRAM */
 126:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 127:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #error Please #define CORE_CM4 or CORE_CM7
 128:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM4 */
 129:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USER_VECT_TAB_ADDRESS */
 130:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /******************************************************************************/
 131:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 132:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 133:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 134:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 135:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 136:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 137:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 138:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 139:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 140:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 141:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 142:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 143:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 144:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 145:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
ARM GAS  /tmp/ccn04qq5.s 			page 4


 146:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 147:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* This variable is updated in three ways:
 148:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 149:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 150:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 151:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****          Note: If you use this function to configure the system clock; then there
 152:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 153:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                variable is updated automatically.
 154:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 155:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t SystemCoreClock = 64000000;
 156:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t SystemD2Clock = 64000000;
 157:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 158:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 159:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 160:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 161:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 162:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 163:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 164:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 165:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 166:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 167:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 168:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 169:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 170:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 171:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 172:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 173:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 174:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 175:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 176:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Setup the microcontroller system
 177:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         Initialize the FPU setting and  vector table location
 178:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         configuration.
 179:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 180:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 181:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 182:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void SystemInit (void)
 183:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
  28              		.loc 1 183 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 184:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* FPU settings ------------------------------------------------------------*/
 185:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 186:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 186 5 view .LVU1
  34              		.loc 1 186 8 is_stmt 0 view .LVU2
  35 0000 374B     		ldr	r3, .L6
  36 0002 D3F88820 		ldr	r2, [r3, #136]
  37              		.loc 1 186 16 view .LVU3
  38 0006 42F47002 		orr	r2, r2, #15728640
  39 000a C3F88820 		str	r2, [r3, #136]
 187:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif
 188:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 189:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
 190:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      detectable by the CPU after a WFI/WFE instruction.*/
ARM GAS  /tmp/ccn04qq5.s 			page 5


 191:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****  SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
  40              		.loc 1 191 2 is_stmt 1 view .LVU4
  41              		.loc 1 191 5 is_stmt 0 view .LVU5
  42 000e 1A69     		ldr	r2, [r3, #16]
  43              		.loc 1 191 11 view .LVU6
  44 0010 42F01002 		orr	r2, r2, #16
  45 0014 1A61     		str	r2, [r3, #16]
 192:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 193:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM7)
 194:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 195:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    /* Increasing the CPU frequency */
 196:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  46              		.loc 1 196 3 is_stmt 1 view .LVU7
  47              		.loc 1 196 32 is_stmt 0 view .LVU8
  48 0016 334B     		ldr	r3, .L6+4
  49 0018 1B68     		ldr	r3, [r3]
  50 001a 03F00F03 		and	r3, r3, #15
  51              		.loc 1 196 5 view .LVU9
  52 001e 062B     		cmp	r3, #6
  53 0020 06D8     		bhi	.L2
 197:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 198:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 199:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  54              		.loc 1 199 5 is_stmt 1 view .LVU10
  55 0022 304A     		ldr	r2, .L6+4
  56 0024 1368     		ldr	r3, [r2]
  57 0026 23F00F03 		bic	r3, r3, #15
  58 002a 43F00703 		orr	r3, r3, #7
  59 002e 1360     		str	r3, [r2]
  60              	.L2:
 200:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 201:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 202:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Set HSION bit */
 203:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR |= RCC_CR_HSION;
  61              		.loc 1 203 3 view .LVU11
  62              		.loc 1 203 6 is_stmt 0 view .LVU12
  63 0030 2D4B     		ldr	r3, .L6+8
  64 0032 1A68     		ldr	r2, [r3]
  65              		.loc 1 203 11 view .LVU13
  66 0034 42F00102 		orr	r2, r2, #1
  67 0038 1A60     		str	r2, [r3]
 204:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 205:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset CFGR register */
 206:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CFGR = 0x00000000;
  68              		.loc 1 206 3 is_stmt 1 view .LVU14
  69              		.loc 1 206 13 is_stmt 0 view .LVU15
  70 003a 0022     		movs	r2, #0
  71 003c 1A61     		str	r2, [r3, #16]
 207:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 208:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 209:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR &= 0xEAF6ED7FU;
  72              		.loc 1 209 3 is_stmt 1 view .LVU16
  73              		.loc 1 209 6 is_stmt 0 view .LVU17
  74 003e 1968     		ldr	r1, [r3]
  75              		.loc 1 209 11 view .LVU18
  76 0040 2A4A     		ldr	r2, .L6+12
  77 0042 0A40     		ands	r2, r2, r1
ARM GAS  /tmp/ccn04qq5.s 			page 6


  78 0044 1A60     		str	r2, [r3]
 210:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 211:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 212:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  79              		.loc 1 212 3 is_stmt 1 view .LVU19
  80              		.loc 1 212 32 is_stmt 0 view .LVU20
  81 0046 274B     		ldr	r3, .L6+4
  82 0048 1B68     		ldr	r3, [r3]
  83              		.loc 1 212 5 view .LVU21
  84 004a 13F0080F 		tst	r3, #8
  85 004e 06D0     		beq	.L3
 213:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 214:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 215:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  86              		.loc 1 215 5 is_stmt 1 view .LVU22
  87 0050 244A     		ldr	r2, .L6+4
  88 0052 1368     		ldr	r3, [r2]
  89 0054 23F00F03 		bic	r3, r3, #15
  90 0058 43F00703 		orr	r3, r3, #7
  91 005c 1360     		str	r3, [r2]
  92              	.L3:
 216:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 217:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 218:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D1CFGR register */
 219:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D1CFGR = 0x00000000;
  93              		.loc 1 219 3 view .LVU23
  94              		.loc 1 219 15 is_stmt 0 view .LVU24
  95 005e 224B     		ldr	r3, .L6+8
  96 0060 0022     		movs	r2, #0
  97 0062 9A61     		str	r2, [r3, #24]
 220:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 221:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D2CFGR register */
 222:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D2CFGR = 0x00000000;
  98              		.loc 1 222 3 is_stmt 1 view .LVU25
  99              		.loc 1 222 15 is_stmt 0 view .LVU26
 100 0064 DA61     		str	r2, [r3, #28]
 223:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 224:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D3CFGR register */
 225:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D3CFGR = 0x00000000;
 101              		.loc 1 225 3 is_stmt 1 view .LVU27
 102              		.loc 1 225 15 is_stmt 0 view .LVU28
 103 0066 1A62     		str	r2, [r3, #32]
 226:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 227:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLLCKSELR register */
 228:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLLCKSELR = 0x02020200;
 104              		.loc 1 228 3 is_stmt 1 view .LVU29
 105              		.loc 1 228 18 is_stmt 0 view .LVU30
 106 0068 2149     		ldr	r1, .L6+16
 107 006a 9962     		str	r1, [r3, #40]
 229:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 230:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLLCFGR register */
 231:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLLCFGR = 0x01FF0000;
 108              		.loc 1 231 3 is_stmt 1 view .LVU31
 109              		.loc 1 231 16 is_stmt 0 view .LVU32
 110 006c 2149     		ldr	r1, .L6+20
 111 006e D962     		str	r1, [r3, #44]
 232:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL1DIVR register */
ARM GAS  /tmp/ccn04qq5.s 			page 7


 233:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL1DIVR = 0x01010280;
 112              		.loc 1 233 3 is_stmt 1 view .LVU33
 113              		.loc 1 233 17 is_stmt 0 view .LVU34
 114 0070 2149     		ldr	r1, .L6+24
 115 0072 1963     		str	r1, [r3, #48]
 234:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL1FRACR register */
 235:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL1FRACR = 0x00000000;
 116              		.loc 1 235 3 is_stmt 1 view .LVU35
 117              		.loc 1 235 18 is_stmt 0 view .LVU36
 118 0074 5A63     		str	r2, [r3, #52]
 236:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 237:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL2DIVR register */
 238:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL2DIVR = 0x01010280;
 119              		.loc 1 238 3 is_stmt 1 view .LVU37
 120              		.loc 1 238 17 is_stmt 0 view .LVU38
 121 0076 9963     		str	r1, [r3, #56]
 239:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 240:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL2FRACR register */
 241:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 242:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL2FRACR = 0x00000000;
 122              		.loc 1 242 3 is_stmt 1 view .LVU39
 123              		.loc 1 242 18 is_stmt 0 view .LVU40
 124 0078 DA63     		str	r2, [r3, #60]
 243:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL3DIVR register */
 244:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL3DIVR = 0x01010280;
 125              		.loc 1 244 3 is_stmt 1 view .LVU41
 126              		.loc 1 244 17 is_stmt 0 view .LVU42
 127 007a 1964     		str	r1, [r3, #64]
 245:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 246:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL3FRACR register */
 247:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL3FRACR = 0x00000000;
 128              		.loc 1 247 3 is_stmt 1 view .LVU43
 129              		.loc 1 247 18 is_stmt 0 view .LVU44
 130 007c 5A64     		str	r2, [r3, #68]
 248:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 249:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset HSEBYP bit */
 250:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR &= 0xFFFBFFFFU;
 131              		.loc 1 250 3 is_stmt 1 view .LVU45
 132              		.loc 1 250 6 is_stmt 0 view .LVU46
 133 007e 1968     		ldr	r1, [r3]
 134              		.loc 1 250 11 view .LVU47
 135 0080 21F48021 		bic	r1, r1, #262144
 136 0084 1960     		str	r1, [r3]
 251:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 252:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Disable all interrupts */
 253:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CIER = 0x00000000;
 137              		.loc 1 253 3 is_stmt 1 view .LVU48
 138              		.loc 1 253 13 is_stmt 0 view .LVU49
 139 0086 1A66     		str	r2, [r3, #96]
 254:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 255:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Enable CortexM7 HSEM EXTI line (line 78)*/
 256:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   EXTI_D2->EMR3 |= 0x4000UL;
 140              		.loc 1 256 3 is_stmt 1 view .LVU50
 141              		.loc 1 256 10 is_stmt 0 view .LVU51
 142 0088 4FF0B042 		mov	r2, #1476395008
 143 008c D2F8E430 		ldr	r3, [r2, #228]
 144              		.loc 1 256 17 view .LVU52
ARM GAS  /tmp/ccn04qq5.s 			page 8


 145 0090 43F48043 		orr	r3, r3, #16384
 146 0094 C2F8E430 		str	r3, [r2, #228]
 257:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 258:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 147              		.loc 1 258 3 is_stmt 1 view .LVU53
 148              		.loc 1 258 13 is_stmt 0 view .LVU54
 149 0098 184B     		ldr	r3, .L6+28
 150 009a 1B68     		ldr	r3, [r3]
 151              		.loc 1 258 22 view .LVU55
 152 009c 6FF30F03 		bfc	r3, #0, #16
 153              		.loc 1 258 5 view .LVU56
 154 00a0 B3F1005F 		cmp	r3, #536870912
 155 00a4 03D2     		bcs	.L4
 259:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 260:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* if stm32h7 revY*/
 261:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 262:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 156              		.loc 1 262 5 is_stmt 1 view .LVU57
 157              		.loc 1 262 35 is_stmt 0 view .LVU58
 158 00a6 164B     		ldr	r3, .L6+32
 159 00a8 0122     		movs	r2, #1
 160 00aa C3F80821 		str	r2, [r3, #264]
 161              	.L4:
 263:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 264:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 265:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM7*/
 266:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 267:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM4)
 268:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 269:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USER_VECT_TAB_ADDRESS)
 270:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 271:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USER_VECT_TAB_ADDRESS */
 272:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 273:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(CORE_CM7)
 274:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 162              		.loc 1 274 3 is_stmt 1 view .LVU59
 163              		.loc 1 274 6 is_stmt 0 view .LVU60
 164 00ae 0E4B     		ldr	r3, .L6+8
 165 00b0 D3F8D430 		ldr	r3, [r3, #212]
 166              		.loc 1 274 5 view .LVU61
 167 00b4 13F4805F 		tst	r3, #4096
 168 00b8 10D1     		bne	.L1
 275:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 276:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Enable the FMC interface clock */
 277:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 169              		.loc 1 277 5 is_stmt 1 view .LVU62
 170 00ba 0B4B     		ldr	r3, .L6+8
 171 00bc D3F8D420 		ldr	r2, [r3, #212]
 172 00c0 42F48052 		orr	r2, r2, #4096
 173 00c4 C3F8D420 		str	r2, [r3, #212]
 278:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 279:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /*
 280:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      * Disable the FMC bank1 (enabled after reset).
 281:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 282:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 283:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      */
 284:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     FMC_Bank1_R->BTCR[0] = 0x000030D2;
ARM GAS  /tmp/ccn04qq5.s 			page 9


 174              		.loc 1 284 5 view .LVU63
 175              		.loc 1 284 26 is_stmt 0 view .LVU64
 176 00c8 0E4A     		ldr	r2, .L6+36
 177 00ca 43F2D201 		movw	r1, #12498
 178 00ce 1160     		str	r1, [r2]
 285:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 286:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Disable the FMC interface clock */
 287:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 179              		.loc 1 287 5 is_stmt 1 view .LVU65
 180 00d0 D3F8D420 		ldr	r2, [r3, #212]
 181 00d4 22F48052 		bic	r2, r2, #4096
 182 00d8 C3F8D420 		str	r2, [r3, #212]
 183              	.L1:
 288:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 289:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 290:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Configure the Vector Table location -------------------------------------*/
 291:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USER_VECT_TAB_ADDRESS)
 292:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 293:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USER_VECT_TAB_ADDRESS */
 294:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 295:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 296:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #error Please #define CORE_CM4 or CORE_CM7
 297:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM4 */
 298:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 184              		.loc 1 298 1 is_stmt 0 view .LVU66
 185 00dc 7047     		bx	lr
 186              	.L7:
 187 00de 00BF     		.align	2
 188              	.L6:
 189 00e0 00ED00E0 		.word	-536810240
 190 00e4 00200052 		.word	1375739904
 191 00e8 00440258 		.word	1476543488
 192 00ec 7FEDF6EA 		.word	-352916097
 193 00f0 00020202 		.word	33686016
 194 00f4 0000FF01 		.word	33488896
 195 00f8 80020101 		.word	16843392
 196 00fc 0010005C 		.word	1543507968
 197 0100 00800051 		.word	1358987264
 198 0104 00400052 		.word	1375748096
 199              		.cfi_endproc
 200              	.LFE144:
 202              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 203              		.align	1
 204              		.global	SystemCoreClockUpdate
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	SystemCoreClockUpdate:
 210              	.LFB145:
 299:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 300:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 301:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 302:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         The SystemCoreClock variable contains the core clock , it can
 303:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         be used by the user application to setup the SysTick timer or configure
 304:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         other parameters.
 305:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 306:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   Each time the core clock changes, this function must be called
ARM GAS  /tmp/ccn04qq5.s 			page 10


 307:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 308:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         based on this variable will be incorrect.
 309:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 310:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   - The system frequency computed by this function is not the real
 311:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           frequency in the chip. It is calculated based on the predefined
 312:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           constant and the selected clock source:
 313:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 314:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 315:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 316:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 317:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 318:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 319:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 320:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 321:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             4 MHz) but the real value may vary depending on the variations
 322:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             in voltage and temperature.
 323:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 324:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             64 MHz) but the real value may vary depending on the variations
 325:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             in voltage and temperature.
 326:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 327:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 328:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 329:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              frequency of the crystal used. Otherwise, this function may
 330:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              have wrong result.
 331:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 332:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         - The result of this function could be not correct when using fractional
 333:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           value for HSE crystal.
 334:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 335:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 336:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 337:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void SystemCoreClockUpdate (void)
 338:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
 211              		.loc 1 338 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 216 0000 10B4     		push	{r4}
 217              	.LCFI0:
 218              		.cfi_def_cfa_offset 4
 219              		.cfi_offset 4, -4
 339:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 220              		.loc 1 339 3 view .LVU68
 340:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t common_system_clock;
 221              		.loc 1 340 3 view .LVU69
 341:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   float_t fracn1, pllvco;
 222              		.loc 1 341 3 view .LVU70
 342:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 343:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 344:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 345:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 223              		.loc 1 345 3 view .LVU71
 224              		.loc 1 345 14 is_stmt 0 view .LVU72
 225 0002 7B4B     		ldr	r3, .L21
 226 0004 1B69     		ldr	r3, [r3, #16]
 227              		.loc 1 345 21 view .LVU73
 228 0006 03F03803 		and	r3, r3, #56
ARM GAS  /tmp/ccn04qq5.s 			page 11


 229              		.loc 1 345 3 view .LVU74
 230 000a 182B     		cmp	r3, #24
 231 000c 00F2D280 		bhi	.L9
 232 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 233              	.L11:
 234 0014 1B00     		.2byte	(.L14-.L11)/2
 235 0016 D000     		.2byte	(.L9-.L11)/2
 236 0018 D000     		.2byte	(.L9-.L11)/2
 237 001a D000     		.2byte	(.L9-.L11)/2
 238 001c D000     		.2byte	(.L9-.L11)/2
 239 001e D000     		.2byte	(.L9-.L11)/2
 240 0020 D000     		.2byte	(.L9-.L11)/2
 241 0022 D000     		.2byte	(.L9-.L11)/2
 242 0024 1900     		.2byte	(.L13-.L11)/2
 243 0026 D000     		.2byte	(.L9-.L11)/2
 244 0028 D000     		.2byte	(.L9-.L11)/2
 245 002a D000     		.2byte	(.L9-.L11)/2
 246 002c D000     		.2byte	(.L9-.L11)/2
 247 002e D000     		.2byte	(.L9-.L11)/2
 248 0030 D000     		.2byte	(.L9-.L11)/2
 249 0032 D000     		.2byte	(.L9-.L11)/2
 250 0034 EC00     		.2byte	(.L19-.L11)/2
 251 0036 D000     		.2byte	(.L9-.L11)/2
 252 0038 D000     		.2byte	(.L9-.L11)/2
 253 003a D000     		.2byte	(.L9-.L11)/2
 254 003c D000     		.2byte	(.L9-.L11)/2
 255 003e D000     		.2byte	(.L9-.L11)/2
 256 0040 D000     		.2byte	(.L9-.L11)/2
 257 0042 D000     		.2byte	(.L9-.L11)/2
 258 0044 2200     		.2byte	(.L10-.L11)/2
 259              		.p2align 1
 260              	.L13:
 261 0046 6B4A     		ldr	r2, .L21+4
 262 0048 BAE0     		b	.L12
 263              	.L14:
 346:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 347:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 348:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 264              		.loc 1 348 5 is_stmt 1 view .LVU75
 265              		.loc 1 348 57 is_stmt 0 view .LVU76
 266 004a 694B     		ldr	r3, .L21
 267 004c 1B68     		ldr	r3, [r3]
 268              		.loc 1 348 78 view .LVU77
 269 004e C3F3C103 		ubfx	r3, r3, #3, #2
 270              		.loc 1 348 25 view .LVU78
 271 0052 694A     		ldr	r2, .L21+8
 272 0054 DA40     		lsrs	r2, r2, r3
 273              	.LVL0:
 349:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 274              		.loc 1 349 5 is_stmt 1 view .LVU79
 275 0056 B3E0     		b	.L12
 276              	.LVL1:
 277              	.L10:
 350:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 351:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 352:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = CSI_VALUE;
 353:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
ARM GAS  /tmp/ccn04qq5.s 			page 12


 354:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 355:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 356:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = HSE_VALUE;
 357:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 358:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 359:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 360:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 361:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 362:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SYSCLK = PLL_VCO / PLLR
 363:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     */
 364:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 278              		.loc 1 364 5 view .LVU80
 279              		.loc 1 364 21 is_stmt 0 view .LVU81
 280 0058 654B     		ldr	r3, .L21
 281 005a 996A     		ldr	r1, [r3, #40]
 282              		.loc 1 364 15 view .LVU82
 283 005c 01F00301 		and	r1, r1, #3
 284              	.LVL2:
 365:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 285              		.loc 1 365 5 is_stmt 1 view .LVU83
 286              		.loc 1 365 17 is_stmt 0 view .LVU84
 287 0060 9C6A     		ldr	r4, [r3, #40]
 288              		.loc 1 365 10 view .LVU85
 289 0062 C4F30512 		ubfx	r2, r4, #4, #6
 290              	.LVL3:
 366:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 291              		.loc 1 366 5 is_stmt 1 view .LVU86
 292              		.loc 1 366 22 is_stmt 0 view .LVU87
 293 0066 D86A     		ldr	r0, [r3, #44]
 294              		.loc 1 366 15 view .LVU88
 295 0068 00F00100 		and	r0, r0, #1
 296              	.LVL4:
 367:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 297              		.loc 1 367 5 is_stmt 1 view .LVU89
 298              		.loc 1 367 50 is_stmt 0 view .LVU90
 299 006c 5B6B     		ldr	r3, [r3, #52]
 300              		.loc 1 367 85 view .LVU91
 301 006e C3F3CC03 		ubfx	r3, r3, #3, #13
 302              		.loc 1 367 23 view .LVU92
 303 0072 00FB03F3 		mul	r3, r0, r3
 304              		.loc 1 367 12 view .LVU93
 305 0076 07EE903A 		vmov	s15, r3	@ int
 306 007a F8EE677A 		vcvt.f32.u32	s15, s15
 307              	.LVL5:
 368:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 369:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     if (pllm != 0U)
 308              		.loc 1 369 5 is_stmt 1 view .LVU94
 309              		.loc 1 369 8 is_stmt 0 view .LVU95
 310 007e 14F47C7F 		tst	r4, #1008
 311 0082 00F09D80 		beq	.L12
 370:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     {
 371:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       switch (pllsource)
 312              		.loc 1 371 7 is_stmt 1 view .LVU96
 313 0086 0129     		cmp	r1, #1
 314 0088 36D0     		beq	.L15
 315 008a 0229     		cmp	r1, #2
 316 008c 51D0     		beq	.L16
ARM GAS  /tmp/ccn04qq5.s 			page 13


 317 008e 0029     		cmp	r1, #0
 318 0090 6CD1     		bne	.L17
 372:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       {
 373:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 374:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 375:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 319              		.loc 1 375 9 view .LVU97
 320              		.loc 1 375 39 is_stmt 0 view .LVU98
 321 0092 5748     		ldr	r0, .L21
 322              	.LVL6:
 323              		.loc 1 375 39 view .LVU99
 324 0094 0168     		ldr	r1, [r0]
 325              	.LVL7:
 326              		.loc 1 375 60 view .LVU100
 327 0096 C1F3C101 		ubfx	r1, r1, #3, #2
 328              		.loc 1 375 18 view .LVU101
 329 009a 574B     		ldr	r3, .L21+8
 330 009c CB40     		lsrs	r3, r3, r1
 331              	.LVL8:
 376:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 332              		.loc 1 376 9 is_stmt 1 view .LVU102
 333              		.loc 1 376 20 is_stmt 0 view .LVU103
 334 009e 07EE103A 		vmov	s14, r3	@ int
 335 00a2 F8EE476A 		vcvt.f32.u32	s13, s14
 336              		.loc 1 376 40 view .LVU104
 337 00a6 07EE102A 		vmov	s14, r2	@ int
 338 00aa B8EE476A 		vcvt.f32.u32	s12, s14
 339              		.loc 1 376 38 view .LVU105
 340 00ae 86EE867A 		vdiv.f32	s14, s13, s12
 341              		.loc 1 376 81 view .LVU106
 342 00b2 036B     		ldr	r3, [r0, #48]
 343              	.LVL9:
 344              		.loc 1 376 67 view .LVU107
 345 00b4 C3F30803 		ubfx	r3, r3, #0, #9
 346              		.loc 1 376 58 view .LVU108
 347 00b8 06EE903A 		vmov	s13, r3	@ int
 348 00bc F8EE666A 		vcvt.f32.u32	s13, s13
 349              		.loc 1 376 120 view .LVU109
 350 00c0 9FED4E6A 		vldr.32	s12, .L21+12
 351 00c4 67EE867A 		vmul.f32	s15, s15, s12
 352              	.LVL10:
 353              		.loc 1 376 111 view .LVU110
 354 00c8 76EEA77A 		vadd.f32	s15, s13, s15
 355              		.loc 1 376 138 view .LVU111
 356 00cc F7EE006A 		vmov.f32	s13, #1.0e+0
 357 00d0 77EEA67A 		vadd.f32	s15, s15, s13
 358              		.loc 1 376 16 view .LVU112
 359 00d4 27EE277A 		vmul.f32	s14, s14, s15
 360              	.LVL11:
 377:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 378:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 361              		.loc 1 378 9 is_stmt 1 view .LVU113
 362              	.L18:
 379:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 380:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 382:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
ARM GAS  /tmp/ccn04qq5.s 			page 14


 383:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 384:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 386:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 387:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 388:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       default:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 391:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 392:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       }
 393:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 363              		.loc 1 393 7 view .LVU114
 364              		.loc 1 393 20 is_stmt 0 view .LVU115
 365 00d8 454B     		ldr	r3, .L21
 366 00da 1B6B     		ldr	r3, [r3, #48]
 367              		.loc 1 393 50 view .LVU116
 368 00dc C3F34623 		ubfx	r3, r3, #9, #7
 369              		.loc 1 393 12 view .LVU117
 370 00e0 0133     		adds	r3, r3, #1
 371              	.LVL12:
 394:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 372              		.loc 1 394 7 is_stmt 1 view .LVU118
 373              		.loc 1 394 57 is_stmt 0 view .LVU119
 374 00e2 07EE903A 		vmov	s15, r3	@ int
 375 00e6 F8EE677A 		vcvt.f32.u32	s15, s15
 376              		.loc 1 394 40 view .LVU120
 377 00ea C7EE276A 		vdiv.f32	s13, s14, s15
 378              		.loc 1 394 27 view .LVU121
 379 00ee FCEEE67A 		vcvt.u32.f32	s15, s13
 380 00f2 17EE902A 		vmov	r2, s15	@ int
 381              	.LVL13:
 382              		.loc 1 394 27 view .LVU122
 383 00f6 63E0     		b	.L12
 384              	.LVL14:
 385              	.L15:
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 386              		.loc 1 381 11 is_stmt 1 view .LVU123
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 387              		.loc 1 381 42 is_stmt 0 view .LVU124
 388 00f8 07EE102A 		vmov	s14, r2	@ int
 389 00fc F8EE476A 		vcvt.f32.u32	s13, s14
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 390              		.loc 1 381 40 view .LVU125
 391 0100 9FED3F6A 		vldr.32	s12, .L21+16
 392 0104 86EE267A 		vdiv.f32	s14, s12, s13
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 393              		.loc 1 381 83 view .LVU126
 394 0108 394B     		ldr	r3, .L21
 395 010a 1B6B     		ldr	r3, [r3, #48]
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 396              		.loc 1 381 69 view .LVU127
 397 010c C3F30803 		ubfx	r3, r3, #0, #9
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 398              		.loc 1 381 60 view .LVU128
 399 0110 06EE903A 		vmov	s13, r3	@ int
 400 0114 F8EE666A 		vcvt.f32.u32	s13, s13
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
ARM GAS  /tmp/ccn04qq5.s 			page 15


 401              		.loc 1 381 122 view .LVU129
 402 0118 9FED386A 		vldr.32	s12, .L21+12
 403 011c 67EE867A 		vmul.f32	s15, s15, s12
 404              	.LVL15:
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 405              		.loc 1 381 113 view .LVU130
 406 0120 76EEA77A 		vadd.f32	s15, s13, s15
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 407              		.loc 1 381 140 view .LVU131
 408 0124 F7EE006A 		vmov.f32	s13, #1.0e+0
 409 0128 77EEA67A 		vadd.f32	s15, s15, s13
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 410              		.loc 1 381 18 view .LVU132
 411 012c 27EE277A 		vmul.f32	s14, s14, s15
 412              	.LVL16:
 382:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 413              		.loc 1 382 9 is_stmt 1 view .LVU133
 414 0130 D2E7     		b	.L18
 415              	.LVL17:
 416              	.L16:
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 417              		.loc 1 385 11 view .LVU134
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 418              		.loc 1 385 42 is_stmt 0 view .LVU135
 419 0132 07EE102A 		vmov	s14, r2	@ int
 420 0136 F8EE476A 		vcvt.f32.u32	s13, s14
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 421              		.loc 1 385 40 view .LVU136
 422 013a 9FED326A 		vldr.32	s12, .L21+20
 423 013e 86EE267A 		vdiv.f32	s14, s12, s13
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 424              		.loc 1 385 83 view .LVU137
 425 0142 2B4B     		ldr	r3, .L21
 426 0144 1B6B     		ldr	r3, [r3, #48]
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 427              		.loc 1 385 69 view .LVU138
 428 0146 C3F30803 		ubfx	r3, r3, #0, #9
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 429              		.loc 1 385 60 view .LVU139
 430 014a 06EE903A 		vmov	s13, r3	@ int
 431 014e F8EE666A 		vcvt.f32.u32	s13, s13
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 432              		.loc 1 385 122 view .LVU140
 433 0152 9FED2A6A 		vldr.32	s12, .L21+12
 434 0156 67EE867A 		vmul.f32	s15, s15, s12
 435              	.LVL18:
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 436              		.loc 1 385 113 view .LVU141
 437 015a 76EEA77A 		vadd.f32	s15, s13, s15
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 438              		.loc 1 385 140 view .LVU142
 439 015e F7EE006A 		vmov.f32	s13, #1.0e+0
 440 0162 77EEA67A 		vadd.f32	s15, s15, s13
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 441              		.loc 1 385 18 view .LVU143
 442 0166 27EE277A 		vmul.f32	s14, s14, s15
 443              	.LVL19:
ARM GAS  /tmp/ccn04qq5.s 			page 16


 386:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 444              		.loc 1 386 9 is_stmt 1 view .LVU144
 445 016a B5E7     		b	.L18
 446              	.LVL20:
 447              	.L17:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 448              		.loc 1 389 11 view .LVU145
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 449              		.loc 1 389 41 is_stmt 0 view .LVU146
 450 016c 2048     		ldr	r0, .L21
 451              	.LVL21:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 452              		.loc 1 389 41 view .LVU147
 453 016e 0168     		ldr	r1, [r0]
 454              	.LVL22:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 455              		.loc 1 389 62 view .LVU148
 456 0170 C1F3C101 		ubfx	r1, r1, #3, #2
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 457              		.loc 1 389 20 view .LVU149
 458 0174 204B     		ldr	r3, .L21+8
 459 0176 CB40     		lsrs	r3, r3, r1
 460              	.LVL23:
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 461              		.loc 1 390 11 is_stmt 1 view .LVU150
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 462              		.loc 1 390 21 is_stmt 0 view .LVU151
 463 0178 07EE103A 		vmov	s14, r3	@ int
 464 017c F8EE476A 		vcvt.f32.u32	s13, s14
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 465              		.loc 1 390 41 view .LVU152
 466 0180 07EE102A 		vmov	s14, r2	@ int
 467 0184 B8EE476A 		vcvt.f32.u32	s12, s14
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 468              		.loc 1 390 39 view .LVU153
 469 0188 86EE867A 		vdiv.f32	s14, s13, s12
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 470              		.loc 1 390 82 view .LVU154
 471 018c 036B     		ldr	r3, [r0, #48]
 472              	.LVL24:
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 473              		.loc 1 390 68 view .LVU155
 474 018e C3F30803 		ubfx	r3, r3, #0, #9
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 475              		.loc 1 390 59 view .LVU156
 476 0192 06EE903A 		vmov	s13, r3	@ int
 477 0196 F8EE666A 		vcvt.f32.u32	s13, s13
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 478              		.loc 1 390 121 view .LVU157
 479 019a 9FED186A 		vldr.32	s12, .L21+12
 480 019e 67EE867A 		vmul.f32	s15, s15, s12
 481              	.LVL25:
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 482              		.loc 1 390 112 view .LVU158
 483 01a2 76EEA77A 		vadd.f32	s15, s13, s15
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 484              		.loc 1 390 139 view .LVU159
ARM GAS  /tmp/ccn04qq5.s 			page 17


 485 01a6 F7EE006A 		vmov.f32	s13, #1.0e+0
 486 01aa 77EEA67A 		vadd.f32	s15, s15, s13
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 487              		.loc 1 390 18 view .LVU160
 488 01ae 27EE277A 		vmul.f32	s14, s14, s15
 489              	.LVL26:
 391:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       }
 490              		.loc 1 391 9 is_stmt 1 view .LVU161
 491 01b2 91E7     		b	.L18
 492              	.LVL27:
 493              	.L9:
 395:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 396:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     else
 397:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     {
 398:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       common_system_clock = 0U;
 399:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 400:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 401:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 402:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   default:
 403:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 494              		.loc 1 403 5 view .LVU162
 495              		.loc 1 403 57 is_stmt 0 view .LVU163
 496 01b4 0E4B     		ldr	r3, .L21
 497 01b6 1B68     		ldr	r3, [r3]
 498              		.loc 1 403 78 view .LVU164
 499 01b8 C3F3C103 		ubfx	r3, r3, #3, #2
 500              		.loc 1 403 25 view .LVU165
 501 01bc 0E4A     		ldr	r2, .L21+8
 502 01be DA40     		lsrs	r2, r2, r3
 503              	.LVL28:
 404:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 504              		.loc 1 404 5 is_stmt 1 view .LVU166
 505              	.L12:
 405:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 406:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 407:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 408:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 506              		.loc 1 408 3 view .LVU167
 507              		.loc 1 408 30 is_stmt 0 view .LVU168
 508 01c0 0B48     		ldr	r0, .L21
 509 01c2 8369     		ldr	r3, [r0, #24]
 510              		.loc 1 408 59 view .LVU169
 511 01c4 C3F30323 		ubfx	r3, r3, #8, #4
 512              		.loc 1 408 25 view .LVU170
 513 01c8 0F49     		ldr	r1, .L21+24
 514 01ca CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 515              	.LVL29:
 409:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 410:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 411:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   common_system_clock >>= tmp;
 516              		.loc 1 411 3 is_stmt 1 view .LVU171
 517              		.loc 1 411 23 is_stmt 0 view .LVU172
 518 01cc DA40     		lsrs	r2, r2, r3
 519              	.LVL30:
 412:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 413:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 414:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
ARM GAS  /tmp/ccn04qq5.s 			page 18


 520              		.loc 1 414 3 is_stmt 1 view .LVU173
 521              		.loc 1 414 66 is_stmt 0 view .LVU174
 522 01ce 8369     		ldr	r3, [r0, #24]
 523              	.LVL31:
 524              		.loc 1 414 93 view .LVU175
 525 01d0 03F00F03 		and	r3, r3, #15
 526              		.loc 1 414 61 view .LVU176
 527 01d4 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 528              		.loc 1 414 118 view .LVU177
 529 01d6 03F01F03 		and	r3, r3, #31
 530              		.loc 1 414 40 view .LVU178
 531 01da 22FA03F3 		lsr	r3, r2, r3
 532              		.loc 1 414 17 view .LVU179
 533 01de 0B49     		ldr	r1, .L21+28
 534              		.loc 1 414 17 view .LVU180
 535 01e0 0B60     		str	r3, [r1]
 415:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 416:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM4)
 417:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemCoreClock = SystemD2Clock;
 418:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 419:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemCoreClock = common_system_clock;
 536              		.loc 1 419 3 is_stmt 1 view .LVU181
 537              		.loc 1 419 19 is_stmt 0 view .LVU182
 538 01e2 0B4B     		ldr	r3, .L21+32
 539 01e4 1A60     		str	r2, [r3]
 420:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM4 */
 421:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 540              		.loc 1 421 1 view .LVU183
 541 01e6 5DF8044B 		ldr	r4, [sp], #4
 542              	.LCFI1:
 543              		.cfi_remember_state
 544              		.cfi_restore 4
 545              		.cfi_def_cfa_offset 0
 546 01ea 7047     		bx	lr
 547              	.LVL32:
 548              	.L19:
 549              	.LCFI2:
 550              		.cfi_restore_state
 356:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 551              		.loc 1 356 25 view .LVU184
 552 01ec 094A     		ldr	r2, .L21+36
 553 01ee E7E7     		b	.L12
 554              	.L22:
 555              		.align	2
 556              	.L21:
 557 01f0 00440258 		.word	1476543488
 558 01f4 00093D00 		.word	4000000
 559 01f8 0090D003 		.word	64000000
 560 01fc 00000039 		.word	956301312
 561 0200 0024744A 		.word	1249125376
 562 0204 20BCBE4B 		.word	1270791200
 563 0208 00000000 		.word	D1CorePrescTable
 564 020c 00000000 		.word	SystemD2Clock
 565 0210 00000000 		.word	SystemCoreClock
 566 0214 40787D01 		.word	25000000
 567              		.cfi_endproc
 568              	.LFE145:
ARM GAS  /tmp/ccn04qq5.s 			page 19


 570              		.section	.text.ExitRun0Mode,"ax",%progbits
 571              		.align	1
 572              		.global	ExitRun0Mode
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	ExitRun0Mode:
 578              	.LFB146:
 422:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 423:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 424:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Exit Run* mode and Configure the system Power Supply
 425:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 426:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   This function exits the Run* mode and configures the system power supply
 427:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         according to the definition to be used at compilation preprocessing level.
 428:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         The application shall set one of the following configuration option:
 429:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_LDO_SUPPLY
 430:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_DIRECT_SMPS_SUPPLY
 431:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_EXTERNAL_SOURCE_SUPPLY
 432:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_1V8_SUPPLIES_LDO
 433:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_2V5_SUPPLIES_LDO
 434:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO
 435:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO
 436:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_1V8_SUPPLIES_EXT
 437:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_2V5_SUPPLIES_EXT
 438:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 439:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   The function modifies the PWR->CR3 register to enable or disable specific
 440:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         power supply modes and waits until the voltage level flag is set, indicating
 441:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         that the power supply configuration is stable.
 442:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 443:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 444:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 445:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 446:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void ExitRun0Mode(void)
 447:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
 579              		.loc 1 447 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 448:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USE_PWR_LDO_SUPPLY)
 449:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if defined(SMPS)
 450:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Exit Run* mode by disabling SMPS and enabling LDO */
 451:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 452:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #else
 453:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Enable LDO mode */
 454:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 |= PWR_CR3_LDOEN;
 455:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif /* SMPS */
 456:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 457:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 458:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 459:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_EXTERNAL_SOURCE_SUPPLY)
 460:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if defined(SMPS)
 461:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Exit Run* mode */
 462:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_SMPSEN | PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;
 463:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #else
 464:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;
 465:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif /* SMPS */
ARM GAS  /tmp/ccn04qq5.s 			page 20


 466:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 467:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 468:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 469:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
 470:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 471:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 &= ~(PWR_CR3_LDOEN);
 584              		.loc 1 471 3 view .LVU186
 585              		.loc 1 471 6 is_stmt 0 view .LVU187
 586 0000 054A     		ldr	r2, .L25
 587 0002 D368     		ldr	r3, [r2, #12]
 588              		.loc 1 471 12 view .LVU188
 589 0004 23F00203 		bic	r3, r3, #2
 590 0008 D360     		str	r3, [r2, #12]
 472:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 591              		.loc 1 473 3 is_stmt 1 view .LVU189
 592              	.L24:
 474:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 593              		.loc 1 474 4 view .LVU190
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 594              		.loc 1 473 43 discriminator 1 view .LVU191
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 595              		.loc 1 473 14 is_stmt 0 discriminator 1 view .LVU192
 596 000a 034B     		ldr	r3, .L25
 597 000c 5B68     		ldr	r3, [r3, #4]
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 598              		.loc 1 473 43 discriminator 1 view .LVU193
 599 000e 13F4005F 		tst	r3, #8192
 600 0012 FAD0     		beq	.L24
 475:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_LDO) && defined(SMPS)
 476:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 477:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 478:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 479:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 480:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 481:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_LDO) && defined(SMPS)
 482:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 483:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 484:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 485:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 486:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 487:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
 488:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 489:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 490:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 491:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 492:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 493:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
 494:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 495:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 496:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 497:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 498:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 499:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT) && defined(SMPS)
 500:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 501:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPS
 502:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
ARM GAS  /tmp/ccn04qq5.s 			page 21


 503:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 504:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 505:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT) && defined(SMPS)
 506:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 507:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPS
 508:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 509:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 510:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 511:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 512:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* No system power supply configuration is selected at exit Run* mode */
 513:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USE_PWR_LDO_SUPPLY */
 514:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 601              		.loc 1 514 1 view .LVU194
 602 0014 7047     		bx	lr
 603              	.L26:
 604 0016 00BF     		.align	2
 605              	.L25:
 606 0018 00480258 		.word	1476544512
 607              		.cfi_endproc
 608              	.LFE146:
 610              		.global	D1CorePrescTable
 611              		.section	.rodata.D1CorePrescTable,"a"
 612              		.align	2
 615              	D1CorePrescTable:
 616 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 616      01020304 
 616      01020304 
 616      06
 617 000d 070809   		.ascii	"\007\010\011"
 618              		.global	SystemD2Clock
 619              		.section	.data.SystemD2Clock,"aw"
 620              		.align	2
 623              	SystemD2Clock:
 624 0000 0090D003 		.word	64000000
 625              		.global	SystemCoreClock
 626              		.section	.data.SystemCoreClock,"aw"
 627              		.align	2
 630              	SystemCoreClock:
 631 0000 0090D003 		.word	64000000
 632              		.text
 633              	.Letext0:
 634              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 635              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 636              		.file 4 "../../Drivers/CMSIS/Include/core_cm7.h"
 637              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 638              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 639              		.file 7 "/usr/arm-none-eabi/include/math.h"
ARM GAS  /tmp/ccn04qq5.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx_dualcore_boot_cm4_cm7.c
     /tmp/ccn04qq5.s:20     .text.SystemInit:00000000 $t
     /tmp/ccn04qq5.s:26     .text.SystemInit:00000000 SystemInit
     /tmp/ccn04qq5.s:189    .text.SystemInit:000000e0 $d
     /tmp/ccn04qq5.s:203    .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccn04qq5.s:209    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccn04qq5.s:234    .text.SystemCoreClockUpdate:00000014 $d
     /tmp/ccn04qq5.s:259    .text.SystemCoreClockUpdate:00000046 $t
     /tmp/ccn04qq5.s:557    .text.SystemCoreClockUpdate:000001f0 $d
     /tmp/ccn04qq5.s:615    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
     /tmp/ccn04qq5.s:623    .data.SystemD2Clock:00000000 SystemD2Clock
     /tmp/ccn04qq5.s:630    .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccn04qq5.s:571    .text.ExitRun0Mode:00000000 $t
     /tmp/ccn04qq5.s:577    .text.ExitRun0Mode:00000000 ExitRun0Mode
     /tmp/ccn04qq5.s:606    .text.ExitRun0Mode:00000018 $d
     /tmp/ccn04qq5.s:612    .rodata.D1CorePrescTable:00000000 $d
     /tmp/ccn04qq5.s:620    .data.SystemD2Clock:00000000 $d
     /tmp/ccn04qq5.s:627    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
