Time resolution is 1 ps
$stop called at time : 10004 ns : File "C:/Users/denis/Verilog_projects/Lab_12/ex_4/ex_4.srcs/sim_1/new/TB.v" Line 52
