--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
sdv_multi_sdi_tx sdv_multi_sdi_tx.ncd -o sdv_multi_sdi_tx.twr
sdv_multi_sdi_tx.pcf


Design file:              sdv_multi_sdi_tx.ncd
Physical constraint file: sdv_multi_sdi_tx.pcf
Device,speed:             xc2vp7,-5 (PRODUCTION 1.90 2004-11-02)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_54M_n
---------------+------------+------------+------------------+--------+
               |  Setup to  |  Hold to   |                  |  Clock |
Source         | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
---------------+------------+------------+------------------+--------+
dip_switches<0>|    1.044(R)|    0.587(R)|txusrclk          |   0.000|
dip_switches<1>|    2.901(R)|    1.469(R)|txusrclk          |   0.000|
dip_switches<2>|    2.439(R)|   -0.017(R)|txusrclk          |   0.000|
dip_switches<5>|    3.182(R)|    0.587(R)|txusrclk          |   0.000|
dip_switches<6>|    3.390(R)|    0.635(R)|txusrclk          |   0.000|
dip_switches<7>|    3.292(R)|    0.635(R)|txusrclk          |   0.000|
push_button1   |    3.961(R)|   -0.383(R)|txusrclk          |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_54M_p
---------------+------------+------------+------------------+--------+
               |  Setup to  |  Hold to   |                  |  Clock |
Source         | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
---------------+------------+------------+------------------+--------+
dip_switches<0>|    1.044(R)|    0.586(R)|txusrclk          |   0.000|
dip_switches<1>|    2.901(R)|    1.468(R)|txusrclk          |   0.000|
dip_switches<2>|    2.439(R)|   -0.018(R)|txusrclk          |   0.000|
dip_switches<5>|    3.182(R)|    0.586(R)|txusrclk          |   0.000|
dip_switches<6>|    3.390(R)|    0.634(R)|txusrclk          |   0.000|
dip_switches<7>|    3.292(R)|    0.634(R)|txusrclk          |   0.000|
push_button1   |    3.961(R)|   -0.384(R)|txusrclk          |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_74_17M_n
---------------+------------+------------+------------------+--------+
               |  Setup to  |  Hold to   |                  |  Clock |
Source         | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
---------------+------------+------------+------------------+--------+
dip_switches<0>|    1.418(R)|    0.120(R)|txusrclk          |   0.000|
dip_switches<1>|    3.275(R)|    1.002(R)|txusrclk          |   0.000|
dip_switches<2>|    2.813(R)|   -0.484(R)|txusrclk          |   0.000|
dip_switches<5>|    3.556(R)|    0.120(R)|txusrclk          |   0.000|
dip_switches<6>|    3.764(R)|    0.168(R)|txusrclk          |   0.000|
dip_switches<7>|    3.666(R)|    0.168(R)|txusrclk          |   0.000|
push_button1   |    4.335(R)|   -0.850(R)|txusrclk          |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_74_17M_p
---------------+------------+------------+------------------+--------+
               |  Setup to  |  Hold to   |                  |  Clock |
Source         | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
---------------+------------+------------+------------------+--------+
dip_switches<0>|    1.418(R)|    0.119(R)|txusrclk          |   0.000|
dip_switches<1>|    3.275(R)|    1.001(R)|txusrclk          |   0.000|
dip_switches<2>|    2.813(R)|   -0.485(R)|txusrclk          |   0.000|
dip_switches<5>|    3.556(R)|    0.119(R)|txusrclk          |   0.000|
dip_switches<6>|    3.764(R)|    0.167(R)|txusrclk          |   0.000|
dip_switches<7>|    3.666(R)|    0.167(R)|txusrclk          |   0.000|
push_button1   |    4.335(R)|   -0.851(R)|txusrclk          |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk_54M_n to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  |  Clock |
Destination    | to PAD     |Internal Clock(s) |  Phase |
---------------+------------+------------------+--------+
mr_tx1_slewrate|   10.919(R)|txusrclk          |   0.000|
---------------+------------+------------------+--------+

Clock clk_54M_p to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  |  Clock |
Destination    | to PAD     |Internal Clock(s) |  Phase |
---------------+------------+------------------+--------+
mr_tx1_slewrate|   10.918(R)|txusrclk          |   0.000|
---------------+------------+------------------+--------+

Clock clk_74_17M_n to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  |  Clock |
Destination    | to PAD     |Internal Clock(s) |  Phase |
---------------+------------+------------------+--------+
mr_tx1_slewrate|   10.452(R)|txusrclk          |   0.000|
---------------+------------+------------------+--------+

Clock clk_74_17M_p to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  |  Clock |
Destination    | to PAD     |Internal Clock(s) |  Phase |
---------------+------------+------------------+--------+
mr_tx1_slewrate|   10.451(R)|txusrclk          |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk_54M_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_54M_n      |   17.817|         |         |         |
clk_54M_p      |   17.816|         |         |         |
clk_74_17M_n   |   17.369|         |         |         |
clk_74_17M_p   |   17.369|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_54M_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_54M_n      |   17.817|         |         |         |
clk_54M_p      |   17.816|         |         |         |
clk_74_17M_n   |   17.369|         |         |         |
clk_74_17M_p   |   17.369|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_74_17M_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_54M_n      |   18.191|         |         |         |
clk_54M_p      |   18.190|         |         |         |
clk_74_17M_n   |   17.724|         |         |         |
clk_74_17M_p   |   17.723|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_74_17M_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_54M_n      |   18.191|         |         |         |
clk_54M_p      |   18.190|         |         |         |
clk_74_17M_n   |   17.724|         |         |         |
clk_74_17M_p   |   17.723|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Mon Feb 21 15:35:27 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 87 MB
