// Seed: 1377542320
module module_0 (
    output wor id_0,
    output wor id_1
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply1 id_0,
    inout wor id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  always_latch @* begin : LABEL_0
    disable id_5;
  end
endmodule
module module_2;
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
