$date
	Tue Nov 22 15:48:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! l_qn $end
$var wire 1 " l_q $end
$var reg 1 # l_clk $end
$var reg 1 $ l_d $end
$scope module m_dut $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % l_dn $end
$var wire 1 & l_r $end
$var wire 1 ' l_s $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 & i_r $end
$var wire 1 ' i_s $end
$var wire 1 " o_q $end
$var wire 1 ! o_qn $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
1%
0$
1#
0"
1!
$end
#5
0&
0#
#10
1"
0!
1'
1#
0%
1$
#15
0'
0#
#20
1'
1#
#25
0'
0#
#26
1%
0$
#30
1!
0"
1&
1#
#35
0&
0#
#40
1&
1#
