

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec 11 23:57:11 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fifo.prj
* Solution:       sol
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.79|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 1.86ns
ST_1: tmp_0 [1/1] 1.86ns
:6  %tmp_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 2>: 1.86ns
ST_2: tmp_3 [1/1] 1.86ns
:7  %tmp_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 3>: 1.86ns
ST_3: tmp_6 [1/1] 1.86ns
:8  %tmp_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 4>: 1.86ns
ST_4: tmp_7 [1/1] 1.86ns
:13  %tmp_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)


 <State 5>: 5.26ns
ST_5: tmp_4 [1/1] 0.00ns
:9  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_3, i32 0)

ST_5: tmp_5 [1/1] 0.00ns
:10  %tmp_5 = sext i32 %tmp_6 to i64

ST_5: full [1/1] 3.40ns
:11  %full = add nsw i64 %tmp_4, %tmp_5

ST_5: tmp_9 [1/1] 1.86ns
:14  %tmp_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_fifo_V)

ST_5: tmp_s [1/1] 0.00ns
:15  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_7, i32 0)

ST_5: tmp_8 [1/1] 0.00ns
:16  %tmp_8 = sext i32 %tmp_9 to i64

ST_5: full_1 [1/1] 3.40ns
:17  %full_1 = add nsw i64 %tmp_s, %tmp_8


 <State 6>: 7.79ns
ST_6: r [1/1] 0.00ns
:12  %r = bitcast i64 %full to double

ST_6: b [1/1] 0.00ns
:18  %b = bitcast i64 %full_1 to double

ST_6: result [6/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 7>: 7.79ns
ST_7: result [5/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 8>: 7.79ns
ST_8: result [4/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 9>: 7.79ns
ST_9: result [3/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 10>: 7.79ns
ST_10: result [2/6] 7.79ns
:19  %result = fmul double %r, %b


 <State 11>: 7.79ns
ST_11: result [1/6] 7.79ns
:19  %result = fmul double %r, %b

ST_11: ret [1/1] 0.00ns
:20  %ret = bitcast double %result to i64

ST_11: data1 [1/1] 0.00ns
:21  %data1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret, i32 32, i32 63)

ST_11: data2 [1/1] 0.00ns
:22  %data2 = trunc i64 %ret to i16


 <State 12>: 1.86ns
ST_12: stg_36 [1/1] 1.86ns
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_fifo_V, i32 %data1)


 <State 13>: 1.86ns
ST_13: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_fifo_V), !map !0

ST_13: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_fifo_V), !map !6

ST_13: stg_39 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i32* %out_fifo_V, [8 x i8]* @str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str7, [1 x i8]* @str7, [8 x i8]* @str6)

ST_13: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_fifo_V, [8 x i8]* @str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str5, [1 x i8]* @str5, [8 x i8]* @str4)

ST_13: stg_41 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_13: stg_42 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_13: tmp_2 [1/1] 0.00ns
:23  %tmp_2 = zext i16 %data2 to i32

ST_13: stg_44 [1/1] 1.86ns
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_fifo_V, i32 %tmp_2)

ST_13: stg_45 [1/1] 0.00ns
:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
