$date
	Sun Nov  5 11:46:45 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Verilog_125_254 $end
$var wire 1 ! alarm $end
$var wire 1 " bt $end
$var wire 1 # l2m $end
$var wire 1 $ m2l $end
$var wire 1 % m2r $end
$var wire 1 & r2m $end
$var wire 2 ' yt [1:0] $end
$var wire 2 ( yt1 [1:0] $end
$var reg 1 ) clk $end
$var reg 1 * l $end
$var reg 1 + lk $end
$var reg 1 , m $end
$var reg 1 - mo $end
$var reg 1 . pa $end
$var reg 1 / pp $end
$var reg 1 0 r $end
$var reg 1 1 reset $end
$scope module f $end
$var wire 1 ! alarm $end
$var wire 1 " bt $end
$var wire 1 2 clk $end
$var wire 1 3 l $end
$var wire 1 # l2m $end
$var wire 1 4 lk $end
$var wire 1 5 m $end
$var wire 1 $ m2l $end
$var wire 1 % m2r $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 & r2m $end
$var wire 1 : reset $end
$var wire 1 ; t1 $end
$var wire 1 < t2 $end
$var wire 2 = yt [1:0] $end
$var wire 2 > yt1 [1:0] $end
$scope module f5 $end
$var wire 1 " bt $end
$var wire 1 2 clk $end
$var wire 1 5 l $end
$var wire 1 % l2r $end
$var wire 1 4 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 & r2l $end
$var wire 1 : reset $end
$var wire 2 ? yt [1:0] $end
$var wire 2 @ yt1 [1:0] $end
$scope module f1 $end
$var wire 1 2 clk $end
$var wire 1 A d $end
$var wire 1 : reset $end
$var reg 1 B q $end
$upscope $end
$scope module f2 $end
$var wire 1 2 clk $end
$var wire 1 C d $end
$var wire 1 : reset $end
$var reg 1 D q $end
$upscope $end
$scope module f3 $end
$var wire 1 2 clk $end
$var wire 1 5 l $end
$var wire 1 4 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 : reset $end
$var wire 2 E yt [1:0] $end
$var wire 2 F yt1 [1:0] $end
$upscope $end
$scope module f4 $end
$var wire 1 " bt $end
$var wire 1 2 clk $end
$var wire 1 5 l $end
$var wire 1 % l2r $end
$var wire 1 4 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 & r2l $end
$var wire 1 : reset $end
$var wire 2 G yt [1:0] $end
$upscope $end
$upscope $end
$scope module f6 $end
$var wire 1 " bt $end
$var wire 1 2 clk $end
$var wire 1 5 l $end
$var wire 1 $ l2r $end
$var wire 1 4 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 3 r $end
$var wire 1 # r2l $end
$var wire 1 : reset $end
$var wire 2 H yt [1:0] $end
$var wire 2 I yt1 [1:0] $end
$scope module f1 $end
$var wire 1 2 clk $end
$var wire 1 J d $end
$var wire 1 : reset $end
$var reg 1 K q $end
$upscope $end
$scope module f2 $end
$var wire 1 2 clk $end
$var wire 1 L d $end
$var wire 1 : reset $end
$var reg 1 M q $end
$upscope $end
$scope module f3 $end
$var wire 1 2 clk $end
$var wire 1 5 l $end
$var wire 1 4 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 3 r $end
$var wire 1 : reset $end
$var wire 2 N yt [1:0] $end
$var wire 2 O yt1 [1:0] $end
$upscope $end
$scope module f4 $end
$var wire 1 " bt $end
$var wire 1 2 clk $end
$var wire 1 5 l $end
$var wire 1 $ l2r $end
$var wire 1 4 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 3 r $end
$var wire 1 # r2l $end
$var wire 1 : reset $end
$var wire 2 P yt [1:0] $end
$upscope $end
$upscope $end
$scope module f7 $end
$var wire 1 6 clk $end
$var wire 1 " enable $end
$var wire 1 : reset $end
$var reg 1 Q a0 $end
$var reg 1 R a1 $end
$var reg 1 S preset $end
$upscope $end
$upscope $end
$upscope $end
$scope module Verilog_125_254 $end
$scope module f $end
$scope module f5 $end
$scope module f1 $end
$upscope $end
$scope module f2 $end
$upscope $end
$scope module f3 $end
$upscope $end
$scope module f4 $end
$upscope $end
$upscope $end
$scope module f6 $end
$scope module f1 $end
$upscope $end
$scope module f2 $end
$upscope $end
$scope module f3 $end
$upscope $end
$scope module f4 $end
$upscope $end
$upscope $end
$scope module f7 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0S
0R
0Q
b0 P
b0 O
b0 N
0M
0L
0K
0J
b0 I
b0 H
b0 G
b0 F
b0 E
0D
0C
0B
0A
b0 @
b0 ?
b0 >
b0 =
0<
0;
1:
09
08
07
06
15
04
03
12
11
00
0/
0.
0-
1,
0+
0*
1)
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#10000
0)
02
#20000
1)
12
01
0:
#30000
0)
02
#40000
1%
1$
1A
1J
b1 '
b1 =
b1 ?
b1 F
b1 G
b1 H
b1 O
b1 P
1)
12
0,
05
1.
17
#50000
0)
02
#60000
0%
0$
1C
1L
b11 '
b11 =
b11 ?
b11 F
b11 G
b11 H
b11 O
b11 P
1K
1B
b1 (
b1 >
b1 @
b1 E
b1 I
b1 N
1)
12
1*
13
10
19
#70000
0)
02
#80000
1&
1#
0A
0J
b10 '
b10 =
b10 ?
b10 F
b10 G
b10 H
b10 O
b10 P
1D
1M
b11 (
b11 >
b11 @
b11 E
b11 I
b11 N
1)
12
0.
07
#90000
0)
02
#100000
1C
1L
b10 '
b10 =
b10 ?
b10 F
b10 G
b10 H
b10 O
b10 P
0K
0B
b10 (
b10 >
b10 @
b10 E
b10 I
b10 N
1)
12
#110000
0)
02
#120000
0&
0#
0C
0L
b0 '
b0 =
b0 ?
b0 F
b0 G
b0 H
b0 O
b0 P
1)
12
0*
03
1,
15
00
09
#130000
0)
02
#140000
0M
0D
b0 (
b0 >
b0 @
b0 E
b0 I
b0 N
1)
12
#150000
0)
02
#160000
1)
12
#170000
0)
02
#180000
1"
1)
12
1+
14
#190000
0)
02
#200000
1Q
1;
1)
12
1-
16
#210000
0)
02
#220000
1)
12
0-
06
#230000
0)
02
#240000
1R
1<
0Q
0;
1)
12
1-
16
#250000
0)
02
#260000
1)
12
0-
06
#270000
0)
02
#280000
1!
1Q
1;
1)
12
1-
16
#290000
0)
02
#300000
0!
0R
0<
0Q
0;
1)
12
11
1:
0-
06
#310000
0)
02
#320000
1Q
1;
1%
1$
1A
1J
b1 '
b1 =
b1 ?
b1 F
b1 G
b1 H
b1 O
b1 P
0"
1)
12
01
0:
0+
04
1-
16
#330000
0)
02
#340000
0%
0$
1C
1L
b11 '
b11 =
b11 ?
b11 F
b11 G
b11 H
b11 O
b11 P
1K
1B
b1 (
b1 >
b1 @
b1 E
b1 I
b1 N
1)
12
1*
13
0,
05
10
19
0-
06
1.
17
#350000
0)
02
#360000
1D
1M
b11 (
b11 >
b11 @
b11 E
b11 I
b11 N
1)
12
1/
18
0.
07
#370000
0)
02
#380000
1&
1#
0A
0J
b10 '
b10 =
b10 ?
b10 F
b10 G
b10 H
b10 O
b10 P
1)
12
0/
08
#390000
0)
02
#400000
0&
0#
0C
0L
b0 '
b0 =
b0 ?
b0 F
b0 G
b0 H
b0 O
b0 P
0B
0K
b10 (
b10 >
b10 @
b10 E
b10 I
b10 N
1)
12
0*
03
1,
15
00
09
#410000
0)
02
#420000
0M
0D
b0 (
b0 >
b0 @
b0 E
b0 I
b0 N
1)
12
#430000
0)
02
#440000
1%
1$
1A
1J
b1 '
b1 =
b1 ?
b1 F
b1 G
b1 H
b1 O
b1 P
1)
12
0,
05
1.
17
#450000
0)
02
#460000
0%
0$
1C
1L
b11 '
b11 =
b11 ?
b11 F
b11 G
b11 H
b11 O
b11 P
1K
1B
b1 (
b1 >
b1 @
b1 E
b1 I
b1 N
1)
12
1*
13
10
19
#470000
0)
02
#480000
1&
1#
0A
0J
b10 '
b10 =
b10 ?
b10 F
b10 G
b10 H
b10 O
b10 P
1D
1M
b11 (
b11 >
b11 @
b11 E
b11 I
b11 N
1)
12
0.
07
#490000
0)
02
#500000
1C
1L
b10 '
b10 =
b10 ?
b10 F
b10 G
b10 H
b10 O
b10 P
0K
0B
b10 (
b10 >
b10 @
b10 E
b10 I
b10 N
1)
12
#510000
0)
02
#520000
1)
12
#530000
0)
02
#540000
1)
12
#550000
0)
02
#560000
1)
12
0*
03
00
09
#570000
0)
02
#580000
0&
0#
0C
0L
b0 '
b0 =
b0 ?
b0 F
b0 G
b0 H
b0 O
b0 P
1)
12
1,
15
#590000
0)
02
#600000
0D
0M
b0 (
b0 >
b0 @
b0 E
b0 I
b0 N
1)
12
#610000
0)
02
#620000
1)
12
#630000
0)
02
#640000
1)
12
#650000
0)
02
