============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 01 2020  05:04:51 pm
  Module:                 INTER_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type          Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clock_name)               launch                                           0 R 
reg_line_in_reg[8][6]/CP                                            0             0 R 
reg_line_in_reg[8][6]/Q          HS65_LS_DFPRQX27       38 219.8  266  +300     300 R 
gen_filter[6].U_S0/e1[6] 
  U_S21_add_41_16/A[6] 
    g159/A                                                               +0     300   
    g159/Z                       HS65_LS_IVX9            1   7.3   71  +111     411 F 
    g152/B                                                               +0     411   
    g152/Z                       HS65_LS_OAI12X12        1   9.7   65   +62     473 R 
    g151/C                                                               +0     473   
    g151/Z                       HS65_LS_OAI21X18        1  12.8   53   +54     527 F 
  U_S21_add_41_16/Z[7] 
  csa_tree_U_S22_add_18_10_groupi/in_0[7] 
    g351/CI                                                              +0     528   
    g351/S0                      HS65_LS_FA1X27          2  17.5   37  +173     701 R 
    g375/A                                                               +0     701   
    g375/Z                       HS65_LS_IVX35           3  14.7   18   +27     728 F 
    g364/B                                                               +0     728   
    g364/Z                       HS65_LS_NAND2X14        2  15.9   37   +29     757 R 
    g379/A                                                               +0     757   
    g379/Z                       HS65_LS_NOR2AX19        1  12.5   44   +78     835 R 
    g383/A                                                               +0     835   
    g383/Z                       HS65_LSS_XNOR2X18       1  12.7   48   +77     912 R 
  csa_tree_U_S22_add_18_10_groupi/out_0[7] 
  csa_tree_U_S24_add_18_10_groupi/in_0[7] 
    g462/CI                                                              +0     912   
    g462/S0                      HS65_LS_FA1X27          2  21.9   42  +174    1086 R 
    g409/B                                                               +0    1086   
    g409/Z                       HS65_LS_NOR2X38         3  26.3   26   +34    1120 F 
    g400/A                                                               +0    1120   
    g400/Z                       HS65_LS_IVX18           1   6.4   20   +22    1142 R 
    g383/B                                                               +0    1142   
    g383/Z                       HS65_LS_NAND2X11        1   7.8   35   +33    1175 F 
    g348/B                                                               +0    1175   
    g348/Z                       HS65_LS_XNOR2X18        1  12.8   33   +84    1259 F 
  csa_tree_U_S24_add_18_10_groupi/out_0[7] 
  csa_tree_U_S26_add_18_10_groupi/in_0[7] 
    g1032/CI                                                             +0    1259   
    g1032/S0                     HS65_LS_FA1X27          1  11.6   31  +158    1418 R 
    g1024/A0                                                             +0    1418   
    g1024/S0                     HS65_LS_FA1X18          2   9.3   36  +146    1564 F 
    g319/B                                                               +0    1564   
    g319/Z                       HS65_LS_OR2X9           1   9.1   37   +88    1652 F 
    g288/A                                                               +0    1652   
    g288/Z                       HS65_LS_AOI21X17        2  14.5   51   +57    1709 R 
    g286/B                                                               +0    1709   
    g286/Z                       HS65_LS_OAI12X18        2  16.9   46   +49    1758 F 
    g284/B                                                               +0    1758   
    g284/Z                       HS65_LS_AOI21X23        2  21.9   55   +58    1816 R 
    g282/B                                                               +0    1816   
    g282/Z                       HS65_LS_OAI12X37        2  21.8   41   +44    1860 F 
    g280/B                                                               +0    1860   
    g280/Z                       HS65_LS_AOI12X35        2  21.7   48   +43    1903 R 
    g278/B                                                               +0    1903   
    g278/Z                       HS65_LS_OAI12X37        2  21.0   35   +41    1944 F 
    g276/B                                                               +0    1944   
    g276/Z                       HS65_LS_AOI12X35        2  16.9   43   +38    1982 R 
    g273/B                                                               +0    1982   
    g273/Z                       HS65_LS_OAI12X24        1   9.2   33   +34    2017 F 
    g272/B                                                               +0    2017   
    g272/Z                       HS65_LSS_XNOR2X12       1   3.7   38   +66    2083 F 
  csa_tree_U_S26_add_18_10_groupi/out_0[15] 
gen_filter[6].U_S0/f3[9] 
reg_out_inter_reg[20][9]/D  <<<  HS65_LS_DFPRQX9                         +0    2084   
reg_out_inter_reg[20][9]/CP      setup                              0  +116    2200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)               capture                                       2300 R 
                                 adjustments                           -100    2200   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : reg_line_in_reg[8][6]/CP
End-point    : reg_out_inter_reg[20][9]/D
