
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -41.78

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -1.21

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -1.21

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.22    0.22 ^ input external delay
     3    0.01    0.00    0.00    0.22 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.22 ^ _217_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.02    0.02    0.24 v _217_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _001_ (net)
                  0.02    0.00    0.24 v ctrl.state.out[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     5    0.01    0.12    0.41    0.41 v dpath.a_reg.out[7]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in0[7] (net)
                  0.12    0.00    0.41 v _308_/B_N (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.04    0.16    0.57 v _308_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _102_ (net)
                  0.04    0.00    0.57 v _309_/A (sky130_fd_sc_hd__maj3_2)
     1    0.01    0.07    0.32    0.89 v _309_/X (sky130_fd_sc_hd__maj3_2)
                                         _103_ (net)
                  0.07    0.00    0.89 v _310_/B1 (sky130_fd_sc_hd__a31oi_4)
     3    0.01    0.14    0.15    1.04 ^ _310_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _104_ (net)
                  0.14    0.00    1.04 ^ _311_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    1.10 v _311_/Y (sky130_fd_sc_hd__nor2_1)
                                         _105_ (net)
                  0.04    0.00    1.10 v _320_/A (sky130_fd_sc_hd__or3b_4)
     4    0.02    0.10    0.43    1.54 v _320_/X (sky130_fd_sc_hd__or3b_4)
                                         _114_ (net)
                  0.10    0.00    1.54 v _321_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.00    0.06    0.15    1.69 v _321_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _115_ (net)
                  0.06    0.00    1.69 v _323_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.14    1.83 v _323_/X (sky130_fd_sc_hd__and3_1)
                                         _117_ (net)
                  0.03    0.00    1.83 v _325_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.22    2.05 v _325_/X (sky130_fd_sc_hd__o31a_1)
                                         dpath.a_mux$out[11] (net)
                  0.04    0.00    2.05 v dpath.a_reg.out[11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  2.05   data arrival time

                  0.00    1.10    1.10   clock core_clock (rise edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.26    0.84   library setup time
                                  0.84   data required time
-----------------------------------------------------------------------------
                                  0.84   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 -1.21   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     5    0.01    0.12    0.41    0.41 v dpath.a_reg.out[7]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in0[7] (net)
                  0.12    0.00    0.41 v _308_/B_N (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.04    0.16    0.57 v _308_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _102_ (net)
                  0.04    0.00    0.57 v _309_/A (sky130_fd_sc_hd__maj3_2)
     1    0.01    0.07    0.32    0.89 v _309_/X (sky130_fd_sc_hd__maj3_2)
                                         _103_ (net)
                  0.07    0.00    0.89 v _310_/B1 (sky130_fd_sc_hd__a31oi_4)
     3    0.01    0.14    0.15    1.04 ^ _310_/Y (sky130_fd_sc_hd__a31oi_4)
                                         _104_ (net)
                  0.14    0.00    1.04 ^ _311_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    1.10 v _311_/Y (sky130_fd_sc_hd__nor2_1)
                                         _105_ (net)
                  0.04    0.00    1.10 v _320_/A (sky130_fd_sc_hd__or3b_4)
     4    0.02    0.10    0.43    1.54 v _320_/X (sky130_fd_sc_hd__or3b_4)
                                         _114_ (net)
                  0.10    0.00    1.54 v _321_/A (sky130_fd_sc_hd__xnor2_2)
     2    0.00    0.06    0.15    1.69 v _321_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _115_ (net)
                  0.06    0.00    1.69 v _323_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.14    1.83 v _323_/X (sky130_fd_sc_hd__and3_1)
                                         _117_ (net)
                  0.03    0.00    1.83 v _325_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.22    2.05 v _325_/X (sky130_fd_sc_hd__o31a_1)
                                         dpath.a_mux$out[11] (net)
                  0.04    0.00    2.05 v dpath.a_reg.out[11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  2.05   data arrival time

                  0.00    1.10    1.10   clock core_clock (rise edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.26    0.84   library setup time
                                  0.84   data required time
-----------------------------------------------------------------------------
                                  0.84   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 -1.21   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.69e-03   1.42e-04   3.51e-10   1.83e-03  53.5%
Combinational          8.57e-04   7.31e-04   7.19e-10   1.59e-03  46.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.54e-03   8.73e-04   1.07e-09   3.42e-03 100.0%
                          74.4%      25.6%       0.0%
