<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Eric Mercer | Genetic Logic Lab</title><link>/author/eric-mercer/</link><atom:link href="/author/eric-mercer/index.xml" rel="self" type="application/rss+xml"/><description>Eric Mercer</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Dec 2003 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Eric Mercer</title><link>/author/eric-mercer/</link></image><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/kitai-partial-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/kitai-partial-2003/</guid><description/></item><item><title>Verifying synchronization strategies</title><link>/publication/myers-verifying-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-verifying-2003/</guid><description/></item><item><title>Correctness and Reduction in Timed Circuit Analysis</title><link>/publication/mercer-correctness-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-correctness-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title><link>/publication/yoneda-modular-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-modular-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2002/</guid><description/></item><item><title>Improved POSET timing analysis in timed Petri nets</title><link>/publication/mercer-improved-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-improved-2001/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/zheng-automatic-2001/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2001/</guid><description/></item></channel></rss>