Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Oct 23 13:18:58 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                 1           
SYNTH-10  Warning   Wide multiplier                              3           
SYNTH-15  Warning   Byte wide write enable not inferred          16          
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.223        0.000                      0                18576        0.090        0.000                      0                18576        2.000        0.000                       0                  7636  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.500          80.000          
  clk_50_unbuf  {0.000 12.500}     25.000          40.000          
  clk_fb_unbuf  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf        1.223        0.000                      0                18576        0.090        0.000                      0                18576       12.000        0.000                       0                  7632  
  clk_fb_unbuf                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/core_instr_rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 4.898ns (20.831%)  route 18.615ns (79.169%))
  Logic Levels:           24  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.566    -2.408    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X47Y38         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.952 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/Q
                         net (fo=12, routed)          1.392    -0.559    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][26]
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.435 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=2, routed)           0.589     0.153    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     0.277 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3/O
                         net (fo=16, routed)          0.669     0.947    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.071 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.578     1.648    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124     1.772 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10/O
                         net (fo=1, routed)           0.642     2.414    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.538 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=9, routed)           0.628     3.166    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[last_sec_op]
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.290 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=8, routed)           0.590     3.880    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_4
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.004 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_9/O
                         net (fo=4, routed)           0.552     4.556    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_4
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.680 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_3/O
                         net (fo=7, routed)           0.593     5.273    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.119     5.392 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.267     5.659    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[2]_i_7_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.332     5.991 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__1/O
                         net (fo=114, routed)         1.393     7.383    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/csr_flush_ack_q_reg_1
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.153     7.536 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7/O
                         net (fo=1, routed)           0.740     8.277    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.327     8.604 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4/O
                         net (fo=2, routed)           0.420     9.023    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.147 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_1/O
                         net (fo=38, routed)          1.909    11.057    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[27]
    SLICE_X59Y73         LUT5 (Prop_lut5_I0_O)        0.118    11.175 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840/O
                         net (fo=2, routed)           0.917    12.091    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.326    12.417 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_605/O
                         net (fo=1, routed)           0.000    12.417    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_189_1[1]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.987 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_350/CO[2]
                         net (fo=1, routed)           0.640    13.627    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_84_1[0]
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.313    13.940 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_189/O
                         net (fo=2, routed)           0.835    14.775    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_32
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.899 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_84/O
                         net (fo=1, routed)           0.762    15.661    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.785 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32/O
                         net (fo=1, routed)           1.148    16.934    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.058 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15/O
                         net (fo=1, routed)           0.306    17.363    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.487 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=1, routed)           0.793    18.281    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_3
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.124    18.405 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.977    19.382    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.117    19.499 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.587    20.085    u_ucup_top/u_soc/core_instr_req[0]_577
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.331    20.416 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.689    21.106    u_ucup_top/u_soc/FSM_sequential_state_q_reg[0]
    SLICE_X29Y39         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.448    22.979    u_ucup_top/u_soc/clk_sys
    SLICE_X29Y39         FDCE                                         r  u_ucup_top/u_soc/core_instr_rvalid_reg/C
                         clock pessimism             -0.497    22.481    
                         clock uncertainty           -0.086    22.396    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)       -0.067    22.329    u_ucup_top/u_soc/core_instr_rvalid_reg
  -------------------------------------------------------------------
                         required time                         22.329    
                         arrival time                         -21.106    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_7/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.520ns  (logic 4.898ns (20.825%)  route 18.622ns (79.175%))
  Logic Levels:           24  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 22.977 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.566    -2.408    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X47Y38         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.952 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/Q
                         net (fo=12, routed)          1.392    -0.559    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][26]
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.435 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=2, routed)           0.589     0.153    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     0.277 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3/O
                         net (fo=16, routed)          0.669     0.947    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.071 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.578     1.648    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124     1.772 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10/O
                         net (fo=1, routed)           0.642     2.414    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.538 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=9, routed)           0.628     3.166    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[last_sec_op]
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.290 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=8, routed)           0.590     3.880    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_4
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.004 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_9/O
                         net (fo=4, routed)           0.552     4.556    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_4
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.680 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_3/O
                         net (fo=7, routed)           0.593     5.273    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.119     5.392 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.267     5.659    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[2]_i_7_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.332     5.991 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__1/O
                         net (fo=114, routed)         1.393     7.383    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/csr_flush_ack_q_reg_1
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.153     7.536 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7/O
                         net (fo=1, routed)           0.740     8.277    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.327     8.604 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4/O
                         net (fo=2, routed)           0.420     9.023    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.147 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_1/O
                         net (fo=38, routed)          1.909    11.057    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[27]
    SLICE_X59Y73         LUT5 (Prop_lut5_I0_O)        0.118    11.175 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840/O
                         net (fo=2, routed)           0.917    12.091    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.326    12.417 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_605/O
                         net (fo=1, routed)           0.000    12.417    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_189_1[1]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.987 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_350/CO[2]
                         net (fo=1, routed)           0.640    13.627    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_84_1[0]
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.313    13.940 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_189/O
                         net (fo=2, routed)           0.835    14.775    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_32
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.899 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_84/O
                         net (fo=1, routed)           0.762    15.661    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.785 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32/O
                         net (fo=1, routed)           1.148    16.934    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.058 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15/O
                         net (fo=1, routed)           0.306    17.363    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.487 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=1, routed)           0.793    18.281    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_3
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.124    18.405 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.977    19.382    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.117    19.499 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.587    20.085    u_ucup_top/u_soc/core_instr_req[0]_577
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.331    20.416 r  u_ucup_top/u_soc/core_instr_rvalid_i_1/O
                         net (fo=2, routed)           0.696    21.112    u_ucup_top_n_161
    SLICE_X30Y39         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.446    22.977    clk_sys
    SLICE_X30Y39         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_7/C
                         clock pessimism             -0.497    22.479    
                         clock uncertainty           -0.086    22.394    
    SLICE_X30Y39         FDRE (Setup_fdre_C_D)       -0.031    22.363    resp_q_reg[1][bus_resp][rdata][31]_i_7
  -------------------------------------------------------------------
                         required time                         22.363    
                         arrival time                         -21.112    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.289ns  (logic 4.898ns (21.032%)  route 18.391ns (78.968%))
  Logic Levels:           24  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 22.975 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.566    -2.408    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X47Y38         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.952 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/Q
                         net (fo=12, routed)          1.392    -0.559    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][26]
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.435 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=2, routed)           0.589     0.153    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     0.277 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3/O
                         net (fo=16, routed)          0.669     0.947    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.071 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.578     1.648    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124     1.772 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10/O
                         net (fo=1, routed)           0.642     2.414    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.538 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=9, routed)           0.628     3.166    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[last_sec_op]
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.290 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=8, routed)           0.590     3.880    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_4
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.004 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_9/O
                         net (fo=4, routed)           0.552     4.556    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_4
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.680 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_3/O
                         net (fo=7, routed)           0.593     5.273    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.119     5.392 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.267     5.659    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[2]_i_7_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.332     5.991 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__1/O
                         net (fo=114, routed)         1.393     7.383    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/csr_flush_ack_q_reg_1
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.153     7.536 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7/O
                         net (fo=1, routed)           0.740     8.277    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.327     8.604 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4/O
                         net (fo=2, routed)           0.420     9.023    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.147 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_1/O
                         net (fo=38, routed)          1.909    11.057    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[27]
    SLICE_X59Y73         LUT5 (Prop_lut5_I0_O)        0.118    11.175 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840/O
                         net (fo=2, routed)           0.917    12.091    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.326    12.417 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_605/O
                         net (fo=1, routed)           0.000    12.417    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_189_1[1]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.987 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_350/CO[2]
                         net (fo=1, routed)           0.640    13.627    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_84_1[0]
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.313    13.940 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_189/O
                         net (fo=2, routed)           0.835    14.775    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_32
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.899 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_84/O
                         net (fo=1, routed)           0.762    15.661    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.785 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32/O
                         net (fo=1, routed)           1.148    16.934    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.058 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15/O
                         net (fo=1, routed)           0.306    17.363    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.487 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=1, routed)           0.793    18.281    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_3
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.124    18.405 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.977    19.382    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.117    19.499 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.362    19.861    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_577
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.331    20.192 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.689    20.881    u_ucup_top/u_soc/u_core/inst_tcm/if_mem_instr_req[1]_0
    SLICE_X31Y37         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.444    22.975    u_ucup_top/u_soc/u_core/inst_tcm/clk_sys
    SLICE_X31Y37         FDCE                                         r  u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg/C
                         clock pessimism             -0.497    22.477    
                         clock uncertainty           -0.086    22.392    
    SLICE_X31Y37         FDCE (Setup_fdce_C_D)       -0.067    22.325    u_ucup_top/u_soc/u_core/inst_tcm/b_rvalid_o_reg
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                         -20.881    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            resp_q_reg[1][bus_resp][rdata][31]_i_4/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        23.289ns  (logic 4.898ns (21.032%)  route 18.391ns (78.968%))
  Logic Levels:           24  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 22.975 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.566    -2.408    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X47Y38         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.456    -1.952 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][26]/Q
                         net (fo=12, routed)          1.392    -0.559    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][26]
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.435 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10/O
                         net (fo=2, routed)           0.589     0.153    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_10_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     0.277 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3/O
                         net (fo=16, routed)          0.669     0.947    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_operator][4]_i_3_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.071 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25/O
                         net (fo=2, routed)           0.578     1.648    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_25_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I4_O)        0.124     1.772 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10/O
                         net (fo=1, routed)           0.642     2.414    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_10_n_0
    SLICE_X52Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.538 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[alu_en]_i_2/O
                         net (fo=9, routed)           0.628     3.166    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[last_sec_op]
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.290 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[last_sec_op]_i_1/O
                         net (fo=8, routed)           0.590     3.880    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[last_sec_op]_4
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.004 f  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/jump_taken_q_i_9/O
                         net (fo=4, routed)           0.552     4.556    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_4
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.680 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_3/O
                         net (fo=7, routed)           0.593     5.273    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.119     5.392 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_13__0/O
                         net (fo=1, routed)           0.267     5.659    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[2]_i_7_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I2_O)        0.332     5.991 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__1/O
                         net (fo=114, routed)         1.393     7.383    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/csr_flush_ack_q_reg_1
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.153     7.536 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7/O
                         net (fo=1, routed)           0.740     8.277    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_7_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.327     8.604 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4/O
                         net (fo=2, routed)           0.420     9.023    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_4_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.147 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[29]_i_1/O
                         net (fo=38, routed)          1.909    11.057    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/D[27]
    SLICE_X59Y73         LUT5 (Prop_lut5_I0_O)        0.118    11.175 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840/O
                         net (fo=2, routed)           0.917    12.091    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_840_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.326    12.417 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_605/O
                         net (fo=1, routed)           0.000    12.417    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[1]_i_189_1[1]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.987 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[1]_i_350/CO[2]
                         net (fo=1, routed)           0.640    13.627    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_84_1[0]
    SLICE_X58Y69         LUT5 (Prop_lut5_I4_O)        0.313    13.940 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_189/O
                         net (fo=2, routed)           0.835    14.775    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_32
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.899 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.pmp_mseccfg_csr_i/FSM_sequential_state_q[1]_i_84/O
                         net (fo=1, routed)           0.762    15.661    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.785 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32/O
                         net (fo=1, routed)           1.148    16.934    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_32_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I0_O)        0.124    17.058 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_15/O
                         net (fo=1, routed)           0.306    17.363    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_2
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.487 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[1]_i_8/O
                         net (fo=1, routed)           0.793    18.281    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q_reg[0]_3
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.124    18.405 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/FSM_sequential_state_q[1]_i_2/O
                         net (fo=3, routed)           0.977    19.382    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/mpu_fault_flag
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.117    19.499 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/b_rvalid_o_i_2/O
                         net (fo=2, routed)           0.362    19.861    u_ucup_top/u_soc/u_core/u_int_bus/core_instr_req[0]_577
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.331    20.192 r  u_ucup_top/u_soc/u_core/u_int_bus/b_rvalid_o_i_1/O
                         net (fo=2, routed)           0.689    20.881    u_soc/u_core/if_mem_instr_req[1]_0
    SLICE_X32Y37         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.444    22.975    clk_sys
    SLICE_X32Y37         FDRE                                         r  resp_q_reg[1][bus_resp][rdata][31]_i_4/C
                         clock pessimism             -0.497    22.477    
                         clock uncertainty           -0.086    22.392    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)       -0.067    22.325    resp_q_reg[1][bus_resp][rdata][31]_i_4
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                         -20.881    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.859ns  (logic 6.561ns (28.702%)  route 16.298ns (71.298%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 23.054 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.573    -2.401    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X56Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=22, routed)          1.056    -0.827    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.703 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.703    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.190 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.044 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.045    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.162 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.162    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.401 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4/O[2]
                         net (fo=17, routed)          0.625     1.027    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.861 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.861    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.100 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.278     3.377    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/core_trans_i[addr]1[15]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.327     3.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/wpt_match_q[0]_i_22/O
                         net (fo=29, routed)          1.828     5.532    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.352     5.884 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617/O
                         net (fo=2, routed)           0.499     6.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.326     6.709 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_628/O
                         net (fo=1, routed)           0.330     7.039    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.163 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_333/O
                         net (fo=1, routed)           0.000     7.163    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.699 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.807     8.506    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.341     8.847 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=2, routed)           1.374    10.221    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[4].gen_unmasked.rdata_blk_reg[4]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.332    10.553 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23/O
                         net (fo=3, routed)           1.018    11.571    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.695 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.043    12.738    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.862 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=5, routed)           1.247    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X47Y36         LUT4 (Prop_lut4_I1_O)        0.124    14.233 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.382    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.756    15.263    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X46Y33         LUT5 (Prop_lut5_I0_O)        0.117    15.380 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.975    16.354    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.342    16.696 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.485    17.181    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.326    17.507 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.192    19.699    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.124    19.823 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[2][7]_i_1__0/O
                         net (fo=8, routed)           0.635    20.458    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_9
    SLICE_X2Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.523    23.054    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][2]/C
                         clock pessimism             -0.497    22.556    
                         clock uncertainty           -0.086    22.471    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.524    21.947    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][2]
  -------------------------------------------------------------------
                         required time                         21.947    
                         arrival time                         -20.458    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.859ns  (logic 6.561ns (28.702%)  route 16.298ns (71.298%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 23.054 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.573    -2.401    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X56Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=22, routed)          1.056    -0.827    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.703 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.703    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.190 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.044 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.045    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.162 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.162    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.401 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4/O[2]
                         net (fo=17, routed)          0.625     1.027    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.861 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.861    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.100 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.278     3.377    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/core_trans_i[addr]1[15]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.327     3.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/wpt_match_q[0]_i_22/O
                         net (fo=29, routed)          1.828     5.532    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.352     5.884 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617/O
                         net (fo=2, routed)           0.499     6.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.326     6.709 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_628/O
                         net (fo=1, routed)           0.330     7.039    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.163 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_333/O
                         net (fo=1, routed)           0.000     7.163    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.699 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.807     8.506    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.341     8.847 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=2, routed)           1.374    10.221    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[4].gen_unmasked.rdata_blk_reg[4]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.332    10.553 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23/O
                         net (fo=3, routed)           1.018    11.571    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.695 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.043    12.738    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.862 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=5, routed)           1.247    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X47Y36         LUT4 (Prop_lut4_I1_O)        0.124    14.233 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.382    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.756    15.263    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X46Y33         LUT5 (Prop_lut5_I0_O)        0.117    15.380 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.975    16.354    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.342    16.696 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.485    17.181    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.326    17.507 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.192    19.699    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.124    19.823 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[2][7]_i_1__0/O
                         net (fo=8, routed)           0.635    20.458    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_9
    SLICE_X2Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.523    23.054    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X2Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][7]/C
                         clock pessimism             -0.497    22.556    
                         clock uncertainty           -0.086    22.471    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.524    21.947    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[2][7]
  -------------------------------------------------------------------
                         required time                         21.947    
                         arrival time                         -20.458    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 6.561ns (28.717%)  route 16.286ns (71.283%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 23.052 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.573    -2.401    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X56Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=22, routed)          1.056    -0.827    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.703 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.703    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.190 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.044 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.045    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.162 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.162    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.401 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4/O[2]
                         net (fo=17, routed)          0.625     1.027    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.861 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.861    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.100 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.278     3.377    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/core_trans_i[addr]1[15]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.327     3.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/wpt_match_q[0]_i_22/O
                         net (fo=29, routed)          1.828     5.532    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.352     5.884 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617/O
                         net (fo=2, routed)           0.499     6.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.326     6.709 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_628/O
                         net (fo=1, routed)           0.330     7.039    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.163 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_333/O
                         net (fo=1, routed)           0.000     7.163    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.699 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.807     8.506    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.341     8.847 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=2, routed)           1.374    10.221    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[4].gen_unmasked.rdata_blk_reg[4]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.332    10.553 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23/O
                         net (fo=3, routed)           1.018    11.571    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.695 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.043    12.738    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.862 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=5, routed)           1.247    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X47Y36         LUT4 (Prop_lut4_I1_O)        0.124    14.233 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.382    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.756    15.263    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X46Y33         LUT5 (Prop_lut5_I0_O)        0.117    15.380 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.975    16.354    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.342    16.696 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.485    17.181    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.326    17.507 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.155    19.662    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X5Y1           LUT6 (Prop_lut6_I4_O)        0.124    19.786 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[4][7]_i_1__0/O
                         net (fo=8, routed)           0.660    20.447    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_11
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.521    23.052    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][0]/C
                         clock pessimism             -0.497    22.554    
                         clock uncertainty           -0.086    22.469    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524    21.945    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][0]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -20.447    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 6.561ns (28.717%)  route 16.286ns (71.283%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 23.052 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.573    -2.401    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X56Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=22, routed)          1.056    -0.827    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.703 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.703    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.190 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.044 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.045    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.162 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.162    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.401 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4/O[2]
                         net (fo=17, routed)          0.625     1.027    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.861 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.861    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.100 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.278     3.377    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/core_trans_i[addr]1[15]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.327     3.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/wpt_match_q[0]_i_22/O
                         net (fo=29, routed)          1.828     5.532    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.352     5.884 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617/O
                         net (fo=2, routed)           0.499     6.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.326     6.709 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_628/O
                         net (fo=1, routed)           0.330     7.039    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.163 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_333/O
                         net (fo=1, routed)           0.000     7.163    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.699 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.807     8.506    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.341     8.847 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=2, routed)           1.374    10.221    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[4].gen_unmasked.rdata_blk_reg[4]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.332    10.553 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23/O
                         net (fo=3, routed)           1.018    11.571    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.695 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.043    12.738    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.862 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=5, routed)           1.247    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X47Y36         LUT4 (Prop_lut4_I1_O)        0.124    14.233 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.382    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.756    15.263    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X46Y33         LUT5 (Prop_lut5_I0_O)        0.117    15.380 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.975    16.354    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.342    16.696 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.485    17.181    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.326    17.507 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.155    19.662    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X5Y1           LUT6 (Prop_lut6_I4_O)        0.124    19.786 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[4][7]_i_1__0/O
                         net (fo=8, routed)           0.660    20.447    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_11
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.521    23.052    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][1]/C
                         clock pessimism             -0.497    22.554    
                         clock uncertainty           -0.086    22.469    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524    21.945    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][1]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -20.447    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 6.561ns (28.717%)  route 16.286ns (71.283%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 23.052 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.573    -2.401    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X56Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=22, routed)          1.056    -0.827    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.703 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.703    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.190 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.044 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.045    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.162 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.162    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.401 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4/O[2]
                         net (fo=17, routed)          0.625     1.027    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.861 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.861    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.100 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.278     3.377    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/core_trans_i[addr]1[15]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.327     3.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/wpt_match_q[0]_i_22/O
                         net (fo=29, routed)          1.828     5.532    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.352     5.884 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617/O
                         net (fo=2, routed)           0.499     6.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.326     6.709 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_628/O
                         net (fo=1, routed)           0.330     7.039    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.163 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_333/O
                         net (fo=1, routed)           0.000     7.163    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.699 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.807     8.506    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.341     8.847 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=2, routed)           1.374    10.221    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[4].gen_unmasked.rdata_blk_reg[4]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.332    10.553 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23/O
                         net (fo=3, routed)           1.018    11.571    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.695 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.043    12.738    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.862 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=5, routed)           1.247    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X47Y36         LUT4 (Prop_lut4_I1_O)        0.124    14.233 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.382    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.756    15.263    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X46Y33         LUT5 (Prop_lut5_I0_O)        0.117    15.380 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.975    16.354    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.342    16.696 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.485    17.181    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.326    17.507 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.155    19.662    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X5Y1           LUT6 (Prop_lut6_I4_O)        0.124    19.786 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[4][7]_i_1__0/O
                         net (fo=8, routed)           0.660    20.447    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_11
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.521    23.052    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][2]/C
                         clock pessimism             -0.497    22.554    
                         clock uncertainty           -0.086    22.469    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524    21.945    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][2]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -20.447    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 6.561ns (28.717%)  route 16.286ns (71.283%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 23.052 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.573    -2.401    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X56Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][4]/Q
                         net (fo=22, routed)          1.056    -0.827    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[4]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.703 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.703    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0_0[0]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.190 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.190    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.073 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.044 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.045    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.162 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.162    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.401 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4/O[2]
                         net (fo=17, routed)          0.625     1.027    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.861 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.861    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.100 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[2]
                         net (fo=22, routed)          1.278     3.377    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/core_trans_i[addr]1[15]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.327     3.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/wpt_match_q[0]_i_22/O
                         net (fo=29, routed)          1.828     5.532    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/core_data_addr[0]_575[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I0_O)        0.352     5.884 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617/O
                         net (fo=2, routed)           0.499     6.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_617_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.326     6.709 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_628/O
                         net (fo=1, routed)           0.330     7.039    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q_reg[2]_i_138_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.163 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_333/O
                         net (fo=1, routed)           0.000     7.163    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_55_1[0]
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.699 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_138/CO[2]
                         net (fo=1, routed)           0.807     8.506    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.341     8.847 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_55/O
                         net (fo=2, routed)           1.374    10.221    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[4].gen_unmasked.rdata_blk_reg[4]_4
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.332    10.553 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[5].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_23/O
                         net (fo=3, routed)           1.018    11.571    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    11.695 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[7].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_6/O
                         net (fo=1, routed)           1.043    12.738    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.862 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[1].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=5, routed)           1.247    14.109    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X47Y36         LUT4 (Prop_lut4_I1_O)        0.124    14.233 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/a_rvalid_o_i_3/O
                         net (fo=1, routed)           0.149    14.382    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.506 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/a_rvalid_o_i_2/O
                         net (fo=10, routed)          0.756    15.263    u_ucup_top/u_soc/u_core/u_int_bus/filter_trans_valid
    SLICE_X46Y33         LUT5 (Prop_lut5_I0_O)        0.117    15.380 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_q_i_2/O
                         net (fo=10, routed)          0.975    16.354    u_ucup_top/u_soc/u_core/u_int_bus/host_req[0]_7
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.342    16.696 r  u_ucup_top/u_soc/u_core/u_int_bus/device_rvalid_o_i_1__1/O
                         net (fo=4, routed)           0.485    17.181    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o_reg[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.326    17.507 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_normal_ptrs.wptr_o[7]_i_1__1/O
                         net (fo=262, routed)         2.155    19.662    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/E[0]
    SLICE_X5Y1           LUT6 (Prop_lut6_I4_O)        0.124    19.786 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[4][7]_i_1__0/O
                         net (fo=8, routed)           0.660    20.447    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_11
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.521    23.052    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X6Y1           FDRE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][3]/C
                         clock pessimism             -0.497    22.554    
                         clock uncertainty           -0.086    22.469    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524    21.945    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][3]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -20.447    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.311%)  route 0.270ns (65.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.560    -0.535    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X40Y51         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][28]/Q
                         net (fo=5, routed)           0.270    -0.124    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]_1[27]
    SLICE_X34Y55         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.826    -0.307    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X34Y55         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][28]/C
                         clock pessimism              0.034    -0.273    
    SLICE_X34Y55         FDCE (Hold_fdce_C_D)         0.059    -0.214    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][28]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[45][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.483%)  route 0.280ns (66.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.552    -0.543    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X35Y23         FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/Q
                         net (fo=129, routed)         0.280    -0.122    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[3]
    SLICE_X39Y24         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[45][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.818    -0.316    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X39Y24         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[45][3]/C
                         clock pessimism              0.034    -0.282    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.066    -0.216    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[45][3]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.560    -0.535    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X40Y51         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][31]/Q
                         net (fo=5, routed)           0.273    -0.121    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]_1[30]
    SLICE_X34Y55         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.826    -0.307    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X34Y55         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]/C
                         clock pessimism              0.034    -0.273    
    SLICE_X34Y55         FDCE (Hold_fdce_C_D)         0.052    -0.221    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[47][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.852%)  route 0.288ns (67.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.552    -0.543    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X35Y23         FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/Q
                         net (fo=129, routed)         0.288    -0.114    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[3]
    SLICE_X40Y24         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.819    -0.315    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X40Y24         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[47][3]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.066    -0.215    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[47][3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.191%)  route 0.277ns (59.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.565    -0.530    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/clk_sys
    SLICE_X32Y46         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[30].gen_unmasked.rdata_blk_reg[30]/Q
                         net (fo=27, routed)          0.277    -0.112    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[31].gen_unmasked.rdata_blk_reg[31]_0[11]
    SLICE_X31Y51         LUT5 (Prop_lut5_I3_O)        0.045    -0.067 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk[20]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.067    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/tdata2_n[13]
    SLICE_X31Y51         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.828    -0.305    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/clk_sys
    SLICE_X31Y51         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X31Y51         FDCE (Hold_fdce_C_D)         0.092    -0.174    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[46][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.483%)  route 0.280ns (66.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.552    -0.543    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X35Y23         FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/Q
                         net (fo=129, routed)         0.280    -0.122    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[3]
    SLICE_X38Y24         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.818    -0.316    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X38Y24         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[46][3]/C
                         clock pessimism              0.034    -0.282    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.052    -0.230    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[46][3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.969%)  route 0.314ns (69.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.566    -0.529    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X43Y48         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][21]/Q
                         net (fo=5, routed)           0.314    -0.074    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]_1[20]
    SLICE_X40Y50         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.830    -0.304    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X40Y50         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][21]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.072    -0.193    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][21]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.275ns (53.677%)  route 0.237ns (46.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.591    -0.504    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X60Y50         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/Q
                         net (fo=5, routed)           0.237    -0.103    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[18]
    SLICE_X62Y47         LUT5 (Prop_lut5_I3_O)        0.045    -0.058 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    -0.058    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q0_carry__3_i_6_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.008 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.008    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/add_out[18]
    SLICE_X62Y47         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.869    -0.265    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X62Y47         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[18]/C
                         clock pessimism              0.039    -0.226    
    SLICE_X62Y47         FDCE (Hold_fdce_C_D)         0.105    -0.121    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/remainder_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.948%)  route 0.315ns (69.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.565    -0.530    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X41Y46         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][15]/Q
                         net (fo=5, routed)           0.315    -0.075    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]_1[14]
    SLICE_X33Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.834    -0.300    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X33Y45         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][15]/C
                         clock pessimism              0.034    -0.266    
    SLICE_X33Y45         FDCE (Hold_fdce_C_D)         0.062    -0.204    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][15]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.404%)  route 0.323ns (69.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.566    -0.529    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X41Y48         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[pc][17]/Q
                         net (fo=5, routed)           0.323    -0.065    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][31]_1[16]
    SLICE_X33Y49         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.835    -0.299    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X33Y49         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][17]/C
                         clock pessimism              0.034    -0.265    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.070    -0.195    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[pc][17]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y5     u_ucup_top/u_soc/u_core/data_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y6     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y6     u_ucup_top/u_soc/u_core/inst_tcm/u_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y1     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y1     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y3     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y25    rdata_q_reg[0]_i_13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y25    rdata_q_reg[0]_i_13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y30    rdata_q_reg[0]_i_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y30    rdata_q_reg[0]_i_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y28    rdata_q_reg[0]_i_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y28    rdata_q_reg[0]_i_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y26    rdata_q_reg[10]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y26    rdata_q_reg[10]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y29    rdata_q_reg[10]_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y29    rdata_q_reg[10]_i_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y25    rdata_q_reg[0]_i_13/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y25    rdata_q_reg[0]_i_13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y30    rdata_q_reg[0]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y30    rdata_q_reg[0]_i_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y28    rdata_q_reg[0]_i_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y28    rdata_q_reg[0]_i_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y26    rdata_q_reg[10]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y26    rdata_q_reg[10]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y29    rdata_q_reg[10]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y29    rdata_q_reg[10]_i_6/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.under_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 4.206ns (39.596%)  route 6.416ns (60.404%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.537    -2.437    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/clk_sys
    SLICE_X8Y76          FDPE                                         r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.under_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDPE (Prop_fdpe_C_Q)         0.518    -1.919 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.under_rst_reg/Q
                         net (fo=11, routed)          3.511     1.592    u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[0]_rep__0
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.716 r  u_ucup_top/u_soc/u_spi/u_master_tx_fifo/gen_normal_fifo.u_fifo_cnt/SPI_MASTER_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.906     4.621    SPI_MASTER_CS_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.564     8.185 r  SPI_MASTER_CS_OBUF_inst/O
                         net (fo=0)                   0.000     8.185    SPI_MASTER_CS
    E18                                                               r  SPI_MASTER_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 4.188ns (42.813%)  route 5.595ns (57.187%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.568    -2.406    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X46Y7          FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDCE (Prop_fdce_C_Q)         0.518    -1.888 r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/Q
                         net (fo=8, routed)           0.926    -0.962    u_ucup_top/u_soc/u_uart/tx_state_q_reg_n_0_[0]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.124    -0.838 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.669     3.831    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     7.377 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     7.377    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.445ns (54.201%)  route 3.756ns (45.799%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.625    -2.349    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X6Y19          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518    -1.831 r  u_ucup_top/u_soc/u_spi/u_spi_master/current_byte_q_reg[7]/Q
                         net (fo=1, routed)           1.302    -0.528    u_ucup_top/u_soc/u_spi/u_spi_master/p_0_in
    SLICE_X6Y27          LUT2 (Prop_lut2_I1_O)        0.153    -0.375 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_MOSI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.454     2.078    SPI_MASTER_MOSI_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.774     5.853 r  SPI_MASTER_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.853    SPI_MASTER_MOSI
    C17                                                               r  SPI_MASTER_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SPI_MASTER_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.200ns (53.871%)  route 3.596ns (46.129%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.620    -2.354    u_ucup_top/u_soc/u_spi/u_spi_master/clk_sys
    SLICE_X6Y27          FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.518    -1.836 r  u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg[1]/Q
                         net (fo=13, routed)          0.763    -1.073    u_ucup_top/u_soc/u_spi/u_spi_master/FSM_onehot_state_q_reg_n_0_[1]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124    -0.949 r  u_ucup_top/u_soc/u_spi/u_spi_master/SPI_MASTER_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.833     1.884    SPI_MASTER_CLK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.558     5.442 r  SPI_MASTER_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.442    SPI_MASTER_CLK
    D18                                                               r  SPI_MASTER_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.017ns (55.171%)  route 3.264ns (44.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.553    -2.421    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.456    -1.965 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.264     1.300    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     4.861 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.861    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.991ns (56.791%)  route 3.036ns (43.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.547    -2.427    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.036     1.066    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.535     4.601 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.601    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.051ns (58.689%)  route 2.851ns (41.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.627    -2.347    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y29          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -1.829 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.851     1.023    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         3.533     4.556 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.556    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 3.990ns (57.396%)  route 2.962ns (42.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.547    -2.427    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.962     0.991    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.534     4.526 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.526    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.130ns (59.470%)  route 2.815ns (40.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.547    -2.427    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.008 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.815     0.807    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         3.711     4.519 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.519    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.002ns (58.605%)  route 2.827ns (41.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.549    -2.425    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X37Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.969 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.827     0.858    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         3.546     4.405 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.405    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.391ns (77.827%)  route 0.396ns (22.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y29          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.396     0.053    lopt_8
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.280 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.280    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.409ns (77.429%)  route 0.411ns (22.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y29          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.411     0.068    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.313 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.313    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.402ns (76.300%)  route 0.436ns (23.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.584    -0.511    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y24          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.436     0.088    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         1.238     1.327 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.327    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.404ns (76.301%)  route 0.436ns (23.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.584    -0.511    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y24          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.436     0.089    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         1.240     1.329 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.329    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.400ns (74.097%)  route 0.489ns (25.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.584    -0.511    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y24          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.489     0.142    lopt_10
    V17                  OBUF (Prop_obuf_I_O)         1.236     1.378 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.378    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.385ns (69.707%)  route 0.602ns (30.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.586    -0.509    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X4Y29          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.602     0.234    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.477 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.477    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.389ns (66.358%)  route 0.704ns (33.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y29          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.704     0.361    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.225     1.586 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.586    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.375ns (61.159%)  route 0.873ns (38.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.873     0.471    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.234     1.705 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.705    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.398ns (62.340%)  route 0.844ns (37.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.588    -0.507    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X2Y29          FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.343 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.844     0.501    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         1.234     1.735 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.735    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.389ns (60.654%)  route 0.901ns (39.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X36Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.901     0.499    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.248     1.747 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.747    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      6.250     6.250 f  
    E3                                                0.000     6.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000     6.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     7.176    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     4.542 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.546     5.087    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.116 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.818     5.934    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.466    -2.004    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3465 Endpoints
Min Delay          3465 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[57]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.172ns  (logic 1.630ns (7.698%)  route 19.542ns (92.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.952    21.172    u_ucup_top/u_soc/u_timer/interrupt_q_reg_1
    SLICE_X39Y33         FDCE                                         f  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.441    -2.028    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X39Y33         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[57]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_timer/mtime_q_reg[44]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.022ns  (logic 1.630ns (7.753%)  route 19.392ns (92.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.803    21.022    u_ucup_top/u_soc/u_timer/interrupt_q_reg_1
    SLICE_X39Y32         FDCE                                         f  u_ucup_top/u_soc/u_timer/mtime_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.440    -2.029    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X39Y32         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtime_q_reg[44]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_timer/mtime_q_reg[45]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.022ns  (logic 1.630ns (7.753%)  route 19.392ns (92.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.803    21.022    u_ucup_top/u_soc/u_timer/interrupt_q_reg_1
    SLICE_X39Y32         FDCE                                         f  u_ucup_top/u_soc/u_timer/mtime_q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.440    -2.029    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X39Y32         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtime_q_reg[45]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_timer/rvalid_q_reg/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.022ns  (logic 1.630ns (7.753%)  route 19.392ns (92.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.803    21.022    u_ucup_top/u_soc/u_timer/interrupt_q_reg_1
    SLICE_X38Y32         FDCE                                         f  u_ucup_top/u_soc/u_timer/rvalid_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.440    -2.029    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X38Y32         FDCE                                         r  u_ucup_top/u_soc/u_timer/rvalid_q_reg/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[52]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.001ns  (logic 1.630ns (7.761%)  route 19.371ns (92.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.782    21.001    u_ucup_top/u_soc/u_timer/interrupt_q_reg_1
    SLICE_X38Y30         FDCE                                         f  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.437    -2.032    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X38Y30         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[52]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[53]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.001ns  (logic 1.630ns (7.761%)  route 19.371ns (92.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.782    21.001    u_ucup_top/u_soc/u_timer/interrupt_q_reg_1
    SLICE_X38Y30         FDCE                                         f  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.437    -2.032    u_ucup_top/u_soc/u_timer/clk_sys
    SLICE_X38Y30         FDCE                                         r  u_ucup_top/u_soc/u_timer/mtimecmp_q_reg[53]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_bus/device_sel_resp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.890ns  (logic 1.630ns (7.802%)  route 19.260ns (92.198%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.670    20.890    u_ucup_top/u_soc/u_bus/device_sel_resp_reg[0]_5
    SLICE_X36Y33         FDCE                                         f  u_ucup_top/u_soc/u_bus/device_sel_resp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.441    -2.028    u_ucup_top/u_soc/u_bus/clk_sys
    SLICE_X36Y33         FDCE                                         r  u_ucup_top/u_soc/u_bus/device_sel_resp_reg[0]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_bus/device_sel_resp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.885ns  (logic 1.630ns (7.804%)  route 19.256ns (92.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.666    20.885    u_ucup_top/u_soc/u_bus/device_sel_resp_reg[0]_5
    SLICE_X37Y33         FDCE                                         f  u_ucup_top/u_soc/u_bus/device_sel_resp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.441    -2.028    u_ucup_top/u_soc/u_bus/clk_sys
    SLICE_X37Y33         FDCE                                         r  u_ucup_top/u_soc/u_bus/device_sel_resp_reg[1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_bus/device_sel_resp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.885ns  (logic 1.630ns (7.804%)  route 19.256ns (92.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.666    20.885    u_ucup_top/u_soc/u_bus/device_sel_resp_reg[0]_5
    SLICE_X37Y33         FDCE                                         f  u_ucup_top/u_soc/u_bus/device_sel_resp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.441    -2.028    u_ucup_top/u_soc/u_bus/clk_sys
    SLICE_X37Y33         FDCE                                         r  u_ucup_top/u_soc/u_bus/device_sel_resp_reg[2]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_pwm/device_rvalid_o_reg/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.885ns  (logic 1.630ns (7.804%)  route 19.256ns (92.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.590     3.096    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.124     3.220 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)       17.666    20.885    u_ucup_top/u_soc/u_pwm/device_rvalid_o_reg_0
    SLICE_X37Y33         FDCE                                         f  u_ucup_top/u_soc/u_pwm/device_rvalid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        1.441    -2.028    u_ucup_top/u_soc/u_pwm/clk_sys
    SLICE_X37Y33         FDCE                                         r  u_ucup_top/u_soc/u_pwm/device_rvalid_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.232ns (29.161%)  route 0.565ns (70.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.565     0.797    u_ucup_top/u_soc/u_gpio/D[3]
    SLICE_X14Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.826    -0.308    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X14Y28         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.246ns (22.576%)  route 0.844ns (77.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.844     1.091    u_ucup_top/u_soc/u_gpio/D[2]
    SLICE_X30Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.819    -0.315    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.238ns (21.794%)  route 0.855ns (78.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.855     1.094    u_ucup_top/u_soc/u_gpio/D[0]
    SLICE_X32Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.819    -0.315    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X32Y26         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.237ns (21.208%)  route 0.879ns (78.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.879     1.116    u_ucup_top/u_soc/u_gpio/D[7]
    SLICE_X33Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.818    -0.316    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X33Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.252ns (20.199%)  route 0.996ns (79.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.996     1.248    u_ucup_top/u_soc/u_gpio/D[5]
    SLICE_X29Y23         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.820    -0.314    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X29Y23         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CLK
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.305ns (24.273%)  route 0.952ns (75.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  SPI_SLAVE_CLK (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CLK
    E17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  SPI_SLAVE_CLK_IBUF_inst/O
                         net (fo=3, routed)           0.952     1.213    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CLK_IBUF
    SLICE_X28Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.258 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.258    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[0]_i_1_n_0
    SLICE_X28Y83         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.822    -0.312    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X28Y83         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[0]/C

Slack:                    inf
  Source:                 SPI_SLAVE_CLK
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.305ns (24.254%)  route 0.953ns (75.746%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  SPI_SLAVE_CLK (IN)
                         net (fo=0)                   0.000     0.000    SPI_SLAVE_CLK
    E17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SPI_SLAVE_CLK_IBUF_inst/O
                         net (fo=3, routed)           0.953     1.214    u_ucup_top/u_soc/u_spi/u_spi_slave/SPI_SLAVE_CLK_IBUF
    SLICE_X28Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.259    u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q[1]_i_1_n_0
    SLICE_X28Y83         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.822    -0.312    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X28Y83         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/FSM_sequential_ed_state_q_reg[1]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.247ns (19.515%)  route 1.018ns (80.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           1.018     1.265    u_ucup_top/u_soc/u_gpio/D[1]
    SLICE_X28Y23         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.820    -0.314    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y23         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.238ns (18.544%)  route 1.045ns (81.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.045     1.283    u_ucup_top/u_soc/u_gpio/D[6]
    SLICE_X32Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.818    -0.316    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X32Y24         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.318ns (24.409%)  route 0.986ns (75.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.921    clkgen/IO_RST_N_IBUF
    SLICE_X14Y94         LUT2 (Prop_lut2_I1_O)        0.045     0.966 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3317, routed)        0.338     1.305    u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[0]_0
    SLICE_X15Y85         FDCE                                         f  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=7630, routed)        0.826    -0.307    u_ucup_top/u_soc/u_spi/u_spi_slave/clk_sys
    SLICE_X15Y85         FDCE                                         r  u_ucup_top/u_soc/u_spi/u_spi_slave/recieved_byte_q_reg[2]/C





