<stg><name>detect_eth_protocol<512></name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
entry:13 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %s_axis_raw_internal, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln47 = br i1 %tmp_i, void %._crit_edge1.i, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %s_axis_raw_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %s_axis_raw_internal

]]></Node>
<StgValue><ssdm name="s_axis_raw_internal_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:1 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_raw_internal_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
:2 %header_ready_1_load = load i1 %header_ready_1

]]></Node>
<StgValue><ssdm name="header_ready_1_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
:3 %header_idx_1_load = load i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="header_idx_1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="112" op_0_bw="112">
<![CDATA[
:4 %p_Val2_s = load i112 %header_header_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln55 = br i1 %header_ready_1_load, void %.critedge37.i, void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
.critedge37.i:0 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="112" op_0_bw="1024">
<![CDATA[
.critedge37.i:1 %tmp_69 = trunc i1024 %s_axis_raw_internal_read

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
.critedge37.i:2 %icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 111

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1024">
<![CDATA[
.critedge37.i:3 %trunc_ln414 = trunc i1024 %s_axis_raw_internal_read

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="112" op_0_bw="112" op_1_bw="1" op_2_bw="111">
<![CDATA[
.critedge37.i:4 %st6 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i1.i111, i1 %trunc_ln414, i111 0

]]></Node>
<StgValue><ssdm name="st6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="112" op_0_bw="1" op_1_bw="112" op_2_bw="112">
<![CDATA[
.critedge37.i:5 %select_ln414 = select i1 %icmp_ln414, i112 %st6, i112 %tmp_69

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="112" op_0_bw="112" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge37.i:6 %tmp = partselect i112 @llvm.part.select.i112, i112 %select_ln414, i32 111, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="112" op_0_bw="1" op_1_bw="112" op_2_bw="112">
<![CDATA[
.critedge37.i:7 %select_ln414_4 = select i1 %icmp_ln414, i112 %tmp, i112 %tmp_69

]]></Node>
<StgValue><ssdm name="select_ln414_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="112" op_0_bw="1" op_1_bw="112" op_2_bw="112">
<![CDATA[
.critedge37.i:8 %select_ln414_5 = select i1 %icmp_ln414, i112 2596148429267413814265248164610048, i112 5192296858534827628530496329220095

]]></Node>
<StgValue><ssdm name="select_ln414_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="112" op_0_bw="1" op_1_bw="112" op_2_bw="112">
<![CDATA[
.critedge37.i:9 %select_ln414_6 = select i1 %icmp_ln414, i112 1, i112 5192296858534827628530496329220095

]]></Node>
<StgValue><ssdm name="select_ln414_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
.critedge37.i:10 %and_ln414 = and i112 %select_ln414_5, i112 %select_ln414_6

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
.critedge37.i:11 %xor_ln414 = xor i112 %and_ln414, i112 5192296858534827628530496329220095

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
.critedge37.i:12 %and_ln414_3 = and i112 %p_Val2_s, i112 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
.critedge37.i:13 %and_ln414_4 = and i112 %select_ln414_4, i112 %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
.critedge37.i:14 %p_Result_s = or i112 %and_ln414_3, i112 %and_ln414_4

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="112" op_1_bw="112" op_2_bw="0">
<![CDATA[
.critedge37.i:15 %store_ln414 = store i112 %p_Result_s, i112 %header_header_V_1

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge37.i:16 %add_ln67 = add i16 %header_idx_1_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="header_ready_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.critedge37.i:17 %br_ln0 = br void %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge.i:0 %header_ready_1_flag_0_i = phi i1 0, void, i1 1, void %.critedge37.i

]]></Node>
<StgValue><ssdm name="header_ready_1_flag_0_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.critedge.i:1 %header_idx_1_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge37.i

]]></Node>
<StgValue><ssdm name="header_idx_1_new_0_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1">
<![CDATA[
.critedge.i:3 %metaWritten_1_load = load i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="metaWritten_1_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i:4 %br_ln54 = br i1 %metaWritten_1_load, void, void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln59 = br void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge._crit_edge.i:0 %metaWritten_1_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void

]]></Node>
<StgValue><ssdm name="metaWritten_1_flag_0_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
.critedge._crit_edge.i:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ethDataFifo, i1024 %s_axis_raw_internal_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge._crit_edge.i:2 %or_ln62 = or i1 %tmp_last_V, i1 %header_ready_1_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge._crit_edge.i:3 %xor_ln62 = xor i1 %tmp_last_V, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln62"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge._crit_edge.i:4 %select_ln62 = select i1 %tmp_last_V, i16 0, i16 %header_idx_1_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge._crit_edge.i:5 %or_ln62_1 = or i1 %tmp_last_V, i1 %metaWritten_1_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln62_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.critedge._crit_edge.i:6 %br_ln62 = br void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:0 %header_ready_1_flag_1_i = phi i1 0, void %entry, i1 %or_ln62, void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="header_ready_1_flag_1_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:1 %header_ready_1_new_1_i = phi i1 0, void %entry, i1 %xor_ln62, void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="header_ready_1_new_1_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge1.i:2 %header_idx_1_new_1_i = phi i16 0, void %entry, i16 %select_ln62, void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="header_idx_1_new_1_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:3 %metaWritten_1_flag_1_i = phi i1 0, void %entry, i1 %or_ln62_1, void %.critedge._crit_edge.i

]]></Node>
<StgValue><ssdm name="metaWritten_1_flag_1_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i:4 %br_ln62 = br i1 %metaWritten_1_flag_1_i, void %._crit_edge1.new4.i, void %mergeST3.i

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="metaWritten_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST3.i:0 %store_ln58 = store i1 %header_ready_1_new_1_i, i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="metaWritten_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
mergeST3.i:1 %br_ln0 = br void %._crit_edge1.new4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.new4.i:0 %br_ln62 = br i1 %header_ready_1_flag_1_i, void %detect_eth_protocol<512>.exit, void %mergeST1.i

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_ready_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST1.i:0 %store_ln67 = store i16 %header_idx_1_new_1_i, i16 %header_idx_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_ready_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST1.i:1 %store_ln65 = store i1 %header_ready_1_new_1_i, i1 %header_ready_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_ready_1_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i:2 %br_ln0 = br void %detect_eth_protocol<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="112" op_0_bw="112" op_1_bw="0" op_2_bw="112" op_3_bw="0">
<![CDATA[
.critedge.i:2 %p_Val2_8 = phi i112 %p_Val2_s, void, i112 %p_Result_s, void %.critedge37.i

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %p_Val2_8, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %p_Result_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %p_Val2_8, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="p_Result_40_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2 %p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_40_i, i8 %p_Result_i

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %etherTypeFifo, i16 %p_Result_31

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
detect_eth_protocol<512>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
