// Seed: 1777924093
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = ~id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd98,
    parameter id_14 = 32'd24
) (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    output wire id_8
    , id_34,
    input tri0 id_9,
    input wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    input wor _id_13,
    input supply0 _id_14,
    input supply1 id_15,
    input wand id_16,
    input wor id_17,
    output supply1 id_18,
    input wire id_19,
    output wor id_20,
    input supply0 id_21,
    input supply0 id_22,
    input supply1 id_23,
    input supply1 id_24,
    output wire id_25,
    input uwire id_26,
    input uwire id_27,
    input tri id_28,
    input tri id_29,
    input tri0 id_30,
    output tri1 id_31,
    input tri0 id_32
);
  wire [id_14 : id_13] id_35;
  module_0 modCall_1 (
      id_34,
      id_34,
      id_34
  );
endmodule
