// Seed: 2168672036
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output logic id_2,
    output logic id_3,
    input wand id_4,
    input wire id_5
);
  logic id_7;
  wire  id_8;
  wire  id_9;
  ;
  initial
    #1 begin : LABEL_0
      $unsigned(13);
      ;
      id_2 <= 1;
      id_3 = -1;
      id_2 = id_1;
    end
  parameter id_10 = -1 - -1;
  assign id_3 = -1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input tri _id_0,
    output logic id_1,
    input wire id_2[id_0 : -1 'b0],
    input tri1 id_3,
    input supply0 id_4
);
  assign id_1 = id_2;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_1 <= (1);
  end
  logic id_7[-1 : 1];
  ;
endmodule
