Aggoun, A. and Beldiceanu, N. 1993. Extending CHIP in order to solve complex scheduling and placement problems. Mathmatical Computer Modelling, Pergamon Press Ltd.17, 7, 57--73.
T. Amon , G. Borriello, An approach to symbolic timing verification, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.410-413, June 08-12, 1992, Anaheim, California, USA
Smita Bakshi , Daniel D. Gajski, Partitioning and pipelining for performance-constrained hardware/software systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.4, p.419-432, Dec. 1999[doi>10.1109/92.805749]
Beldiceanu, N., Bourreau, E., Simonis, H., and Chan, P. 1997. Partial search strategy in CHIP. Presented at 2nd Metaheuristic International Conference MIC97, Sophia/Antipolis, France, 21-24 July 1997.
Armin Bender, Design of an Optimal Loosely Coupled Heterogeneous Multiprocessor System, Proceedings of the 1996 European conference on Design and Test, p.275, March 11-14, 1996
Ulrich Bieker , Peter Marwedel, Retargetable self-test program generation using constraint logic programming, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.605-611, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217597]
J. Carlier , E. Pinson, An algorithm for solving the job-shop problem, Management Science, v.35 n.2, p.164-176, Feb. 1989[doi>10.1287/mnsc.35.2.164]
Yves Caseau , François Laburthe, Improved CLP scheduling with task intervals, Proceedings of the eleventh international conference on Logic programming, p.369-383, August 1994
Caseau, Y. and Laburthe, F. 1995. Disjunctive scheduling with task intervals. Tech. Rep. 95-25, LIENS.
Samit Chaudhuri , Stephen A. Blythe , Robert A. Walker, A solution methodology for exact design space exploration in a three-dimensional design space, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.69-81, March 1997[doi>10.1109/92.555988]
COSYTEC 1996. CHIP System Documentation. COSYTEC.
Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of heterogeneous distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.92-104, March 1999[doi>10.1109/92.748204]
DCDL 2000. Quick reference guide for the Design Constraints Description Language (DCDL). version 0.3.7, http://www.vhdl.org/dcwg/.
Robert P. Dick , Niraj K. Jha, MOGAC: a multiobjective genetic algorithm for the co-synthesis  of hardware-software embedded systems, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.522-529, November 09-13, 1997, San Jose, California, USA
Eles, P., Kuchcinski, K., and Peng, Z. 1997. System Synthesis with VHDL. Kluwer Academic Publisher.
Pierre Girodias , Eduard Cerny, Interface Timing Verification with Delay Correlation Using Constraint Logic Programming, Proceedings of the 1997 European conference on Design and Test, p.12, March 17-20, 1997
Gruian, F. and Kuchcinski, K. 1999. Low-energy architecture selection and task scheduling for system-level design. In Proceedings of the 25th Euromicro conference. Milan, Italy.
Kai Hwang, Advanced Computer Architecture: Parallelism,Scalability,Programmability, McGraw-Hill Higher Education, 1992
Katkoori, S. and Vemuri, R. 2000. Scheduling for low power under resource and latency constraints. In Proceedings of the IEEE International Symposium on Circuits and Systems. Geneva, Switzerland.
Apostolos A. Kountouris , Christophe Wolinski, Hierarchical conditional dependency graphs as a unifying design representation in the CODESIS high-level synthesis system, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501808]
Krzysztof Kuchcinski, Embedded system synthesis by timing constraints solving, Proceedings of the 10th international symposium on System synthesis, p.50-57, September 17-19, 1997, Antwerp, Belgium
Krzysztof Kuchcinski, An Approach to High-Level Synthesis Using Constraint Logic Programming, Proceedings of the 24th Conference on EUROMICRO, p.10074, August 25-27, 1998
Krzysztof Kuchcinski, Integrated resource assignment and scheduling of task graphs using finite domain constraints, Proceedings of the conference on Design, automation and test in Europe, p.47-es, January 1999, Munich, Germany[doi>10.1145/307418.307494]
Krzysztof Kuchcinski, Constraints-driven design space exploration for distributed embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.3-4, p.241-261, April 2001[doi>10.1016/S1383-7621(00)00048-5]
Krzysztof Kuchcinski , Christophe Wolinski, Synthesis of Conditional Behaviors Using Hierarchical Conditional Dependency Graphs and Constraint Logic Programming, Proceedings of the Euromicro Symposium on Digital Systems Design, p.220, September 04-06, 2001
Yu-Kwong Kwok , Ishfaq Ahmad, Dynamic Critical-Path Scheduling: An Effective Technique for Allocating Task Graphs to Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.7 n.5, p.506-521, May 1996[doi>10.1109/71.503776]
G. Lakshminarayana , A. Raghunathan , N. K. Jha, Incorporating speculative execution into scheduling of control-flow-intensive designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.3, p.308-324, November 2006[doi>10.1109/43.833200]
J. Li , R. K. Gupta, An algorithm to determine mutually exclusive operations in behavioral descriptions, Proceedings of the conference on Design, automation and test in Europe, p.457-465, February 23-26, 1998, Le Palais des Congrés de Paris, France
Jinfeng Liu , Pai H. Chou , Nader Bagherzadeh , Fadi Kurdahi, A constraint-based application model and scheduling techniques for power-aware systems, Proceedings of the ninth international symposium on Hardware/software codesign, p.153-158, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371707]
Rafael Maestre , Fadi J. Kurdahi , Milagros Fernández , Roman Hermida , Nader Bagherzadeh , Hartej Singh, A formal approach to context scheduling for multicontext reconfigurable architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.173-185, Feb. 2001[doi>10.1109/92.920831]
Mariott, K. and Stuckey, P. J. 1998. Programming with Constraints: An Introduction. The MIT Press.
Paul Martin , David B. Shmoys, A New Approach to Computing Optimal Schedules for the Job-Shop Scheduling Problem, Proceedings of the 5th International IPCO Conference on Integer Programming and Combinatorial Optimization, p.389-403, June 03-05, 1996
Paulin, P. and Knight, J. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Computer-Aided Design8, 661--679.
Prakash, S. and Parker, A. 1992. SOS: Synthesis of application-specific heterogeneous multiprocessor systems. J. Parallel Distrib. Comput.16, 338--350.
Karthikeya M. Gajjala Purna , Dinesh Bhatia, Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Transactions on Computers, v.48 n.6, p.579-590, June 1999[doi>10.1109/12.773795]
Schulte, C. and Smolka, G. 2001. Finite domain constraint programming in Oz. A tutorial. version 1.2.1.
SICS 2002. SICStus Prolog User's Manual, Release 3.10.0. Swedish Institute of Computer Science.
Szymanek, R., Gruian, F., and Kuchcinski, K. 2000. Digital systems design using constraint logic programming. In Proceedings of the The Second International Conference on The Practical Applications of Constraint Logic Programming, (PACLP 2000). Manchester, UK.
Radoslaw Szymanek , Krzysztof Kuchcinski, A constructive algorithm for memory-aware task assignment and scheduling, Proceedings of the ninth international symposium on Hardware/software codesign, p.147-152, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371706]
W. F.J. Verhaegh , E. H.L. Aarts , P. C.N. van Gorp , P. E.R. Lippens, A two-stage solution approach to multidimensional periodic scheduling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.10, p.1185-1199, November 2006[doi>10.1109/43.952736]
Würtz, J. 1997. Constraint-based scheduling in Oz. In Operations Research Proceedings 1996, U. Zimmermann, U. Derigs, W. Gaul, R. Möhrig, and K.-P. Schuster, Eds. Springer-Verlag, Berlin, Heidelberg, New York, 218--223.
Peng Yang , Chun Wong , Paul Marchal , Francky Catthoor , Dirk Desmet , Diederik Verkest , Rudy Lauwereins, Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs, IEEE Design & Test, v.18 n.5, p.46-58, September 2001[doi>10.1109/54.953271]
