<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xcku040ffva1156e-2">
  <pins>
    <pin index="0" name ="GPIO_DIP_SW0" iostandard="LVCMOS12" loc="AN16"/>
    <pin index="1" name ="GPIO_DIP_SW1" iostandard="LVCMOS12" loc="AN19"/>
    <pin index="2" name ="GPIO_DIP_SW2" iostandard="LVCMOS12" loc="AP18"/>
    <pin index="3" name ="GPIO_DIP_SW3" iostandard="LVCMOS12" loc="AN14"/>

    <pin index="4" name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_18" loc="M24"/>
    <pin index="5" name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_18" loc="N24"/>
    <pin index="6" name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_18" loc="P25"/>
    <pin index="7" name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_18" loc="P24"/>

    <pin index="8" name ="IIC_MUX_RESET_B" iostandard="LVCMOS18" loc="AP10"/>
    <pin index="9" name ="IIC_SCL_MAIN" iostandard="LVCMOS18" loc="J24" drive="8" slew="SLOW"/>
    <pin index="10" name ="IIC_SDA_MAIN" iostandard="LVCMOS18" loc="J25" drive="8" slew="SLOW"/>

    <pin index="11" name ="GPIO_LED_0_LS" iostandard="LVCMOS18" loc="AP8"/>
    <pin index="12" name ="GPIO_LED_1_LS" iostandard="LVCMOS18" loc="H23"/>
    <pin index="13" name ="GPIO_LED_2_LS" iostandard="LVCMOS18" loc="P20"/>
    <pin index="14" name ="GPIO_LED_3_LS" iostandard="LVCMOS18" loc="P21"/>
    <pin index="15" name ="GPIO_LED_4_LS" iostandard="LVCMOS18" loc="N22"/>
    <pin index="16" name ="GPIO_LED_5_LS" iostandard="LVCMOS18" loc="M22"/>
    <pin index="17" name ="GPIO_LED_6_LS" iostandard="LVCMOS18" loc="R23"/>
    <pin index="18" name ="GPIO_LED_7_LS" iostandard="LVCMOS18" loc="P23"/>

    <pin index="19" name ="GPIO_SW_C" iostandard="LVCMOS18" loc="AE10"/>
    <pin index="20" name ="GPIO_SW_W" iostandard="LVCMOS18" loc="AF9"/>
    <pin index="21" name ="GPIO_SW_S" iostandard="LVCMOS18" loc="AF8"/>
    <pin index="22" name ="GPIO_SW_E" iostandard="LVCMOS18" loc="AE8"/>
    <pin index="23" name ="GPIO_SW_N" iostandard="LVCMOS18" loc="AD10"/>

    <!-- IOSTANDARD not applicable for MGT connections -->
    <pin index="24" name ="SFP0_TX_DISABLE" iostandard="LVCMOS18" loc="AL8"/>
    <pin index="25" name ="SFP0_LOS_LS" iostandard="LVCMOS18" loc="K21"/>
    <pin index="26" name ="sfp0_tx_n" loc="U3"/>
    <pin index="27" name ="sfp0_tx_p" loc="U4"/>
    <pin index="28" name ="sfp0_rx_n" loc="T1"/>
    <pin index="29" name ="sfp0_rx_p" loc="T2"/>

    <pin index="30" name ="SFP1_TX_DISABLE" iostandard="LVCMOS18" loc="D28"/>
    <pin index="31" name ="SFP1_LOS_LS" iostandard="LVCMOS18" loc="AM9"/>
    <pin index="32" name ="sfp1_tx_n" loc="W3"/>
    <pin index="33" name ="sfp1_tx_p" loc="W4"/>
    <pin index="34" name ="sfp1_rx_n" loc="V1"/>
    <pin index="35" name ="sfp1_rx_p" loc="V2"/>

    <pin index="36" name ="SMA_MGT_TX_P" iostandard="LVDS" loc="R4"/>
    <pin index="37" name ="SMA_MGT_TX_N" iostandard="LVDS" loc="R3"/>
    <pin index="38" name ="SMA_MGT_RX_P" iostandard="LVDS" loc="P2"/>
    <pin index="39" name ="SMA_MGT_RX_N" iostandard="LVDS" loc="P1"/>

    <pin index="40" name ="ROTARY_INCA" iostandard="LVCMOS18" loc="Y21"/>
    <pin index="41" name ="ROTARY_PUSH" iostandard="LVCMOS18" loc="AF28"/>
    <pin index="42" name ="ROTARY_INCB" iostandard="LVCMOS18" loc="AD26"/>

    <pin index="43" name ="USB_UART_CTS" iostandard="LVCMOS18" loc="L23"/>
    <!-- NOTE for pin index 94 & 95 iostandard is defined in component rs232_uart 
    iostandard is optional attribute for fpga pins & it will be always overwritten by component(non fpga) level pin attributes -->
    <pin index="44" name ="USB_UART_TX" loc="K26"/>
    <pin index="45" name ="USB_UART_RX" loc="G25"/>
    <pin index="46" name ="USB_UART_RTS" iostandard="LVCMOS18" loc="K27"/>

    <pin index="47" name ="CPU_RESET" iostandard="LVCMOS18" loc="AN8"/>

    <pin index="48" name ="sysclk_300_p" iostandard="LVDS" loc="AK17" odt="RTT_48"/>
    <pin index="49" name ="sysclk_300_n" iostandard="LVDS" loc="AK16" odt="RTT_48"/>

    <pin index="50" name ="SGMIICLK_P" iostandard="LVDS_25" loc="P26"/>
    <pin index="51" name ="SGMIICLK_N" iostandard="LVDS_25" loc="N26"/>

    <pin index="52" name ="mdc" iostandard="LVCMOS18" loc="L25"/>
    <pin index="53" name ="mdio_i" iostandard="LVCMOS18" loc="H26"/>
    <pin index="54" name ="PHY_RESET" iostandard="LVCMOS18" loc="J23"/> 

    <pin index="55" name ="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="AH14" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="56" name ="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AE17" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="57" name ="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AH17" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="58" name ="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AE18" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="59" name ="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AJ15" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="60" name ="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AG16" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="61" name ="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AL17" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="62" name ="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="AK18" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="63" name ="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AG17" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="64" name ="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AF18" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="65" name ="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AH19" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="66" name ="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AF15" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="67" name ="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AD19" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="68" name ="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AJ14" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="69" name ="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AG19" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="70" name ="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AD16" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="71" name ="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AG14" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="72" name ="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AF14" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="73" name ="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AF17" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="74" name ="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AL15" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>


    <pin index="75" name ="c0_ddr4_bg" iostandard="SSTL12_DCI" loc="AG15" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="76" name ="c0_ddr4_ck_c" iostandard="DIFF_SSTL12_DCI" loc="AE15" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="77" name ="c0_ddr4_ck_t" iostandard="DIFF_SSTL12_DCI" loc="AE16" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="78" name ="c0_ddr4_cke" iostandard="SSTL12_DCI" loc="AD15" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="79" name ="c0_ddr4_cs_n" iostandard="SSTL12_DCI" loc="AL19" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="80" name ="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="AD21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="81" name ="c0_ddr4_dq0" iostandard="POD12_DCI" loc="AE23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="82" name ="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AG20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="83" name ="c0_ddr4_dq2" iostandard="POD12_DCI" loc="AF22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="84" name ="c0_ddr4_dq3" iostandard="POD12_DCI" loc="AF20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="85" name ="c0_ddr4_dq4" iostandard="POD12_DCI" loc="AE22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="86" name ="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AD20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="87" name ="c0_ddr4_dq6" iostandard="POD12_DCI" loc="AG22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="88" name ="c0_ddr4_dq7" iostandard="POD12_DCI" loc="AE20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="89" name ="c0_ddr4_dq8" iostandard="POD12_DCI" loc="AJ24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="90" name ="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AG24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="91" name ="c0_ddr4_dq10" iostandard="POD12_DCI" loc="AJ23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="92" name ="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AF23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="93" name ="c0_ddr4_dq12" iostandard="POD12_DCI" loc="AH23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="94" name ="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AF24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="95" name ="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AH22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="96" name ="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AG25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="97" name ="c0_ddr4_dq16" iostandard="POD12_DCI" loc="AL22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="98" name ="c0_ddr4_dq17" iostandard="POD12_DCI" loc="AL25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="99" name ="c0_ddr4_dq18" iostandard="POD12_DCI" loc="AM20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="100" name ="c0_ddr4_dq19" iostandard="POD12_DCI" loc="AK23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="101" name ="c0_ddr4_dq20" iostandard="POD12_DCI" loc="AK22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="102" name ="c0_ddr4_dq21" iostandard="POD12_DCI" loc="AL24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="103" name ="c0_ddr4_dq22" iostandard="POD12_DCI" loc="AL20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="104" name ="c0_ddr4_dq23" iostandard="POD12_DCI" loc="AL23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="105" name ="c0_ddr4_dq24" iostandard="POD12_DCI" loc="AM24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="106" name ="c0_ddr4_dq25" iostandard="POD12_DCI" loc="AN23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="107" name ="c0_ddr4_dq26" iostandard="POD12_DCI" loc="AN24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="108" name ="c0_ddr4_dq27" iostandard="POD12_DCI" loc="AP23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="109" name ="c0_ddr4_dq28" iostandard="POD12_DCI" loc="AP25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="110" name ="c0_ddr4_dq29" iostandard="POD12_DCI" loc="AN22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="111" name ="c0_ddr4_dq30" iostandard="POD12_DCI" loc="AP24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="112" name ="c0_ddr4_dq31" iostandard="POD12_DCI" loc="AM22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="113" name ="c0_ddr4_dq32" iostandard="POD12_DCI" loc="AH28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="114" name ="c0_ddr4_dq33" iostandard="POD12_DCI" loc="AK26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="115" name ="c0_ddr4_dq34" iostandard="POD12_DCI" loc="AK28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="116" name ="c0_ddr4_dq35" iostandard="POD12_DCI" loc="AM27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="117" name ="c0_ddr4_dq36" iostandard="POD12_DCI" loc="AJ28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="118" name ="c0_ddr4_dq37" iostandard="POD12_DCI" loc="AH27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="119" name ="c0_ddr4_dq38" iostandard="POD12_DCI" loc="AK27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="120" name ="c0_ddr4_dq39" iostandard="POD12_DCI" loc="AM26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="121" name ="c0_ddr4_dq40" iostandard="POD12_DCI" loc="AL30" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="122" name ="c0_ddr4_dq41" iostandard="POD12_DCI" loc="AP29" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="123" name ="c0_ddr4_dq42" iostandard="POD12_DCI" loc="AM30" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="124" name ="c0_ddr4_dq43" iostandard="POD12_DCI" loc="AN28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="125" name ="c0_ddr4_dq44" iostandard="POD12_DCI" loc="AL29" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="126" name ="c0_ddr4_dq45" iostandard="POD12_DCI" loc="AP28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="127" name ="c0_ddr4_dq46" iostandard="POD12_DCI" loc="AM29" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="128" name ="c0_ddr4_dq47" iostandard="POD12_DCI" loc="AN27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="129" name ="c0_ddr4_dq48" iostandard="POD12_DCI" loc="AH31" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="130" name ="c0_ddr4_dq49" iostandard="POD12_DCI" loc="AH32" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="131" name ="c0_ddr4_dq50" iostandard="POD12_DCI" loc="AJ34" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="132" name ="c0_ddr4_dq51" iostandard="POD12_DCI" loc="AK31" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="133" name ="c0_ddr4_dq52" iostandard="POD12_DCI" loc="AJ31" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="134" name ="c0_ddr4_dq53" iostandard="POD12_DCI" loc="AJ30" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="135" name ="c0_ddr4_dq54" iostandard="POD12_DCI" loc="AH34" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="136" name ="c0_ddr4_dq55" iostandard="POD12_DCI" loc="AK32" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="137" name ="c0_ddr4_dq56" iostandard="POD12_DCI" loc="AN33" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="138" name ="c0_ddr4_dq57" iostandard="POD12_DCI" loc="AP33" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="139" name ="c0_ddr4_dq58" iostandard="POD12_DCI" loc="AM34" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="140" name ="c0_ddr4_dq59" iostandard="POD12_DCI" loc="AP31" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="141" name ="c0_ddr4_dq60" iostandard="POD12_DCI" loc="AM32" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="142" name ="c0_ddr4_dq61" iostandard="POD12_DCI" loc="AN31" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="143" name ="c0_ddr4_dq62" iostandard="POD12_DCI" loc="AL34" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="144" name ="c0_ddr4_dq63" iostandard="POD12_DCI" loc="AN32" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="145" name ="c0_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="AH21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="146" name ="c0_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="AG21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="147" name ="c0_ddr4_odt" iostandard="SSTL12_DCI" loc="AJ18" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="148" name ="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="AL18" DRIVE="8"/>

    <pin index="149" name ="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AE25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="150" name ="c0_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc="AJ21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="151" name ="c0_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc="AM21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="152" name ="c0_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc="AH26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="153" name ="c0_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc="AN26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="154" name ="c0_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc="AJ29" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="155" name ="c0_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc="AL32" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="156" name ="c0_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="AJ25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="157" name ="c0_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc="AK20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="158" name ="c0_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc="AP21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="159" name ="c0_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc="AL28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="160" name ="c0_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc="AP30" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="161" name ="c0_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc="AJ33" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="162" name ="c0_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc="AP34" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="163" name ="c0_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="AH24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="164" name ="c0_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc="AJ20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="165" name ="c0_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc="AP20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="166" name ="c0_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc="AL27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="167" name ="c0_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc="AN29" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="168" name ="c0_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc="AH33" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="169" name ="c0_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc="AN34" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="170" name ="pcie_mgt_clkn" loc="AB5"/>
    <pin index="171" name ="pcie_mgt_clkp" loc="AB6"/>
    <pin index="172" name ="pcie_perstn_rst" iostandard="LVCMOS18" loc="K22"/>
    <pin index="173" name ="pcie_rx0_n" loc="AB1"/>
    <pin index="174" name ="pcie_rx1_n" loc="AD1"/>
    <pin index="175" name ="pcie_rx2_n" loc="AF1"/>
    <pin index="176" name ="pcie_rx3_n" loc="AH1"/>
    <pin index="177" name ="pcie_rx4_n" loc="AJ3"/>
    <pin index="178" name ="pcie_rx5_n" loc="AK1"/>
    <pin index="179" name ="pcie_rx6_n" loc="AM1"/>
    <pin index="180" name ="pcie_rx7_n" loc="AP1"/>
    <pin index="181" name ="pcie_rx0_p" loc="AB2"/>
    <pin index="182" name ="pcie_rx1_p" loc="AD2"/>
    <pin index="183" name ="pcie_rx2_p" loc="AF2"/>
    <pin index="184" name ="pcie_rx3_p" loc="AH2"/>
    <pin index="185" name ="pcie_rx4_p" loc="AJ4"/>
    <pin index="186" name ="pcie_rx5_p" loc="AK2"/>
    <pin index="187" name ="pcie_rx6_p" loc="AM2"/>
    <pin index="188" name ="pcie_rx7_p" loc="AP2"/>
    <pin index="189" name ="pcie_tx0_n" loc="AC3"/>
    <pin index="190" name ="pcie_tx1_n" loc="AE3"/>
    <pin index="191" name ="pcie_tx2_n" loc="AG3"/>
    <pin index="192" name ="pcie_tx3_n" loc="AH5"/>
    <pin index="193" name ="pcie_tx4_n" loc="AK5"/>
    <pin index="194" name ="pcie_tx5_n" loc="AL3"/>
    <pin index="195" name ="pcie_tx6_n" loc="AM5"/>
    <pin index="196" name ="pcie_tx7_n" loc="AN3"/>
    <pin index="197" name ="pcie_tx0_p" loc="AC4"/>
    <pin index="198" name ="pcie_tx1_p" loc="AE4"/>
    <pin index="199" name ="pcie_tx2_p" loc="AG4"/>
    <pin index="200" name ="pcie_tx3_p" loc="AH6"/>
    <pin index="201" name ="pcie_tx4_p" loc="AK6"/>
    <pin index="202" name ="pcie_tx5_p" loc="AL4"/>
    <pin index="203" name ="pcie_tx6_p" loc="AM6"/>
    <pin index="204" name ="pcie_tx7_p" loc="AN4"/>

    <pin index="205" name ="sysclk_125_p" iostandard="LVDS" loc="G10" DIFF_TERM="TRUE"/>
    <pin index="206" name ="sysclk_125_n" iostandard="LVDS" loc="F10" DIFF_TERM="TRUE"/>
    <pin index="207" name ="user_prog_clock_p" iostandard="LVDS_25" loc="M25" DIFF_TERM="TRUE"/>
    <pin index="208" name ="user_prog_clock_n" iostandard="LVDS_25" loc="M26" DIFF_TERM="TRUE"/>
	<pin index="209" name ="mgt_si570_clk_p" loc="P6"/>
    <pin index="210" name ="mgt_si570_clk_n" loc="P5"/>
	<pin index="211" name ="sma_mgt_refclk_p" loc="V6"/>
    <pin index="212" name ="sma_mgt_refclk_n" loc="V5"/>
	<pin index="213" name ="jitter_attn_clk_p" loc="M6" />
    <pin index="214" name ="jitter_attn_clk_n" loc="M5" />

    <pin index="215" name ="phy_rst_out" iostandard="LVCMOS18" loc="J23"/>	
    <!-- ################################END OF FILE ###############################################-->
  </pins>
</part_info>
