Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug 16 17:00:31 2019
| Host         : DESKTOP-4KNOGSD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: show/bcdto7segmentclocked/ClkDivider/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.376        0.000                      0                  123        0.264        0.000                      0                  123        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.376        0.000                      0                  123        0.264        0.000                      0                  123        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 contar/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.473ns (53.951%)  route 2.111ns (46.049%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  contar/count_reg[1]/Q
                         net (fo=3, routed)           0.850     6.341    contar/count[1]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.153 r  contar/count0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    contar/count0_inferred__0/i__carry_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  contar/count0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.279    contar/count0_inferred__0/i__carry__0_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  contar/count0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    contar/count0_inferred__0/i__carry__1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  contar/count0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    contar/count0_inferred__0/i__carry__2_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  contar/count0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    contar/count0_inferred__0/i__carry__3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.747 r  contar/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.747    contar/count0_inferred__0/i__carry__4_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.864 r  contar/count0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.864    contar/count0_inferred__0/i__carry__5_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.103 r  contar/count0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           1.252     9.355    contar/data0[31]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.301     9.656 r  contar/count[31]_i_2/O
                         net (fo=1, routed)           0.000     9.656    contar/count[31]_i_2_n_0
    SLICE_X55Y25         FDCE                                         r  contar/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.435    14.776    contar/CLK
    SLICE_X55Y25         FDCE                                         r  contar/count_reg[31]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y25         FDCE (Setup_fdce_C_D)        0.031    15.032    contar/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 contar/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 2.562ns (56.648%)  route 1.961ns (43.352%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  contar/count_reg[1]/Q
                         net (fo=3, routed)           0.850     6.341    contar/count[1]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.153 r  contar/count0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    contar/count0_inferred__0/i__carry_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  contar/count0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.279    contar/count0_inferred__0/i__carry__0_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  contar/count0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    contar/count0_inferred__0/i__carry__1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  contar/count0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    contar/count0_inferred__0/i__carry__2_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  contar/count0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    contar/count0_inferred__0/i__carry__3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.747 r  contar/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.747    contar/count0_inferred__0/i__carry__4_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.864 r  contar/count0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.864    contar/count0_inferred__0/i__carry__5_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.187 r  contar/count0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           1.102     9.289    contar/data0[30]
    SLICE_X55Y27         LUT2 (Prop_lut2_I0_O)        0.306     9.595 r  contar/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.595    contar/count[30]_i_1_n_0
    SLICE_X55Y27         FDCE                                         r  contar/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.438    14.779    contar/CLK
    SLICE_X55Y27         FDCE                                         r  contar/count_reg[30]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y27         FDCE (Setup_fdce_C_D)        0.032    15.036    contar/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 contar/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 2.447ns (54.419%)  route 2.050ns (45.581%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  contar/count_reg[1]/Q
                         net (fo=3, routed)           0.850     6.341    contar/count[1]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.153 r  contar/count0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    contar/count0_inferred__0/i__carry_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  contar/count0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.279    contar/count0_inferred__0/i__carry__0_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  contar/count0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    contar/count0_inferred__0/i__carry__1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  contar/count0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    contar/count0_inferred__0/i__carry__2_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  contar/count0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.630    contar/count0_inferred__0/i__carry__3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.747 r  contar/count0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.747    contar/count0_inferred__0/i__carry__4_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.864 r  contar/count0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.864    contar/count0_inferred__0/i__carry__5_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.083 r  contar/count0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           1.191     9.274    contar/data0[29]
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.295     9.569 r  contar/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.569    contar/count[29]_i_1_n_0
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.435    14.776    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[29]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.031    15.068    contar/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 show/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show/bcdto7segmentclocked/ClkDivider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.890ns (20.439%)  route 3.464ns (79.561%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.624     5.145    show/bcdto7segmentclocked/ClkDivider/count_reg[31]_0
    SLICE_X64Y21         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  show/bcdto7segmentclocked/ClkDivider/count_reg[5]/Q
                         net (fo=2, routed)           0.942     6.605    show/bcdto7segmentclocked/ClkDivider/count_reg_n_0_[5]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.729 r  show/bcdto7segmentclocked/ClkDivider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.436     7.165    show/bcdto7segmentclocked/ClkDivider/count[31]_i_8__0_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.289 r  show/bcdto7segmentclocked/ClkDivider/count[31]_i_3__0/O
                         net (fo=32, routed)          2.086     9.376    show/bcdto7segmentclocked/ClkDivider/count[31]_i_3__0_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.500 r  show/bcdto7segmentclocked/ClkDivider/count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.500    show/bcdto7segmentclocked/ClkDivider/count[31]
    SLICE_X62Y27         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.505    14.846    show/bcdto7segmentclocked/ClkDivider/count_reg[31]_0
    SLICE_X62Y27         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/count_reg[31]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    show/bcdto7segmentclocked/ClkDivider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 contar/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.952ns (21.914%)  route 3.392ns (78.086%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  contar/count_reg[14]/Q
                         net (fo=3, routed)           1.145     6.673    contar/count[14]
    SLICE_X57Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.797 r  contar/count[31]_i_11/O
                         net (fo=1, routed)           0.423     7.220    contar/count[31]_i_11_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.344 r  contar/count[31]_i_5/O
                         net (fo=3, routed)           0.601     7.945    contar/count[31]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.069 f  contar/count[31]_i_8/O
                         net (fo=31, routed)          1.223     9.293    contar/count[31]_i_8_n_0
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.417 r  contar/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.417    contar/count[14]_i_1_n_0
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.435    14.776    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[14]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.029    15.066    contar/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 contar/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.980ns (22.403%)  route 3.394ns (77.597%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  contar/count_reg[14]/Q
                         net (fo=3, routed)           1.145     6.673    contar/count[14]
    SLICE_X57Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.797 r  contar/count[31]_i_11/O
                         net (fo=1, routed)           0.423     7.220    contar/count[31]_i_11_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.344 r  contar/count[31]_i_5/O
                         net (fo=3, routed)           0.601     7.945    contar/count[31]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.069 f  contar/count[31]_i_8/O
                         net (fo=31, routed)          1.225     9.295    contar/count[31]_i_8_n_0
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.447 r  contar/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.447    contar/count[7]_i_1_n_0
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.435    14.776    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[7]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.075    15.112    contar/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 contar/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.980ns (22.414%)  route 3.392ns (77.586%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  contar/count_reg[14]/Q
                         net (fo=3, routed)           1.145     6.673    contar/count[14]
    SLICE_X57Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.797 r  contar/count[31]_i_11/O
                         net (fo=1, routed)           0.423     7.220    contar/count[31]_i_11_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.344 r  contar/count[31]_i_5/O
                         net (fo=3, routed)           0.601     7.945    contar/count[31]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.069 f  contar/count[31]_i_8/O
                         net (fo=31, routed)          1.223     9.293    contar/count[31]_i_8_n_0
    SLICE_X55Y24         LUT2 (Prop_lut2_I1_O)        0.152     9.445 r  contar/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.445    contar/count[1]_i_1_n_0
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.435    14.776    contar/CLK
    SLICE_X55Y24         FDCE                                         r  contar/count_reg[1]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X55Y24         FDCE (Setup_fdce_C_D)        0.075    15.112    contar/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 contar/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y25         FDCE                                         r  contar/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  contar/count_reg[27]/Q
                         net (fo=3, routed)           0.888     6.416    contar/count[27]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  contar/count[31]_i_17/O
                         net (fo=1, routed)           0.666     7.207    contar/count[31]_i_17_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.331 f  contar/count[31]_i_14/O
                         net (fo=1, routed)           0.452     7.783    contar/count[31]_i_14_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  contar/count[31]_i_7/O
                         net (fo=2, routed)           0.414     8.320    contar/count[31]_i_7_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.444 r  contar/numero[0]_i_1/O
                         net (fo=13, routed)          0.752     9.197    contar/numero
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.504    14.845    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    contar/numero_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 contar/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y25         FDCE                                         r  contar/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  contar/count_reg[27]/Q
                         net (fo=3, routed)           0.888     6.416    contar/count[27]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  contar/count[31]_i_17/O
                         net (fo=1, routed)           0.666     7.207    contar/count[31]_i_17_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.331 f  contar/count[31]_i_14/O
                         net (fo=1, routed)           0.452     7.783    contar/count[31]_i_14_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  contar/count[31]_i_7/O
                         net (fo=2, routed)           0.414     8.320    contar/count[31]_i_7_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.444 r  contar/numero[0]_i_1/O
                         net (fo=13, routed)          0.752     9.197    contar/numero
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.504    14.845    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    contar/numero_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 contar/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.551     5.072    contar/CLK
    SLICE_X55Y25         FDCE                                         r  contar/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  contar/count_reg[27]/Q
                         net (fo=3, routed)           0.888     6.416    contar/count[27]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.540 f  contar/count[31]_i_17/O
                         net (fo=1, routed)           0.666     7.207    contar/count[31]_i_17_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.331 f  contar/count[31]_i_14/O
                         net (fo=1, routed)           0.452     7.783    contar/count[31]_i_14_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  contar/count[31]_i_7/O
                         net (fo=2, routed)           0.414     8.320    contar/count[31]_i_7_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.444 r  contar/numero[0]_i_1/O
                         net (fo=13, routed)          0.752     9.197    contar/numero
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.504    14.845    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    contar/numero_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 show/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    show/bcdto7segmentclocked/ClkDivider/count_reg[31]_0
    SLICE_X64Y24         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  show/bcdto7segmentclocked/ClkDivider/clk_div_reg/Q
                         net (fo=3, routed)           0.175     1.804    show/bcdto7segmentclocked/ClkDivider/CLK
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.849 r  show/bcdto7segmentclocked/ClkDivider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.849    show/bcdto7segmentclocked/ClkDivider/clk_div_i_1_n_0
    SLICE_X64Y24         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.850     1.977    show/bcdto7segmentclocked/ClkDivider/count_reg[31]_0
    SLICE_X64Y24         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.120     1.585    show/bcdto7segmentclocked/ClkDivider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 show/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show/bcdto7segmentclocked/ClkDivider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.586     1.469    show/bcdto7segmentclocked/ClkDivider/count_reg[31]_0
    SLICE_X64Y20         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  show/bcdto7segmentclocked/ClkDivider/count_reg[0]/Q
                         net (fo=3, routed)           0.186     1.820    show/bcdto7segmentclocked/ClkDivider/count_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  show/bcdto7segmentclocked/ClkDivider/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    show/bcdto7segmentclocked/ClkDivider/count[0]
    SLICE_X64Y20         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     1.982    show/bcdto7segmentclocked/ClkDivider/count_reg[31]_0
    SLICE_X64Y20         FDCE                                         r  show/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.120     1.589    show/bcdto7segmentclocked/ClkDivider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 contar/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.555     1.438    contar/CLK
    SLICE_X57Y25         FDCE                                         r  contar/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  contar/count_reg[0]/Q
                         net (fo=4, routed)           0.191     1.771    contar/count[0]
    SLICE_X57Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  contar/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    contar/count[0]_i_1_n_0
    SLICE_X57Y25         FDCE                                         r  contar/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.821     1.948    contar/CLK
    SLICE_X57Y25         FDCE                                         r  contar/count_reg[0]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDCE (Hold_fdce_C_D)         0.091     1.529    contar/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 contar/numero_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.728%)  route 0.156ns (38.272%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    contar/CLK
    SLICE_X58Y23         FDCE                                         r  contar/numero_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  contar/numero_reg[6]/Q
                         net (fo=5, routed)           0.156     1.762    contar/numero_reg[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  contar/numero_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    contar/numero_reg[4]_i_1_n_5
    SLICE_X58Y23         FDCE                                         r  contar/numero_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     1.976    contar/CLK
    SLICE_X58Y23         FDCE                                         r  contar/numero_reg[6]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.105     1.570    contar/numero_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 contar/numero_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (60.049%)  route 0.168ns (39.951%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.581     1.464    contar/CLK
    SLICE_X58Y24         FDCE                                         r  contar/numero_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  contar/numero_reg[10]/Q
                         net (fo=14, routed)          0.168     1.773    contar/numero_reg[10]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  contar/numero_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    contar/numero_reg[8]_i_1_n_5
    SLICE_X58Y24         FDCE                                         r  contar/numero_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.848     1.975    contar/CLK
    SLICE_X58Y24         FDCE                                         r  contar/numero_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.105     1.569    contar/numero_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 contar/numero_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (60.025%)  route 0.168ns (39.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.467    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  contar/numero_reg[2]/Q
                         net (fo=5, routed)           0.168     1.776    contar/numero_reg[2]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  contar/numero_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.887    contar/numero_reg[0]_i_2_n_5
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.105     1.572    contar/numero_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 contar/numero_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.467    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  contar/numero_reg[0]/Q
                         net (fo=2, routed)           0.185     1.793    contar/numero_reg[0]
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  contar/numero[0]_i_3/O
                         net (fo=1, routed)           0.000     1.838    contar/numero[0]_i_3_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  contar/numero_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.908    contar/numero_reg[0]_i_2_n_7
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[0]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.105     1.572    contar/numero_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 contar/numero_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.285ns (64.591%)  route 0.156ns (35.409%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.465    contar/CLK
    SLICE_X58Y23         FDCE                                         r  contar/numero_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  contar/numero_reg[6]/Q
                         net (fo=5, routed)           0.156     1.762    contar/numero_reg[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.906 r  contar/numero_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    contar/numero_reg[4]_i_1_n_4
    SLICE_X58Y23         FDCE                                         r  contar/numero_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     1.976    contar/CLK
    SLICE_X58Y23         FDCE                                         r  contar/numero_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.105     1.570    contar/numero_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 contar/numero_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.285ns (62.961%)  route 0.168ns (37.039%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.581     1.464    contar/CLK
    SLICE_X58Y24         FDCE                                         r  contar/numero_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  contar/numero_reg[10]/Q
                         net (fo=14, routed)          0.168     1.773    contar/numero_reg[10]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.917 r  contar/numero_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    contar/numero_reg[8]_i_1_n_4
    SLICE_X58Y24         FDCE                                         r  contar/numero_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.848     1.975    contar/CLK
    SLICE_X58Y24         FDCE                                         r  contar/numero_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.105     1.569    contar/numero_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 contar/numero_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contar/numero_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.285ns (62.938%)  route 0.168ns (37.062%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.467    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  contar/numero_reg[2]/Q
                         net (fo=5, routed)           0.168     1.776    contar/numero_reg[2]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.920 r  contar/numero_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.920    contar/numero_reg[0]_i_2_n_4
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     1.978    contar/CLK
    SLICE_X58Y22         FDCE                                         r  contar/numero_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.105     1.572    contar/numero_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   contar/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   contar/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   contar/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   contar/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   contar/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   contar/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y26   contar/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   contar/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   contar/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   contar/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   contar/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   contar/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   contar/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   contar/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   contar/count_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   contar/count_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   contar/count_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   contar/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   contar/count_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   contar/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   contar/numero_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   contar/numero_reg[10]/C



