Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov  7 13:59:39 2022
| Host         : MagicBook-Domenico running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_tappo_timing_summary_routed.rpt -pb UART_tappo_timing_summary_routed.pb -rpx UART_tappo_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_tappo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  164          inf        0.000                      0                  164           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 4.010ns (65.963%)  route 2.069ns (34.037%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  UART/rdReg_reg[5]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/rdReg_reg[5]/Q
                         net (fo=1, routed)           2.069     2.525    DBOUT_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.079 r  DBOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.079    DBOUT[5]
    V14                                                               r  DBOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 1.631ns (27.184%)  route 4.369ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.733     5.240    UART/SR[0]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.124     5.364 r  UART/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.636     6.000    UART/rdReg0
    SLICE_X0Y65          FDRE                                         r  UART/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 1.631ns (27.184%)  route 4.369ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.733     5.240    UART/SR[0]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.124     5.364 r  UART/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.636     6.000    UART/rdReg0
    SLICE_X0Y65          FDRE                                         r  UART/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/rdReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 1.631ns (27.184%)  route 4.369ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.733     5.240    UART/SR[0]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.124     5.364 r  UART/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.636     6.000    UART/rdReg0
    SLICE_X1Y65          FDRE                                         r  UART/rdReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 1.631ns (27.184%)  route 4.369ns (72.816%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.733     5.240    UART/SR[0]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.124     5.364 r  UART/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.636     6.000    UART/rdReg0
    SLICE_X1Y65          FDRE                                         r  UART/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 4.008ns (67.454%)  route 1.934ns (32.546%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  UART/rdReg_reg[2]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/rdReg_reg[2]/Q
                         net (fo=1, routed)           1.934     2.390    DBOUT_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.942 r  DBOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.942    DBOUT[2]
    U14                                                               r  DBOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 4.025ns (68.386%)  route 1.861ns (31.614%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  UART/rdReg_reg[7]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/rdReg_reg[7]/Q
                         net (fo=1, routed)           1.861     2.317    DBOUT_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         3.569     5.886 r  DBOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.886    DBOUT[7]
    V11                                                               r  DBOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.026ns (68.454%)  route 1.855ns (31.546%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  UART/rdReg_reg[6]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/rdReg_reg[6]/Q
                         net (fo=1, routed)           1.855     2.311    DBOUT_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.570     5.882 r  DBOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.882    DBOUT[6]
    V12                                                               r  DBOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.010ns (68.253%)  route 1.865ns (31.747%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  UART/rdReg_reg[1]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/rdReg_reg[1]/Q
                         net (fo=1, routed)           1.865     2.321    DBOUT_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     5.876 r  DBOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.876    DBOUT[1]
    T15                                                               r  DBOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 1.631ns (27.891%)  route 4.217ns (72.109%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=12, routed)          3.733     5.240    UART/SR[0]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.124     5.364 r  UART/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.484     5.848    UART/rdReg0
    SLICE_X0Y67          FDRE                                         r  UART/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/rdSReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  UART/rdSReg_reg[0]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/rdSReg_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    UART/rdSReg_reg_n_0_[0]
    SLICE_X0Y67          FDRE                                         r  UART/rdReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  UART/rdSReg_reg[5]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.120     0.261    UART/p_2_in8_in
    SLICE_X0Y65          FDRE                                         r  UART/rdReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdSReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.899%)  route 0.134ns (51.101%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  UART/FSM_onehot_strCur_reg[5]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.134     0.262    UART/dataIncr
    SLICE_X2Y67          FDRE                                         r  UART/rdSReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdSReg_reg[8]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.899%)  route 0.134ns (51.101%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  UART/FSM_onehot_strCur_reg[5]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.134     0.262    UART/dataIncr
    SLICE_X2Y67          SRL16E                                       r  UART/rdSReg_reg[8]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/tDelayCtr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/FSM_onehot_sttCur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  UART/tDelayCtr_reg[2]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/tDelayCtr_reg[2]/Q
                         net (fo=3, routed)           0.078     0.219    UART/tDelayCtr_reg[2]
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.264 r  UART/FSM_onehot_sttCur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    UART/FSM_onehot_sttCur[3]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  UART/FSM_onehot_sttCur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdSReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.148ns (55.562%)  route 0.118ns (44.438%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  UART/rdSReg_reg[7]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  UART/rdSReg_reg[7]/Q
                         net (fo=2, routed)           0.118     0.266    UART/p_0_in7_in
    SLICE_X1Y66          FDRE                                         r  UART/rdSReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.340%)  route 0.128ns (47.660%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  UART/rdSReg_reg[3]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    UART/p_4_in10_in
    SLICE_X0Y67          FDRE                                         r  UART/rdReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/rdReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.035%)  route 0.130ns (47.965%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  UART/rdSReg_reg[4]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.130     0.271    UART/p_3_in13_in
    SLICE_X0Y67          FDRE                                         r  UART/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/tfSReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/tfSReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  UART/tfSReg_reg[1]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/tfSReg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.227    UART/tfSReg_reg_n_0_[1]
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.045     0.272 r  UART/tfSReg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    UART/tfSReg[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  UART/tfSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/FSM_onehot_strCur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/dataCtr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.880%)  route 0.151ns (54.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  UART/FSM_onehot_strCur_reg[5]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/FSM_onehot_strCur_reg[5]/Q
                         net (fo=14, routed)          0.151     0.279    UART/dataIncr
    SLICE_X0Y68          FDRE                                         r  UART/dataCtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------





