
homework2_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000eb8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08001058  08001058  00011058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001120  08001120  000200c8  2**0
                  CONTENTS
  4 .ARM          00000000  08001120  08001120  000200c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001120  08001120  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001120  08001120  00011120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001124  08001124  00011124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08001128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  200000c8  080011f0  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  080011f0  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ec4  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000722  00000000  00000000  00022fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000d8  00000000  00000000  000236e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000a0  00000000  00000000  000237b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018aef  00000000  00000000  00023858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000169d  00000000  00000000  0003c347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008733e  00000000  00000000  0003d9e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c4d22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000660  00000000  00000000  000c4d78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c8 	.word	0x200000c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001040 	.word	0x08001040

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000cc 	.word	0x200000cc
 80001dc:	08001040 	.word	0x08001040

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800028a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028e:	2b00      	cmp	r3, #0
 8000290:	db0b      	blt.n	80002aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	f003 021f 	and.w	r2, r3, #31
 8000298:	4907      	ldr	r1, [pc, #28]	; (80002b8 <__NVIC_EnableIRQ+0x38>)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	095b      	lsrs	r3, r3, #5
 80002a0:	2001      	movs	r0, #1
 80002a2:	fa00 f202 	lsl.w	r2, r0, r2
 80002a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002aa:	bf00      	nop
 80002ac:	370c      	adds	r7, #12
 80002ae:	46bd      	mov	sp, r7
 80002b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000e100 	.word	0xe000e100

080002bc <returnHour>:
 *
 * */
char format[100] = "-time HH:MM:SS\nWhere:\n\t0<=HH<=24\n\t0<=MM<60\n\t0<=SS<60";

//this will be the button interrupt function
char* returnHour(){
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
	char timeFromSlave[8];
    SPI_Receive(timeFromSlave,8);
 80002c2:	463b      	mov	r3, r7
 80002c4:	2108      	movs	r1, #8
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 f97a 	bl	80005c0 <SPI_Receive>
	return timeFromSlave;
 80002cc:	2300      	movs	r3, #0
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	3708      	adds	r7, #8
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}

080002d6 <inputTime>:
//this will be the function from reading the input from the user
//return 0 if fail, otherwise return 1
int inputTime(char* input){
 80002d6:	b580      	push	{r7, lr}
 80002d8:	b082      	sub	sp, #8
 80002da:	af00      	add	r7, sp, #0
 80002dc:	6078      	str	r0, [r7, #4]
	SPI_Transmit(input,8);
 80002de:	2108      	movs	r1, #8
 80002e0:	6878      	ldr	r0, [r7, #4]
 80002e2:	f000 f935 	bl	8000550 <SPI_Transmit>
	return 1;
 80002e6:	2301      	movs	r3, #1
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	3708      	adds	r7, #8
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}

080002f0 <EXTI15_10_IRQHandler>:


// ------------------------------------------------------ Button Handler function
void EXTI15_10_IRQHandler(){
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
	EXTI->PR |= 0x00002000;
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <EXTI15_10_IRQHandler+0x30>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	4a09      	ldr	r2, [pc, #36]	; (8000320 <EXTI15_10_IRQHandler+0x30>)
 80002fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000300:	6153      	str	r3, [r2, #20]
	// TODO - function to retrieve time from secondary machine
	char* toPrint = returnHour();
 8000302:	f7ff ffdb 	bl	80002bc <returnHour>
 8000306:	6078      	str	r0, [r7, #4]
	print("%s\n",toPrint);
 8000308:	6879      	ldr	r1, [r7, #4]
 800030a:	4806      	ldr	r0, [pc, #24]	; (8000324 <EXTI15_10_IRQHandler+0x34>)
 800030c:	f000 f986 	bl	800061c <print>
	free(toPrint);
 8000310:	6878      	ldr	r0, [r7, #4]
 8000312:	f000 fa49 	bl	80007a8 <free>
}
 8000316:	bf00      	nop
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	40010400 	.word	0x40010400
 8000324:	08001058 	.word	0x08001058

08000328 <USART2_EXTI26_IRQHandler>:
//--------------------------------------------------------UART input handler function
void USART2_EXTI26_IRQHandler(void){
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0

	if(RX_BUF_PLACE >= RX_BUF_SIZE)
 800032e:	4b19      	ldr	r3, [pc, #100]	; (8000394 <USART2_EXTI26_IRQHandler+0x6c>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2b13      	cmp	r3, #19
 8000334:	dd02      	ble.n	800033c <USART2_EXTI26_IRQHandler+0x14>
		RX_BUF_PLACE=0;
 8000336:	4b17      	ldr	r3, [pc, #92]	; (8000394 <USART2_EXTI26_IRQHandler+0x6c>)
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
	char newChar = (uint8_t)USART2->RDR;
 800033c:	4b16      	ldr	r3, [pc, #88]	; (8000398 <USART2_EXTI26_IRQHandler+0x70>)
 800033e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000340:	b29b      	uxth	r3, r3
 8000342:	71fb      	strb	r3, [r7, #7]
	if(newChar==(uint8_t)'\0' || newChar==(uint8_t)'\n' || newChar==(uint8_t)'\r'){
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d005      	beq.n	8000356 <USART2_EXTI26_IRQHandler+0x2e>
 800034a:	79fb      	ldrb	r3, [r7, #7]
 800034c:	2b0a      	cmp	r3, #10
 800034e:	d002      	beq.n	8000356 <USART2_EXTI26_IRQHandler+0x2e>
 8000350:	79fb      	ldrb	r3, [r7, #7]
 8000352:	2b0d      	cmp	r3, #13
 8000354:	d112      	bne.n	800037c <USART2_EXTI26_IRQHandler+0x54>
		if (inputTime(RX_BUF)!=1)
 8000356:	4811      	ldr	r0, [pc, #68]	; (800039c <USART2_EXTI26_IRQHandler+0x74>)
 8000358:	f7ff ffbd 	bl	80002d6 <inputTime>
 800035c:	4603      	mov	r3, r0
 800035e:	2b01      	cmp	r3, #1
 8000360:	d003      	beq.n	800036a <USART2_EXTI26_IRQHandler+0x42>
			print("To change time please input in the following format  it:\t%s\n",format);
 8000362:	490f      	ldr	r1, [pc, #60]	; (80003a0 <USART2_EXTI26_IRQHandler+0x78>)
 8000364:	480f      	ldr	r0, [pc, #60]	; (80003a4 <USART2_EXTI26_IRQHandler+0x7c>)
 8000366:	f000 f959 	bl	800061c <print>
		RX_BUF_PLACE=0;
 800036a:	4b0a      	ldr	r3, [pc, #40]	; (8000394 <USART2_EXTI26_IRQHandler+0x6c>)
 800036c:	2200      	movs	r2, #0
 800036e:	601a      	str	r2, [r3, #0]
		memset(RX_BUF,'\0',RX_BUF_SIZE);
 8000370:	2214      	movs	r2, #20
 8000372:	2100      	movs	r1, #0
 8000374:	4809      	ldr	r0, [pc, #36]	; (800039c <USART2_EXTI26_IRQHandler+0x74>)
 8000376:	f000 fa1f 	bl	80007b8 <memset>
		return;
 800037a:	e007      	b.n	800038c <USART2_EXTI26_IRQHandler+0x64>
	}
	RX_BUF[RX_BUF_PLACE++]=newChar;
 800037c:	4b05      	ldr	r3, [pc, #20]	; (8000394 <USART2_EXTI26_IRQHandler+0x6c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	1c5a      	adds	r2, r3, #1
 8000382:	4904      	ldr	r1, [pc, #16]	; (8000394 <USART2_EXTI26_IRQHandler+0x6c>)
 8000384:	600a      	str	r2, [r1, #0]
 8000386:	4905      	ldr	r1, [pc, #20]	; (800039c <USART2_EXTI26_IRQHandler+0x74>)
 8000388:	79fa      	ldrb	r2, [r7, #7]
 800038a:	54ca      	strb	r2, [r1, r3]

}
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	20000284 	.word	0x20000284
 8000398:	40004400 	.word	0x40004400
 800039c:	20000270 	.word	0x20000270
 80003a0:	20000000 	.word	0x20000000
 80003a4:	0800105c 	.word	0x0800105c

080003a8 <main>:
//	GPIOA->ODR ^= 0x00000020; // Write 0x00000020 to the address 0x48000014
//	TIM2->SR&=0XFFFFFFFE; // reenable timer interrupt
//}
// ------------------------------------------------------ Main
int main(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
    // Enable GPIOA clock (p. 148 in the datasheet)
    RCC->AHBENR |=0x000A0000;
 80003ae:	4b30      	ldr	r3, [pc, #192]	; (8000470 <main+0xc8>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	4a2f      	ldr	r2, [pc, #188]	; (8000470 <main+0xc8>)
 80003b4:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 80003b8:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |=  0x00000001; // enable TMR2
 80003ba:	4b2d      	ldr	r3, [pc, #180]	; (8000470 <main+0xc8>)
 80003bc:	69db      	ldr	r3, [r3, #28]
 80003be:	4a2c      	ldr	r2, [pc, #176]	; (8000470 <main+0xc8>)
 80003c0:	f043 0301 	orr.w	r3, r3, #1
 80003c4:	61d3      	str	r3, [r2, #28]
    RCC->APB2ENR|=  0x00000001; // enable SYSCFG Clock
 80003c6:	4b2a      	ldr	r3, [pc, #168]	; (8000470 <main+0xc8>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	4a29      	ldr	r2, [pc, #164]	; (8000470 <main+0xc8>)
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	6193      	str	r3, [r2, #24]
// ------------------------------------------------------
    TIM2->DIER |= 0x00000001; //TIM2 interrupt enable
 80003d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003dc:	f043 0301 	orr.w	r3, r3, #1
 80003e0:	60d3      	str	r3, [r2, #12]
    EXTI->FTSR |= 0x00002000; // config falling edge GPIOC13
 80003e2:	4b24      	ldr	r3, [pc, #144]	; (8000474 <main+0xcc>)
 80003e4:	68db      	ldr	r3, [r3, #12]
 80003e6:	4a23      	ldr	r2, [pc, #140]	; (8000474 <main+0xcc>)
 80003e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003ec:	60d3      	str	r3, [r2, #12]
    EXTI->IMR |= 0x00002000; // enable interrupt GPIOC13
 80003ee:	4b21      	ldr	r3, [pc, #132]	; (8000474 <main+0xcc>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a20      	ldr	r2, [pc, #128]	; (8000474 <main+0xcc>)
 80003f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003f8:	6013      	str	r3, [r2, #0]
// ------------------------------------------------------
    SYSCFG->EXTICR[3] |= 0x00000020;
 80003fa:	4b1f      	ldr	r3, [pc, #124]	; (8000478 <main+0xd0>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	4a1e      	ldr	r2, [pc, #120]	; (8000478 <main+0xd0>)
 8000400:	f043 0320 	orr.w	r3, r3, #32
 8000404:	6153      	str	r3, [r2, #20]
    NVIC_EnableIRQ(EXTI15_10_IRQn); // enable button - core interrupt
 8000406:	2028      	movs	r0, #40	; 0x28
 8000408:	f7ff ff3a 	bl	8000280 <__NVIC_EnableIRQ>
// ------------------------------------------------------
    // Configure GPIOA pin 5 as output.
    GPIOA->MODER |= 0x00000400;
 800040c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000416:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800041a:	6013      	str	r3, [r2, #0]
    // Configure GPIOA pin 5 as push pull.
    GPIOA->OTYPER &= ~0x00000020; // (1 << 5);
 800041c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000420:	685b      	ldr	r3, [r3, #4]
 8000422:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000426:	f023 0320 	bic.w	r3, r3, #32
 800042a:	6053      	str	r3, [r2, #4]
//    TIM2->ARR= 8000000; // same as writing TIM2->ARR =0x003D0900*2 = the timer2 interrupt speed
//    TIM2->CR1|=0x00000001; // TIM2 counter enable
//    NVIC_EnableIRQ(TIM2_IRQn); //TIM2 interrupt function enable

    USART2_init();
 800042c:	f000 f90e 	bl	800064c <USART2_init>
	SPI1_init();
 8000430:	f000 f82c 	bl	800048c <SPI1_init>
    NVIC_EnableIRQ(USART2_IRQn); //usart2 rx interrupt function enable
 8000434:	2026      	movs	r0, #38	; 0x26
 8000436:	f7ff ff23 	bl	8000280 <__NVIC_EnableIRQ>
    print("Hello!\nThis is the primary machine in the 2-machine exercise you are running!\n");
 800043a:	4810      	ldr	r0, [pc, #64]	; (800047c <main+0xd4>)
 800043c:	f000 f8ee 	bl	800061c <print>
    print("To change time please input in the following format  it:\t%s\n",format);
 8000440:	490f      	ldr	r1, [pc, #60]	; (8000480 <main+0xd8>)
 8000442:	4810      	ldr	r0, [pc, #64]	; (8000484 <main+0xdc>)
 8000444:	f000 f8ea 	bl	800061c <print>
    char timeFromSlave[9];
    while(1)
    {
    	memset(timeFromSlave,'\0',9);
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2209      	movs	r2, #9
 800044c:	2100      	movs	r1, #0
 800044e:	4618      	mov	r0, r3
 8000450:	f000 f9b2 	bl	80007b8 <memset>
		SPI_Receive(timeFromSlave,8);
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	2108      	movs	r1, #8
 8000458:	4618      	mov	r0, r3
 800045a:	f000 f8b1 	bl	80005c0 <SPI_Receive>
		if(timeFromSlave[0] != '\0'){
 800045e:	793b      	ldrb	r3, [r7, #4]
 8000460:	2b00      	cmp	r3, #0
 8000462:	d0f1      	beq.n	8000448 <main+0xa0>
			print("%s\n",timeFromSlave);
 8000464:	1d3b      	adds	r3, r7, #4
 8000466:	4619      	mov	r1, r3
 8000468:	4807      	ldr	r0, [pc, #28]	; (8000488 <main+0xe0>)
 800046a:	f000 f8d7 	bl	800061c <print>
    	memset(timeFromSlave,'\0',9);
 800046e:	e7eb      	b.n	8000448 <main+0xa0>
 8000470:	40021000 	.word	0x40021000
 8000474:	40010400 	.word	0x40010400
 8000478:	40010000 	.word	0x40010000
 800047c:	0800109c 	.word	0x0800109c
 8000480:	20000000 	.word	0x20000000
 8000484:	0800105c 	.word	0x0800105c
 8000488:	08001058 	.word	0x08001058

0800048c <SPI1_init>:
//
//


void SPI1_init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
	//TODO - initialize SPI values (page 962 of user manual)
	memset(SPI_A_Buffer,'\0',SPI1_SIZE_OF_SPI_BUFFER);
 8000490:	2280      	movs	r2, #128	; 0x80
 8000492:	2100      	movs	r1, #0
 8000494:	482a      	ldr	r0, [pc, #168]	; (8000540 <SPI1_init+0xb4>)
 8000496:	f000 f98f 	bl	80007b8 <memset>
	memset(SPI_B_Buffer,'\0',SPI1_SIZE_OF_SPI_BUFFER);
 800049a:	2280      	movs	r2, #128	; 0x80
 800049c:	2100      	movs	r1, #0
 800049e:	4829      	ldr	r0, [pc, #164]	; (8000544 <SPI1_init+0xb8>)
 80004a0:	f000 f98a 	bl	80007b8 <memset>
	*SPI_B_Buffer='\0';
 80004a4:	4b27      	ldr	r3, [pc, #156]	; (8000544 <SPI1_init+0xb8>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	701a      	strb	r2, [r3, #0]

//	RCC->AHBENR |= (1<<0);  // Enable GPIO Clock

	//APB1 - page 152
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;// Enable SPI1 CLock
 80004aa:	4b27      	ldr	r3, [pc, #156]	; (8000548 <SPI1_init+0xbc>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	4a26      	ldr	r2, [pc, #152]	; (8000548 <SPI1_init+0xbc>)
 80004b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004b4:	6193      	str	r3, [r2, #24]

	//CR1 - page 998
	SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_CPHA | SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0; //master //CPHA on, BR = 111
 80004b6:	4b25      	ldr	r3, [pc, #148]	; (800054c <SPI1_init+0xc0>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4a24      	ldr	r2, [pc, #144]	; (800054c <SPI1_init+0xc0>)
 80004bc:	f043 033d 	orr.w	r3, r3, #61	; 0x3d
 80004c0:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~SPI_CR1_BIDIMODE; //not Bidirectional data mode enable
 80004c2:	4b22      	ldr	r3, [pc, #136]	; (800054c <SPI1_init+0xc0>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a21      	ldr	r2, [pc, #132]	; (800054c <SPI1_init+0xc0>)
 80004c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80004cc:	6013      	str	r3, [r2, #0]


	SPI1->CR1 &= ~(1<<11);  // DFF=0, 8 bit data
 80004ce:	4b1f      	ldr	r3, [pc, #124]	; (800054c <SPI1_init+0xc0>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a1e      	ldr	r2, [pc, #120]	; (800054c <SPI1_init+0xc0>)
 80004d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80004d8:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<6);   // SPE=1, Peripheral enabled
 80004da:	4b1c      	ldr	r3, [pc, #112]	; (800054c <SPI1_init+0xc0>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4a1b      	ldr	r2, [pc, #108]	; (800054c <SPI1_init+0xc0>)
 80004e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004e4:	6013      	str	r3, [r2, #0]

	SPI1->CR2 = 0;  // reset CR2
 80004e6:	4b19      	ldr	r3, [pc, #100]	; (800054c <SPI1_init+0xc0>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	605a      	str	r2, [r3, #4]
	//CR2 - page 1000
	//SPI_CR2_TXEIE -> Tx buffer Empty Interrupt Enable
	//SPI_CR2_RXNEIE -> RX buffer Not Empty Interrupt Enable
	//SPI_CR2_DS_0|SPI_CR2_DS_1|SPI_CR2_DS_2 -> 0111: 8-bit Data size
	//SPI_CR2_FRXTH -> FIFO reception Threshold
	SPI1->CR2 |= SPI_CR2_TXEIE| SPI_CR2_RXNEIE | SPI_CR2_DS_0 |SPI_CR2_DS_1 | SPI_CR2_DS_2 | SPI_CR2_FRXTH;
 80004ec:	4b17      	ldr	r3, [pc, #92]	; (800054c <SPI1_init+0xc0>)
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	4a16      	ldr	r2, [pc, #88]	; (800054c <SPI1_init+0xc0>)
 80004f2:	f443 53be 	orr.w	r3, r3, #6080	; 0x17c0
 80004f6:	6053      	str	r3, [r2, #4]


	GPIOA->MODER |= 0x0000AA00; // Configure GPIOA pins 4,5,6,7  as alternate function 5, which is SPI1.
 80004f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000502:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 8000506:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= (5<<16)|(5<<20)|(5<<24)|(5<<28);// AF5(SPI1) for PA4,PA5, PA6, PA7
 8000508:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800050c:	6a1b      	ldr	r3, [r3, #32]
 800050e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000512:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000516:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 800051a:	6213      	str	r3, [r2, #32]
//	GPIOA->CRL |= (11U<<28);   // PA7 (MOSI) AF output Push Pull
//	GPIOA->CRL |= (1<<26);    // PA6 (MISO) Input mode (floating)
//	GPIOA->CRL |= (3<<16);    // PA4 used for CS, GPIO Output


	GPIOA->MODER &= 0xFFFFAAFF;
 800051c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000526:	f423 43aa 	bic.w	r3, r3, #21760	; 0x5500
 800052a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 0xAA00;
 800052c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000536:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 800053a:	6013      	str	r3, [r2, #0]



}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	200000e4 	.word	0x200000e4
 8000544:	20000164 	.word	0x20000164
 8000548:	40021000 	.word	0x40021000
 800054c:	40013000 	.word	0x40013000

08000550 <SPI_Transmit>:


void SPI_Transmit (char *data, int size)
{
 8000550:	b480      	push	{r7}
 8000552:	b085      	sub	sp, #20
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	6039      	str	r1, [r7, #0]
	2. Write the data to the Data Register
	3. After the data has been transmitted, wait for the BSY bit to reset in Status Register
	4. Clear the Overrun flag by reading DR and SR
	************************************************/

	int i=0;
 800055a:	2300      	movs	r3, #0
 800055c:	60fb      	str	r3, [r7, #12]
	while (i<size)
 800055e:	e00f      	b.n	8000580 <SPI_Transmit+0x30>
	{
	   while (!((SPI1->SR)&(1<<1))) {};  // wait for TXE bit to set -> This will indicate that the buffer is empty
 8000560:	bf00      	nop
 8000562:	4b16      	ldr	r3, [pc, #88]	; (80005bc <SPI_Transmit+0x6c>)
 8000564:	689b      	ldr	r3, [r3, #8]
 8000566:	f003 0302 	and.w	r3, r3, #2
 800056a:	2b00      	cmp	r3, #0
 800056c:	d0f9      	beq.n	8000562 <SPI_Transmit+0x12>
	   SPI1->DR = data[i];  // load the data into the Data Register
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	687a      	ldr	r2, [r7, #4]
 8000572:	4413      	add	r3, r2
 8000574:	781a      	ldrb	r2, [r3, #0]
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <SPI_Transmit+0x6c>)
 8000578:	60da      	str	r2, [r3, #12]
	   i++;
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	3301      	adds	r3, #1
 800057e:	60fb      	str	r3, [r7, #12]
	while (i<size)
 8000580:	68fa      	ldr	r2, [r7, #12]
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	429a      	cmp	r2, r3
 8000586:	dbeb      	blt.n	8000560 <SPI_Transmit+0x10>
/*During discontinuous communications, there is a 2 APB clock period delay between the
write operation to the SPI_DR register and BSY bit setting. As a consequence it is
mandatory to wait first until TXE is set and then until BSY is cleared after writing the last
data.
*/
	while (!((SPI1->SR)&(1<<1))) {};  // wait for TXE bit to set -> This will indicate that the buffer is empty
 8000588:	bf00      	nop
 800058a:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <SPI_Transmit+0x6c>)
 800058c:	689b      	ldr	r3, [r3, #8]
 800058e:	f003 0302 	and.w	r3, r3, #2
 8000592:	2b00      	cmp	r3, #0
 8000594:	d0f9      	beq.n	800058a <SPI_Transmit+0x3a>
	while (((SPI1->SR)&(1<<7))) {};  // wait for BSY bit to Reset -> This will indicate that SPI is not busy in communication
 8000596:	bf00      	nop
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <SPI_Transmit+0x6c>)
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d1f9      	bne.n	8000598 <SPI_Transmit+0x48>

	//  Clear the Overrun flag by reading DR and SR
	uint8_t temp = SPI1->DR;
 80005a4:	4b05      	ldr	r3, [pc, #20]	; (80005bc <SPI_Transmit+0x6c>)
 80005a6:	68db      	ldr	r3, [r3, #12]
 80005a8:	72fb      	strb	r3, [r7, #11]
	temp = SPI1->SR;
 80005aa:	4b04      	ldr	r3, [pc, #16]	; (80005bc <SPI_Transmit+0x6c>)
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	72fb      	strb	r3, [r7, #11]

}
 80005b0:	bf00      	nop
 80005b2:	3714      	adds	r7, #20
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	40013000 	.word	0x40013000

080005c0 <SPI_Receive>:


void SPI_Receive (char *data, int size)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	6039      	str	r1, [r7, #0]
	2. Send some Dummy data before reading the DATA
	3. Wait for the RXNE bit to Set in the status Register
	4. Read data from Data Register
	************************************************/

	while (size)
 80005ca:	e01a      	b.n	8000602 <SPI_Receive+0x42>
	{
		while (((SPI1->SR)&(1<<7))) {};  // wait for BSY bit to Reset -> This will indicate that SPI is not busy in communication
 80005cc:	bf00      	nop
 80005ce:	4b12      	ldr	r3, [pc, #72]	; (8000618 <SPI_Receive+0x58>)
 80005d0:	689b      	ldr	r3, [r3, #8]
 80005d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d1f9      	bne.n	80005ce <SPI_Receive+0xe>
		SPI1->DR = 0;  // send dummy data
 80005da:	4b0f      	ldr	r3, [pc, #60]	; (8000618 <SPI_Receive+0x58>)
 80005dc:	2200      	movs	r2, #0
 80005de:	60da      	str	r2, [r3, #12]
		while (!((SPI1->SR) &(1<<0))){};  // Wait for RXNE to set -> This will indicate that the Rx buffer is not empty
 80005e0:	bf00      	nop
 80005e2:	4b0d      	ldr	r3, [pc, #52]	; (8000618 <SPI_Receive+0x58>)
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d0f9      	beq.n	80005e2 <SPI_Receive+0x22>
	  *data++ = (SPI1->DR);
 80005ee:	4b0a      	ldr	r3, [pc, #40]	; (8000618 <SPI_Receive+0x58>)
 80005f0:	68d9      	ldr	r1, [r3, #12]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	1c5a      	adds	r2, r3, #1
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	b2ca      	uxtb	r2, r1
 80005fa:	701a      	strb	r2, [r3, #0]
		size--;
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	3b01      	subs	r3, #1
 8000600:	603b      	str	r3, [r7, #0]
	while (size)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d1e1      	bne.n	80005cc <SPI_Receive+0xc>
	}
}
 8000608:	bf00      	nop
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	40013000 	.word	0x40013000

0800061c <print>:




void print(char *p_format, ...)
{
 800061c:	b40f      	push	{r0, r1, r2, r3}
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
	va_list p_variables;
	va_start(p_variables, p_format);
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	607b      	str	r3, [r7, #4]
	(void)vsprintf(A_Buffer, p_format, p_variables);
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	6939      	ldr	r1, [r7, #16]
 800062e:	4806      	ldr	r0, [pc, #24]	; (8000648 <print+0x2c>)
 8000630:	f000 f99a 	bl	8000968 <vsiprintf>
    USART2_print(A_Buffer);
 8000634:	4804      	ldr	r0, [pc, #16]	; (8000648 <print+0x2c>)
 8000636:	f000 f847 	bl	80006c8 <USART2_print>
}
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000644:	b004      	add	sp, #16
 8000646:	4770      	bx	lr
 8000648:	200001e4 	.word	0x200001e4

0800064c <USART2_init>:




void USART2_init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
    // Enable GPIOA clock (p. 148 in the datasheet).
    RCC->AHBENR |= 0x00020000;
 8000650:	4b19      	ldr	r3, [pc, #100]	; (80006b8 <USART2_init+0x6c>)
 8000652:	695b      	ldr	r3, [r3, #20]
 8000654:	4a18      	ldr	r2, [pc, #96]	; (80006b8 <USART2_init+0x6c>)
 8000656:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065a:	6153      	str	r3, [r2, #20]
    // Enable USART2 clock.
    RCC->APB1ENR |= 0x00020000;
 800065c:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <USART2_init+0x6c>)
 800065e:	69db      	ldr	r3, [r3, #28]
 8000660:	4a15      	ldr	r2, [pc, #84]	; (80006b8 <USART2_init+0x6c>)
 8000662:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000666:	61d3      	str	r3, [r2, #28]
    // Configure GPIOA pins 2 and 3 as alternate function 7, which is USART2.
    GPIOA->MODER |= 0x000000A0;
 8000668:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000672:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000676:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= 0x00007700;
 8000678:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800067c:	6a1b      	ldr	r3, [r3, #32]
 800067e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000682:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8000686:	6213      	str	r3, [r2, #32]
    USART2->BRR = 833;  // 8 MHz / 9600 baud rate.
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <USART2_init+0x70>)
 800068a:	f240 3241 	movw	r2, #833	; 0x341
 800068e:	60da      	str	r2, [r3, #12]
    // Enable USART2, TX functionality, RX functionality, RXNE interrupt.
    USART2->CR2 = 0x00000000;//STOP Bit = 1 bit
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <USART2_init+0x70>)
 8000692:	2200      	movs	r2, #0
 8000694:	605a      	str	r2, [r3, #4]
    memset(RX_BUF,'\0',RX_BUF_SIZE);
 8000696:	2214      	movs	r2, #20
 8000698:	2100      	movs	r1, #0
 800069a:	4809      	ldr	r0, [pc, #36]	; (80006c0 <USART2_init+0x74>)
 800069c:	f000 f88c 	bl	80007b8 <memset>
    RX_BUF_PLACE=0;
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <USART2_init+0x78>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
    USART2->CR1 |= USART_CR1_RXNEIE | USART_CR1_RE | USART_CR1_UE | USART_CR1_TE;
 80006a6:	4b05      	ldr	r3, [pc, #20]	; (80006bc <USART2_init+0x70>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a04      	ldr	r2, [pc, #16]	; (80006bc <USART2_init+0x70>)
 80006ac:	f043 032d 	orr.w	r3, r3, #45	; 0x2d
 80006b0:	6013      	str	r3, [r2, #0]


}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40004400 	.word	0x40004400
 80006c0:	20000270 	.word	0x20000270
 80006c4:	20000284 	.word	0x20000284

080006c8 <USART2_print>:




void USART2_print(const char *p_data)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	while(*p_data != '\0')
 80006d0:	e00e      	b.n	80006f0 <USART2_print+0x28>
	{
		USART2->TDR = *p_data;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	781a      	ldrb	r2, [r3, #0]
 80006d6:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <USART2_print+0x40>)
 80006d8:	b292      	uxth	r2, r2
 80006da:	851a      	strh	r2, [r3, #40]	; 0x28
        p_data++;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3301      	adds	r3, #1
 80006e0:	607b      	str	r3, [r7, #4]
        while(!(USART2->ISR & 0x00000080));
 80006e2:	bf00      	nop
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <USART2_print+0x40>)
 80006e6:	69db      	ldr	r3, [r3, #28]
 80006e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d0f9      	beq.n	80006e4 <USART2_print+0x1c>
	while(*p_data != '\0')
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d1ec      	bne.n	80006d2 <USART2_print+0xa>
	}
}
 80006f8:	bf00      	nop
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	40004400 	.word	0x40004400

0800070c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800070c:	480d      	ldr	r0, [pc, #52]	; (8000744 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800070e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000710:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000714:	480c      	ldr	r0, [pc, #48]	; (8000748 <LoopForever+0x6>)
  ldr r1, =_edata
 8000716:	490d      	ldr	r1, [pc, #52]	; (800074c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000718:	4a0d      	ldr	r2, [pc, #52]	; (8000750 <LoopForever+0xe>)
  movs r3, #0
 800071a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800071c:	e002      	b.n	8000724 <LoopCopyDataInit>

0800071e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800071e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000722:	3304      	adds	r3, #4

08000724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000728:	d3f9      	bcc.n	800071e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072a:	4a0a      	ldr	r2, [pc, #40]	; (8000754 <LoopForever+0x12>)
  ldr r4, =_ebss
 800072c:	4c0a      	ldr	r4, [pc, #40]	; (8000758 <LoopForever+0x16>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000730:	e001      	b.n	8000736 <LoopFillZerobss>

08000732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000734:	3204      	adds	r2, #4

08000736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000738:	d3fb      	bcc.n	8000732 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800073a:	f000 f811 	bl	8000760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800073e:	f7ff fe33 	bl	80003a8 <main>

08000742 <LoopForever>:

LoopForever:
    b LoopForever
 8000742:	e7fe      	b.n	8000742 <LoopForever>
  ldr   r0, =_estack
 8000744:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800074c:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8000750:	08001128 	.word	0x08001128
  ldr r2, =_sbss
 8000754:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8000758:	20000298 	.word	0x20000298

0800075c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800075c:	e7fe      	b.n	800075c <ADC1_2_IRQHandler>
	...

08000760 <__libc_init_array>:
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	4d0d      	ldr	r5, [pc, #52]	; (8000798 <__libc_init_array+0x38>)
 8000764:	4c0d      	ldr	r4, [pc, #52]	; (800079c <__libc_init_array+0x3c>)
 8000766:	1b64      	subs	r4, r4, r5
 8000768:	10a4      	asrs	r4, r4, #2
 800076a:	2600      	movs	r6, #0
 800076c:	42a6      	cmp	r6, r4
 800076e:	d109      	bne.n	8000784 <__libc_init_array+0x24>
 8000770:	4d0b      	ldr	r5, [pc, #44]	; (80007a0 <__libc_init_array+0x40>)
 8000772:	4c0c      	ldr	r4, [pc, #48]	; (80007a4 <__libc_init_array+0x44>)
 8000774:	f000 fc64 	bl	8001040 <_init>
 8000778:	1b64      	subs	r4, r4, r5
 800077a:	10a4      	asrs	r4, r4, #2
 800077c:	2600      	movs	r6, #0
 800077e:	42a6      	cmp	r6, r4
 8000780:	d105      	bne.n	800078e <__libc_init_array+0x2e>
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f855 3b04 	ldr.w	r3, [r5], #4
 8000788:	4798      	blx	r3
 800078a:	3601      	adds	r6, #1
 800078c:	e7ee      	b.n	800076c <__libc_init_array+0xc>
 800078e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000792:	4798      	blx	r3
 8000794:	3601      	adds	r6, #1
 8000796:	e7f2      	b.n	800077e <__libc_init_array+0x1e>
 8000798:	08001120 	.word	0x08001120
 800079c:	08001120 	.word	0x08001120
 80007a0:	08001120 	.word	0x08001120
 80007a4:	08001124 	.word	0x08001124

080007a8 <free>:
 80007a8:	4b02      	ldr	r3, [pc, #8]	; (80007b4 <free+0xc>)
 80007aa:	4601      	mov	r1, r0
 80007ac:	6818      	ldr	r0, [r3, #0]
 80007ae:	f000 b80b 	b.w	80007c8 <_free_r>
 80007b2:	bf00      	nop
 80007b4:	20000064 	.word	0x20000064

080007b8 <memset>:
 80007b8:	4402      	add	r2, r0
 80007ba:	4603      	mov	r3, r0
 80007bc:	4293      	cmp	r3, r2
 80007be:	d100      	bne.n	80007c2 <memset+0xa>
 80007c0:	4770      	bx	lr
 80007c2:	f803 1b01 	strb.w	r1, [r3], #1
 80007c6:	e7f9      	b.n	80007bc <memset+0x4>

080007c8 <_free_r>:
 80007c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80007ca:	2900      	cmp	r1, #0
 80007cc:	d048      	beq.n	8000860 <_free_r+0x98>
 80007ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80007d2:	9001      	str	r0, [sp, #4]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	f1a1 0404 	sub.w	r4, r1, #4
 80007da:	bfb8      	it	lt
 80007dc:	18e4      	addlt	r4, r4, r3
 80007de:	f000 f8cd 	bl	800097c <__malloc_lock>
 80007e2:	4a20      	ldr	r2, [pc, #128]	; (8000864 <_free_r+0x9c>)
 80007e4:	9801      	ldr	r0, [sp, #4]
 80007e6:	6813      	ldr	r3, [r2, #0]
 80007e8:	4615      	mov	r5, r2
 80007ea:	b933      	cbnz	r3, 80007fa <_free_r+0x32>
 80007ec:	6063      	str	r3, [r4, #4]
 80007ee:	6014      	str	r4, [r2, #0]
 80007f0:	b003      	add	sp, #12
 80007f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80007f6:	f000 b8c7 	b.w	8000988 <__malloc_unlock>
 80007fa:	42a3      	cmp	r3, r4
 80007fc:	d90b      	bls.n	8000816 <_free_r+0x4e>
 80007fe:	6821      	ldr	r1, [r4, #0]
 8000800:	1862      	adds	r2, r4, r1
 8000802:	4293      	cmp	r3, r2
 8000804:	bf04      	itt	eq
 8000806:	681a      	ldreq	r2, [r3, #0]
 8000808:	685b      	ldreq	r3, [r3, #4]
 800080a:	6063      	str	r3, [r4, #4]
 800080c:	bf04      	itt	eq
 800080e:	1852      	addeq	r2, r2, r1
 8000810:	6022      	streq	r2, [r4, #0]
 8000812:	602c      	str	r4, [r5, #0]
 8000814:	e7ec      	b.n	80007f0 <_free_r+0x28>
 8000816:	461a      	mov	r2, r3
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	b10b      	cbz	r3, 8000820 <_free_r+0x58>
 800081c:	42a3      	cmp	r3, r4
 800081e:	d9fa      	bls.n	8000816 <_free_r+0x4e>
 8000820:	6811      	ldr	r1, [r2, #0]
 8000822:	1855      	adds	r5, r2, r1
 8000824:	42a5      	cmp	r5, r4
 8000826:	d10b      	bne.n	8000840 <_free_r+0x78>
 8000828:	6824      	ldr	r4, [r4, #0]
 800082a:	4421      	add	r1, r4
 800082c:	1854      	adds	r4, r2, r1
 800082e:	42a3      	cmp	r3, r4
 8000830:	6011      	str	r1, [r2, #0]
 8000832:	d1dd      	bne.n	80007f0 <_free_r+0x28>
 8000834:	681c      	ldr	r4, [r3, #0]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	6053      	str	r3, [r2, #4]
 800083a:	4421      	add	r1, r4
 800083c:	6011      	str	r1, [r2, #0]
 800083e:	e7d7      	b.n	80007f0 <_free_r+0x28>
 8000840:	d902      	bls.n	8000848 <_free_r+0x80>
 8000842:	230c      	movs	r3, #12
 8000844:	6003      	str	r3, [r0, #0]
 8000846:	e7d3      	b.n	80007f0 <_free_r+0x28>
 8000848:	6825      	ldr	r5, [r4, #0]
 800084a:	1961      	adds	r1, r4, r5
 800084c:	428b      	cmp	r3, r1
 800084e:	bf04      	itt	eq
 8000850:	6819      	ldreq	r1, [r3, #0]
 8000852:	685b      	ldreq	r3, [r3, #4]
 8000854:	6063      	str	r3, [r4, #4]
 8000856:	bf04      	itt	eq
 8000858:	1949      	addeq	r1, r1, r5
 800085a:	6021      	streq	r1, [r4, #0]
 800085c:	6054      	str	r4, [r2, #4]
 800085e:	e7c7      	b.n	80007f0 <_free_r+0x28>
 8000860:	b003      	add	sp, #12
 8000862:	bd30      	pop	{r4, r5, pc}
 8000864:	20000264 	.word	0x20000264

08000868 <_malloc_r>:
 8000868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800086a:	1ccd      	adds	r5, r1, #3
 800086c:	f025 0503 	bic.w	r5, r5, #3
 8000870:	3508      	adds	r5, #8
 8000872:	2d0c      	cmp	r5, #12
 8000874:	bf38      	it	cc
 8000876:	250c      	movcc	r5, #12
 8000878:	2d00      	cmp	r5, #0
 800087a:	4606      	mov	r6, r0
 800087c:	db01      	blt.n	8000882 <_malloc_r+0x1a>
 800087e:	42a9      	cmp	r1, r5
 8000880:	d903      	bls.n	800088a <_malloc_r+0x22>
 8000882:	230c      	movs	r3, #12
 8000884:	6033      	str	r3, [r6, #0]
 8000886:	2000      	movs	r0, #0
 8000888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800088a:	f000 f877 	bl	800097c <__malloc_lock>
 800088e:	4921      	ldr	r1, [pc, #132]	; (8000914 <_malloc_r+0xac>)
 8000890:	680a      	ldr	r2, [r1, #0]
 8000892:	4614      	mov	r4, r2
 8000894:	b99c      	cbnz	r4, 80008be <_malloc_r+0x56>
 8000896:	4f20      	ldr	r7, [pc, #128]	; (8000918 <_malloc_r+0xb0>)
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	b923      	cbnz	r3, 80008a6 <_malloc_r+0x3e>
 800089c:	4621      	mov	r1, r4
 800089e:	4630      	mov	r0, r6
 80008a0:	f000 f83c 	bl	800091c <_sbrk_r>
 80008a4:	6038      	str	r0, [r7, #0]
 80008a6:	4629      	mov	r1, r5
 80008a8:	4630      	mov	r0, r6
 80008aa:	f000 f837 	bl	800091c <_sbrk_r>
 80008ae:	1c43      	adds	r3, r0, #1
 80008b0:	d123      	bne.n	80008fa <_malloc_r+0x92>
 80008b2:	230c      	movs	r3, #12
 80008b4:	6033      	str	r3, [r6, #0]
 80008b6:	4630      	mov	r0, r6
 80008b8:	f000 f866 	bl	8000988 <__malloc_unlock>
 80008bc:	e7e3      	b.n	8000886 <_malloc_r+0x1e>
 80008be:	6823      	ldr	r3, [r4, #0]
 80008c0:	1b5b      	subs	r3, r3, r5
 80008c2:	d417      	bmi.n	80008f4 <_malloc_r+0x8c>
 80008c4:	2b0b      	cmp	r3, #11
 80008c6:	d903      	bls.n	80008d0 <_malloc_r+0x68>
 80008c8:	6023      	str	r3, [r4, #0]
 80008ca:	441c      	add	r4, r3
 80008cc:	6025      	str	r5, [r4, #0]
 80008ce:	e004      	b.n	80008da <_malloc_r+0x72>
 80008d0:	6863      	ldr	r3, [r4, #4]
 80008d2:	42a2      	cmp	r2, r4
 80008d4:	bf0c      	ite	eq
 80008d6:	600b      	streq	r3, [r1, #0]
 80008d8:	6053      	strne	r3, [r2, #4]
 80008da:	4630      	mov	r0, r6
 80008dc:	f000 f854 	bl	8000988 <__malloc_unlock>
 80008e0:	f104 000b 	add.w	r0, r4, #11
 80008e4:	1d23      	adds	r3, r4, #4
 80008e6:	f020 0007 	bic.w	r0, r0, #7
 80008ea:	1ac2      	subs	r2, r0, r3
 80008ec:	d0cc      	beq.n	8000888 <_malloc_r+0x20>
 80008ee:	1a1b      	subs	r3, r3, r0
 80008f0:	50a3      	str	r3, [r4, r2]
 80008f2:	e7c9      	b.n	8000888 <_malloc_r+0x20>
 80008f4:	4622      	mov	r2, r4
 80008f6:	6864      	ldr	r4, [r4, #4]
 80008f8:	e7cc      	b.n	8000894 <_malloc_r+0x2c>
 80008fa:	1cc4      	adds	r4, r0, #3
 80008fc:	f024 0403 	bic.w	r4, r4, #3
 8000900:	42a0      	cmp	r0, r4
 8000902:	d0e3      	beq.n	80008cc <_malloc_r+0x64>
 8000904:	1a21      	subs	r1, r4, r0
 8000906:	4630      	mov	r0, r6
 8000908:	f000 f808 	bl	800091c <_sbrk_r>
 800090c:	3001      	adds	r0, #1
 800090e:	d1dd      	bne.n	80008cc <_malloc_r+0x64>
 8000910:	e7cf      	b.n	80008b2 <_malloc_r+0x4a>
 8000912:	bf00      	nop
 8000914:	20000264 	.word	0x20000264
 8000918:	20000268 	.word	0x20000268

0800091c <_sbrk_r>:
 800091c:	b538      	push	{r3, r4, r5, lr}
 800091e:	4d06      	ldr	r5, [pc, #24]	; (8000938 <_sbrk_r+0x1c>)
 8000920:	2300      	movs	r3, #0
 8000922:	4604      	mov	r4, r0
 8000924:	4608      	mov	r0, r1
 8000926:	602b      	str	r3, [r5, #0]
 8000928:	f000 fb7c 	bl	8001024 <_sbrk>
 800092c:	1c43      	adds	r3, r0, #1
 800092e:	d102      	bne.n	8000936 <_sbrk_r+0x1a>
 8000930:	682b      	ldr	r3, [r5, #0]
 8000932:	b103      	cbz	r3, 8000936 <_sbrk_r+0x1a>
 8000934:	6023      	str	r3, [r4, #0]
 8000936:	bd38      	pop	{r3, r4, r5, pc}
 8000938:	20000288 	.word	0x20000288

0800093c <_vsiprintf_r>:
 800093c:	b500      	push	{lr}
 800093e:	b09b      	sub	sp, #108	; 0x6c
 8000940:	9100      	str	r1, [sp, #0]
 8000942:	9104      	str	r1, [sp, #16]
 8000944:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8000948:	9105      	str	r1, [sp, #20]
 800094a:	9102      	str	r1, [sp, #8]
 800094c:	4905      	ldr	r1, [pc, #20]	; (8000964 <_vsiprintf_r+0x28>)
 800094e:	9103      	str	r1, [sp, #12]
 8000950:	4669      	mov	r1, sp
 8000952:	f000 f87b 	bl	8000a4c <_svfiprintf_r>
 8000956:	9b00      	ldr	r3, [sp, #0]
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
 800095c:	b01b      	add	sp, #108	; 0x6c
 800095e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000962:	bf00      	nop
 8000964:	ffff0208 	.word	0xffff0208

08000968 <vsiprintf>:
 8000968:	4613      	mov	r3, r2
 800096a:	460a      	mov	r2, r1
 800096c:	4601      	mov	r1, r0
 800096e:	4802      	ldr	r0, [pc, #8]	; (8000978 <vsiprintf+0x10>)
 8000970:	6800      	ldr	r0, [r0, #0]
 8000972:	f7ff bfe3 	b.w	800093c <_vsiprintf_r>
 8000976:	bf00      	nop
 8000978:	20000064 	.word	0x20000064

0800097c <__malloc_lock>:
 800097c:	4801      	ldr	r0, [pc, #4]	; (8000984 <__malloc_lock+0x8>)
 800097e:	f000 baf9 	b.w	8000f74 <__retarget_lock_acquire_recursive>
 8000982:	bf00      	nop
 8000984:	20000290 	.word	0x20000290

08000988 <__malloc_unlock>:
 8000988:	4801      	ldr	r0, [pc, #4]	; (8000990 <__malloc_unlock+0x8>)
 800098a:	f000 baf4 	b.w	8000f76 <__retarget_lock_release_recursive>
 800098e:	bf00      	nop
 8000990:	20000290 	.word	0x20000290

08000994 <__ssputs_r>:
 8000994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000998:	688e      	ldr	r6, [r1, #8]
 800099a:	429e      	cmp	r6, r3
 800099c:	4682      	mov	sl, r0
 800099e:	460c      	mov	r4, r1
 80009a0:	4690      	mov	r8, r2
 80009a2:	461f      	mov	r7, r3
 80009a4:	d838      	bhi.n	8000a18 <__ssputs_r+0x84>
 80009a6:	898a      	ldrh	r2, [r1, #12]
 80009a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80009ac:	d032      	beq.n	8000a14 <__ssputs_r+0x80>
 80009ae:	6825      	ldr	r5, [r4, #0]
 80009b0:	6909      	ldr	r1, [r1, #16]
 80009b2:	eba5 0901 	sub.w	r9, r5, r1
 80009b6:	6965      	ldr	r5, [r4, #20]
 80009b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80009bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80009c0:	3301      	adds	r3, #1
 80009c2:	444b      	add	r3, r9
 80009c4:	106d      	asrs	r5, r5, #1
 80009c6:	429d      	cmp	r5, r3
 80009c8:	bf38      	it	cc
 80009ca:	461d      	movcc	r5, r3
 80009cc:	0553      	lsls	r3, r2, #21
 80009ce:	d531      	bpl.n	8000a34 <__ssputs_r+0xa0>
 80009d0:	4629      	mov	r1, r5
 80009d2:	f7ff ff49 	bl	8000868 <_malloc_r>
 80009d6:	4606      	mov	r6, r0
 80009d8:	b950      	cbnz	r0, 80009f0 <__ssputs_r+0x5c>
 80009da:	230c      	movs	r3, #12
 80009dc:	f8ca 3000 	str.w	r3, [sl]
 80009e0:	89a3      	ldrh	r3, [r4, #12]
 80009e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009e6:	81a3      	strh	r3, [r4, #12]
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f0:	6921      	ldr	r1, [r4, #16]
 80009f2:	464a      	mov	r2, r9
 80009f4:	f000 fac0 	bl	8000f78 <memcpy>
 80009f8:	89a3      	ldrh	r3, [r4, #12]
 80009fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80009fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a02:	81a3      	strh	r3, [r4, #12]
 8000a04:	6126      	str	r6, [r4, #16]
 8000a06:	6165      	str	r5, [r4, #20]
 8000a08:	444e      	add	r6, r9
 8000a0a:	eba5 0509 	sub.w	r5, r5, r9
 8000a0e:	6026      	str	r6, [r4, #0]
 8000a10:	60a5      	str	r5, [r4, #8]
 8000a12:	463e      	mov	r6, r7
 8000a14:	42be      	cmp	r6, r7
 8000a16:	d900      	bls.n	8000a1a <__ssputs_r+0x86>
 8000a18:	463e      	mov	r6, r7
 8000a1a:	4632      	mov	r2, r6
 8000a1c:	6820      	ldr	r0, [r4, #0]
 8000a1e:	4641      	mov	r1, r8
 8000a20:	f000 fab8 	bl	8000f94 <memmove>
 8000a24:	68a3      	ldr	r3, [r4, #8]
 8000a26:	6822      	ldr	r2, [r4, #0]
 8000a28:	1b9b      	subs	r3, r3, r6
 8000a2a:	4432      	add	r2, r6
 8000a2c:	60a3      	str	r3, [r4, #8]
 8000a2e:	6022      	str	r2, [r4, #0]
 8000a30:	2000      	movs	r0, #0
 8000a32:	e7db      	b.n	80009ec <__ssputs_r+0x58>
 8000a34:	462a      	mov	r2, r5
 8000a36:	f000 fac7 	bl	8000fc8 <_realloc_r>
 8000a3a:	4606      	mov	r6, r0
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d1e1      	bne.n	8000a04 <__ssputs_r+0x70>
 8000a40:	6921      	ldr	r1, [r4, #16]
 8000a42:	4650      	mov	r0, sl
 8000a44:	f7ff fec0 	bl	80007c8 <_free_r>
 8000a48:	e7c7      	b.n	80009da <__ssputs_r+0x46>
	...

08000a4c <_svfiprintf_r>:
 8000a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a50:	4698      	mov	r8, r3
 8000a52:	898b      	ldrh	r3, [r1, #12]
 8000a54:	061b      	lsls	r3, r3, #24
 8000a56:	b09d      	sub	sp, #116	; 0x74
 8000a58:	4607      	mov	r7, r0
 8000a5a:	460d      	mov	r5, r1
 8000a5c:	4614      	mov	r4, r2
 8000a5e:	d50e      	bpl.n	8000a7e <_svfiprintf_r+0x32>
 8000a60:	690b      	ldr	r3, [r1, #16]
 8000a62:	b963      	cbnz	r3, 8000a7e <_svfiprintf_r+0x32>
 8000a64:	2140      	movs	r1, #64	; 0x40
 8000a66:	f7ff feff 	bl	8000868 <_malloc_r>
 8000a6a:	6028      	str	r0, [r5, #0]
 8000a6c:	6128      	str	r0, [r5, #16]
 8000a6e:	b920      	cbnz	r0, 8000a7a <_svfiprintf_r+0x2e>
 8000a70:	230c      	movs	r3, #12
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295
 8000a78:	e0d1      	b.n	8000c1e <_svfiprintf_r+0x1d2>
 8000a7a:	2340      	movs	r3, #64	; 0x40
 8000a7c:	616b      	str	r3, [r5, #20]
 8000a7e:	2300      	movs	r3, #0
 8000a80:	9309      	str	r3, [sp, #36]	; 0x24
 8000a82:	2320      	movs	r3, #32
 8000a84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8000a88:	f8cd 800c 	str.w	r8, [sp, #12]
 8000a8c:	2330      	movs	r3, #48	; 0x30
 8000a8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8000c38 <_svfiprintf_r+0x1ec>
 8000a92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8000a96:	f04f 0901 	mov.w	r9, #1
 8000a9a:	4623      	mov	r3, r4
 8000a9c:	469a      	mov	sl, r3
 8000a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000aa2:	b10a      	cbz	r2, 8000aa8 <_svfiprintf_r+0x5c>
 8000aa4:	2a25      	cmp	r2, #37	; 0x25
 8000aa6:	d1f9      	bne.n	8000a9c <_svfiprintf_r+0x50>
 8000aa8:	ebba 0b04 	subs.w	fp, sl, r4
 8000aac:	d00b      	beq.n	8000ac6 <_svfiprintf_r+0x7a>
 8000aae:	465b      	mov	r3, fp
 8000ab0:	4622      	mov	r2, r4
 8000ab2:	4629      	mov	r1, r5
 8000ab4:	4638      	mov	r0, r7
 8000ab6:	f7ff ff6d 	bl	8000994 <__ssputs_r>
 8000aba:	3001      	adds	r0, #1
 8000abc:	f000 80aa 	beq.w	8000c14 <_svfiprintf_r+0x1c8>
 8000ac0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8000ac2:	445a      	add	r2, fp
 8000ac4:	9209      	str	r2, [sp, #36]	; 0x24
 8000ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	f000 80a2 	beq.w	8000c14 <_svfiprintf_r+0x1c8>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000ada:	f10a 0a01 	add.w	sl, sl, #1
 8000ade:	9304      	str	r3, [sp, #16]
 8000ae0:	9307      	str	r3, [sp, #28]
 8000ae2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8000ae6:	931a      	str	r3, [sp, #104]	; 0x68
 8000ae8:	4654      	mov	r4, sl
 8000aea:	2205      	movs	r2, #5
 8000aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000af0:	4851      	ldr	r0, [pc, #324]	; (8000c38 <_svfiprintf_r+0x1ec>)
 8000af2:	f7ff fb75 	bl	80001e0 <memchr>
 8000af6:	9a04      	ldr	r2, [sp, #16]
 8000af8:	b9d8      	cbnz	r0, 8000b32 <_svfiprintf_r+0xe6>
 8000afa:	06d0      	lsls	r0, r2, #27
 8000afc:	bf44      	itt	mi
 8000afe:	2320      	movmi	r3, #32
 8000b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000b04:	0711      	lsls	r1, r2, #28
 8000b06:	bf44      	itt	mi
 8000b08:	232b      	movmi	r3, #43	; 0x2b
 8000b0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8000b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8000b12:	2b2a      	cmp	r3, #42	; 0x2a
 8000b14:	d015      	beq.n	8000b42 <_svfiprintf_r+0xf6>
 8000b16:	9a07      	ldr	r2, [sp, #28]
 8000b18:	4654      	mov	r4, sl
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f04f 0c0a 	mov.w	ip, #10
 8000b20:	4621      	mov	r1, r4
 8000b22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000b26:	3b30      	subs	r3, #48	; 0x30
 8000b28:	2b09      	cmp	r3, #9
 8000b2a:	d94e      	bls.n	8000bca <_svfiprintf_r+0x17e>
 8000b2c:	b1b0      	cbz	r0, 8000b5c <_svfiprintf_r+0x110>
 8000b2e:	9207      	str	r2, [sp, #28]
 8000b30:	e014      	b.n	8000b5c <_svfiprintf_r+0x110>
 8000b32:	eba0 0308 	sub.w	r3, r0, r8
 8000b36:	fa09 f303 	lsl.w	r3, r9, r3
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	9304      	str	r3, [sp, #16]
 8000b3e:	46a2      	mov	sl, r4
 8000b40:	e7d2      	b.n	8000ae8 <_svfiprintf_r+0x9c>
 8000b42:	9b03      	ldr	r3, [sp, #12]
 8000b44:	1d19      	adds	r1, r3, #4
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	9103      	str	r1, [sp, #12]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	bfbb      	ittet	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	f042 0202 	orrlt.w	r2, r2, #2
 8000b54:	9307      	strge	r3, [sp, #28]
 8000b56:	9307      	strlt	r3, [sp, #28]
 8000b58:	bfb8      	it	lt
 8000b5a:	9204      	strlt	r2, [sp, #16]
 8000b5c:	7823      	ldrb	r3, [r4, #0]
 8000b5e:	2b2e      	cmp	r3, #46	; 0x2e
 8000b60:	d10c      	bne.n	8000b7c <_svfiprintf_r+0x130>
 8000b62:	7863      	ldrb	r3, [r4, #1]
 8000b64:	2b2a      	cmp	r3, #42	; 0x2a
 8000b66:	d135      	bne.n	8000bd4 <_svfiprintf_r+0x188>
 8000b68:	9b03      	ldr	r3, [sp, #12]
 8000b6a:	1d1a      	adds	r2, r3, #4
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	9203      	str	r2, [sp, #12]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	bfb8      	it	lt
 8000b74:	f04f 33ff 	movlt.w	r3, #4294967295
 8000b78:	3402      	adds	r4, #2
 8000b7a:	9305      	str	r3, [sp, #20]
 8000b7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8000c48 <_svfiprintf_r+0x1fc>
 8000b80:	7821      	ldrb	r1, [r4, #0]
 8000b82:	2203      	movs	r2, #3
 8000b84:	4650      	mov	r0, sl
 8000b86:	f7ff fb2b 	bl	80001e0 <memchr>
 8000b8a:	b140      	cbz	r0, 8000b9e <_svfiprintf_r+0x152>
 8000b8c:	2340      	movs	r3, #64	; 0x40
 8000b8e:	eba0 000a 	sub.w	r0, r0, sl
 8000b92:	fa03 f000 	lsl.w	r0, r3, r0
 8000b96:	9b04      	ldr	r3, [sp, #16]
 8000b98:	4303      	orrs	r3, r0
 8000b9a:	3401      	adds	r4, #1
 8000b9c:	9304      	str	r3, [sp, #16]
 8000b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ba2:	4826      	ldr	r0, [pc, #152]	; (8000c3c <_svfiprintf_r+0x1f0>)
 8000ba4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8000ba8:	2206      	movs	r2, #6
 8000baa:	f7ff fb19 	bl	80001e0 <memchr>
 8000bae:	2800      	cmp	r0, #0
 8000bb0:	d038      	beq.n	8000c24 <_svfiprintf_r+0x1d8>
 8000bb2:	4b23      	ldr	r3, [pc, #140]	; (8000c40 <_svfiprintf_r+0x1f4>)
 8000bb4:	bb1b      	cbnz	r3, 8000bfe <_svfiprintf_r+0x1b2>
 8000bb6:	9b03      	ldr	r3, [sp, #12]
 8000bb8:	3307      	adds	r3, #7
 8000bba:	f023 0307 	bic.w	r3, r3, #7
 8000bbe:	3308      	adds	r3, #8
 8000bc0:	9303      	str	r3, [sp, #12]
 8000bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8000bc4:	4433      	add	r3, r6
 8000bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8000bc8:	e767      	b.n	8000a9a <_svfiprintf_r+0x4e>
 8000bca:	fb0c 3202 	mla	r2, ip, r2, r3
 8000bce:	460c      	mov	r4, r1
 8000bd0:	2001      	movs	r0, #1
 8000bd2:	e7a5      	b.n	8000b20 <_svfiprintf_r+0xd4>
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	3401      	adds	r4, #1
 8000bd8:	9305      	str	r3, [sp, #20]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	f04f 0c0a 	mov.w	ip, #10
 8000be0:	4620      	mov	r0, r4
 8000be2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000be6:	3a30      	subs	r2, #48	; 0x30
 8000be8:	2a09      	cmp	r2, #9
 8000bea:	d903      	bls.n	8000bf4 <_svfiprintf_r+0x1a8>
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d0c5      	beq.n	8000b7c <_svfiprintf_r+0x130>
 8000bf0:	9105      	str	r1, [sp, #20]
 8000bf2:	e7c3      	b.n	8000b7c <_svfiprintf_r+0x130>
 8000bf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8000bf8:	4604      	mov	r4, r0
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e7f0      	b.n	8000be0 <_svfiprintf_r+0x194>
 8000bfe:	ab03      	add	r3, sp, #12
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	462a      	mov	r2, r5
 8000c04:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <_svfiprintf_r+0x1f8>)
 8000c06:	a904      	add	r1, sp, #16
 8000c08:	4638      	mov	r0, r7
 8000c0a:	f3af 8000 	nop.w
 8000c0e:	1c42      	adds	r2, r0, #1
 8000c10:	4606      	mov	r6, r0
 8000c12:	d1d6      	bne.n	8000bc2 <_svfiprintf_r+0x176>
 8000c14:	89ab      	ldrh	r3, [r5, #12]
 8000c16:	065b      	lsls	r3, r3, #25
 8000c18:	f53f af2c 	bmi.w	8000a74 <_svfiprintf_r+0x28>
 8000c1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000c1e:	b01d      	add	sp, #116	; 0x74
 8000c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c24:	ab03      	add	r3, sp, #12
 8000c26:	9300      	str	r3, [sp, #0]
 8000c28:	462a      	mov	r2, r5
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <_svfiprintf_r+0x1f8>)
 8000c2c:	a904      	add	r1, sp, #16
 8000c2e:	4638      	mov	r0, r7
 8000c30:	f000 f87a 	bl	8000d28 <_printf_i>
 8000c34:	e7eb      	b.n	8000c0e <_svfiprintf_r+0x1c2>
 8000c36:	bf00      	nop
 8000c38:	080010eb 	.word	0x080010eb
 8000c3c:	080010f5 	.word	0x080010f5
 8000c40:	00000000 	.word	0x00000000
 8000c44:	08000995 	.word	0x08000995
 8000c48:	080010f1 	.word	0x080010f1

08000c4c <_printf_common>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	4616      	mov	r6, r2
 8000c52:	4699      	mov	r9, r3
 8000c54:	688a      	ldr	r2, [r1, #8]
 8000c56:	690b      	ldr	r3, [r1, #16]
 8000c58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	bfb8      	it	lt
 8000c60:	4613      	movlt	r3, r2
 8000c62:	6033      	str	r3, [r6, #0]
 8000c64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8000c68:	4607      	mov	r7, r0
 8000c6a:	460c      	mov	r4, r1
 8000c6c:	b10a      	cbz	r2, 8000c72 <_printf_common+0x26>
 8000c6e:	3301      	adds	r3, #1
 8000c70:	6033      	str	r3, [r6, #0]
 8000c72:	6823      	ldr	r3, [r4, #0]
 8000c74:	0699      	lsls	r1, r3, #26
 8000c76:	bf42      	ittt	mi
 8000c78:	6833      	ldrmi	r3, [r6, #0]
 8000c7a:	3302      	addmi	r3, #2
 8000c7c:	6033      	strmi	r3, [r6, #0]
 8000c7e:	6825      	ldr	r5, [r4, #0]
 8000c80:	f015 0506 	ands.w	r5, r5, #6
 8000c84:	d106      	bne.n	8000c94 <_printf_common+0x48>
 8000c86:	f104 0a19 	add.w	sl, r4, #25
 8000c8a:	68e3      	ldr	r3, [r4, #12]
 8000c8c:	6832      	ldr	r2, [r6, #0]
 8000c8e:	1a9b      	subs	r3, r3, r2
 8000c90:	42ab      	cmp	r3, r5
 8000c92:	dc26      	bgt.n	8000ce2 <_printf_common+0x96>
 8000c94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8000c98:	1e13      	subs	r3, r2, #0
 8000c9a:	6822      	ldr	r2, [r4, #0]
 8000c9c:	bf18      	it	ne
 8000c9e:	2301      	movne	r3, #1
 8000ca0:	0692      	lsls	r2, r2, #26
 8000ca2:	d42b      	bmi.n	8000cfc <_printf_common+0xb0>
 8000ca4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8000ca8:	4649      	mov	r1, r9
 8000caa:	4638      	mov	r0, r7
 8000cac:	47c0      	blx	r8
 8000cae:	3001      	adds	r0, #1
 8000cb0:	d01e      	beq.n	8000cf0 <_printf_common+0xa4>
 8000cb2:	6823      	ldr	r3, [r4, #0]
 8000cb4:	68e5      	ldr	r5, [r4, #12]
 8000cb6:	6832      	ldr	r2, [r6, #0]
 8000cb8:	f003 0306 	and.w	r3, r3, #6
 8000cbc:	2b04      	cmp	r3, #4
 8000cbe:	bf08      	it	eq
 8000cc0:	1aad      	subeq	r5, r5, r2
 8000cc2:	68a3      	ldr	r3, [r4, #8]
 8000cc4:	6922      	ldr	r2, [r4, #16]
 8000cc6:	bf0c      	ite	eq
 8000cc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000ccc:	2500      	movne	r5, #0
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	bfc4      	itt	gt
 8000cd2:	1a9b      	subgt	r3, r3, r2
 8000cd4:	18ed      	addgt	r5, r5, r3
 8000cd6:	2600      	movs	r6, #0
 8000cd8:	341a      	adds	r4, #26
 8000cda:	42b5      	cmp	r5, r6
 8000cdc:	d11a      	bne.n	8000d14 <_printf_common+0xc8>
 8000cde:	2000      	movs	r0, #0
 8000ce0:	e008      	b.n	8000cf4 <_printf_common+0xa8>
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	4652      	mov	r2, sl
 8000ce6:	4649      	mov	r1, r9
 8000ce8:	4638      	mov	r0, r7
 8000cea:	47c0      	blx	r8
 8000cec:	3001      	adds	r0, #1
 8000cee:	d103      	bne.n	8000cf8 <_printf_common+0xac>
 8000cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf8:	3501      	adds	r5, #1
 8000cfa:	e7c6      	b.n	8000c8a <_printf_common+0x3e>
 8000cfc:	18e1      	adds	r1, r4, r3
 8000cfe:	1c5a      	adds	r2, r3, #1
 8000d00:	2030      	movs	r0, #48	; 0x30
 8000d02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8000d06:	4422      	add	r2, r4
 8000d08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8000d0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8000d10:	3302      	adds	r3, #2
 8000d12:	e7c7      	b.n	8000ca4 <_printf_common+0x58>
 8000d14:	2301      	movs	r3, #1
 8000d16:	4622      	mov	r2, r4
 8000d18:	4649      	mov	r1, r9
 8000d1a:	4638      	mov	r0, r7
 8000d1c:	47c0      	blx	r8
 8000d1e:	3001      	adds	r0, #1
 8000d20:	d0e6      	beq.n	8000cf0 <_printf_common+0xa4>
 8000d22:	3601      	adds	r6, #1
 8000d24:	e7d9      	b.n	8000cda <_printf_common+0x8e>
	...

08000d28 <_printf_i>:
 8000d28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	460c      	mov	r4, r1
 8000d2e:	4691      	mov	r9, r2
 8000d30:	7e27      	ldrb	r7, [r4, #24]
 8000d32:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000d34:	2f78      	cmp	r7, #120	; 0x78
 8000d36:	4680      	mov	r8, r0
 8000d38:	469a      	mov	sl, r3
 8000d3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8000d3e:	d807      	bhi.n	8000d50 <_printf_i+0x28>
 8000d40:	2f62      	cmp	r7, #98	; 0x62
 8000d42:	d80a      	bhi.n	8000d5a <_printf_i+0x32>
 8000d44:	2f00      	cmp	r7, #0
 8000d46:	f000 80d8 	beq.w	8000efa <_printf_i+0x1d2>
 8000d4a:	2f58      	cmp	r7, #88	; 0x58
 8000d4c:	f000 80a3 	beq.w	8000e96 <_printf_i+0x16e>
 8000d50:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8000d54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8000d58:	e03a      	b.n	8000dd0 <_printf_i+0xa8>
 8000d5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8000d5e:	2b15      	cmp	r3, #21
 8000d60:	d8f6      	bhi.n	8000d50 <_printf_i+0x28>
 8000d62:	a001      	add	r0, pc, #4	; (adr r0, 8000d68 <_printf_i+0x40>)
 8000d64:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8000d68:	08000dc1 	.word	0x08000dc1
 8000d6c:	08000dd5 	.word	0x08000dd5
 8000d70:	08000d51 	.word	0x08000d51
 8000d74:	08000d51 	.word	0x08000d51
 8000d78:	08000d51 	.word	0x08000d51
 8000d7c:	08000d51 	.word	0x08000d51
 8000d80:	08000dd5 	.word	0x08000dd5
 8000d84:	08000d51 	.word	0x08000d51
 8000d88:	08000d51 	.word	0x08000d51
 8000d8c:	08000d51 	.word	0x08000d51
 8000d90:	08000d51 	.word	0x08000d51
 8000d94:	08000ee1 	.word	0x08000ee1
 8000d98:	08000e05 	.word	0x08000e05
 8000d9c:	08000ec3 	.word	0x08000ec3
 8000da0:	08000d51 	.word	0x08000d51
 8000da4:	08000d51 	.word	0x08000d51
 8000da8:	08000f03 	.word	0x08000f03
 8000dac:	08000d51 	.word	0x08000d51
 8000db0:	08000e05 	.word	0x08000e05
 8000db4:	08000d51 	.word	0x08000d51
 8000db8:	08000d51 	.word	0x08000d51
 8000dbc:	08000ecb 	.word	0x08000ecb
 8000dc0:	680b      	ldr	r3, [r1, #0]
 8000dc2:	1d1a      	adds	r2, r3, #4
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	600a      	str	r2, [r1, #0]
 8000dc8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8000dcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e0a3      	b.n	8000f1c <_printf_i+0x1f4>
 8000dd4:	6825      	ldr	r5, [r4, #0]
 8000dd6:	6808      	ldr	r0, [r1, #0]
 8000dd8:	062e      	lsls	r6, r5, #24
 8000dda:	f100 0304 	add.w	r3, r0, #4
 8000dde:	d50a      	bpl.n	8000df6 <_printf_i+0xce>
 8000de0:	6805      	ldr	r5, [r0, #0]
 8000de2:	600b      	str	r3, [r1, #0]
 8000de4:	2d00      	cmp	r5, #0
 8000de6:	da03      	bge.n	8000df0 <_printf_i+0xc8>
 8000de8:	232d      	movs	r3, #45	; 0x2d
 8000dea:	426d      	negs	r5, r5
 8000dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000df0:	485e      	ldr	r0, [pc, #376]	; (8000f6c <_printf_i+0x244>)
 8000df2:	230a      	movs	r3, #10
 8000df4:	e019      	b.n	8000e2a <_printf_i+0x102>
 8000df6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8000dfa:	6805      	ldr	r5, [r0, #0]
 8000dfc:	600b      	str	r3, [r1, #0]
 8000dfe:	bf18      	it	ne
 8000e00:	b22d      	sxthne	r5, r5
 8000e02:	e7ef      	b.n	8000de4 <_printf_i+0xbc>
 8000e04:	680b      	ldr	r3, [r1, #0]
 8000e06:	6825      	ldr	r5, [r4, #0]
 8000e08:	1d18      	adds	r0, r3, #4
 8000e0a:	6008      	str	r0, [r1, #0]
 8000e0c:	0628      	lsls	r0, r5, #24
 8000e0e:	d501      	bpl.n	8000e14 <_printf_i+0xec>
 8000e10:	681d      	ldr	r5, [r3, #0]
 8000e12:	e002      	b.n	8000e1a <_printf_i+0xf2>
 8000e14:	0669      	lsls	r1, r5, #25
 8000e16:	d5fb      	bpl.n	8000e10 <_printf_i+0xe8>
 8000e18:	881d      	ldrh	r5, [r3, #0]
 8000e1a:	4854      	ldr	r0, [pc, #336]	; (8000f6c <_printf_i+0x244>)
 8000e1c:	2f6f      	cmp	r7, #111	; 0x6f
 8000e1e:	bf0c      	ite	eq
 8000e20:	2308      	moveq	r3, #8
 8000e22:	230a      	movne	r3, #10
 8000e24:	2100      	movs	r1, #0
 8000e26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8000e2a:	6866      	ldr	r6, [r4, #4]
 8000e2c:	60a6      	str	r6, [r4, #8]
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	bfa2      	ittt	ge
 8000e32:	6821      	ldrge	r1, [r4, #0]
 8000e34:	f021 0104 	bicge.w	r1, r1, #4
 8000e38:	6021      	strge	r1, [r4, #0]
 8000e3a:	b90d      	cbnz	r5, 8000e40 <_printf_i+0x118>
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d04d      	beq.n	8000edc <_printf_i+0x1b4>
 8000e40:	4616      	mov	r6, r2
 8000e42:	fbb5 f1f3 	udiv	r1, r5, r3
 8000e46:	fb03 5711 	mls	r7, r3, r1, r5
 8000e4a:	5dc7      	ldrb	r7, [r0, r7]
 8000e4c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000e50:	462f      	mov	r7, r5
 8000e52:	42bb      	cmp	r3, r7
 8000e54:	460d      	mov	r5, r1
 8000e56:	d9f4      	bls.n	8000e42 <_printf_i+0x11a>
 8000e58:	2b08      	cmp	r3, #8
 8000e5a:	d10b      	bne.n	8000e74 <_printf_i+0x14c>
 8000e5c:	6823      	ldr	r3, [r4, #0]
 8000e5e:	07df      	lsls	r7, r3, #31
 8000e60:	d508      	bpl.n	8000e74 <_printf_i+0x14c>
 8000e62:	6923      	ldr	r3, [r4, #16]
 8000e64:	6861      	ldr	r1, [r4, #4]
 8000e66:	4299      	cmp	r1, r3
 8000e68:	bfde      	ittt	le
 8000e6a:	2330      	movle	r3, #48	; 0x30
 8000e6c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000e70:	f106 36ff 	addle.w	r6, r6, #4294967295
 8000e74:	1b92      	subs	r2, r2, r6
 8000e76:	6122      	str	r2, [r4, #16]
 8000e78:	f8cd a000 	str.w	sl, [sp]
 8000e7c:	464b      	mov	r3, r9
 8000e7e:	aa03      	add	r2, sp, #12
 8000e80:	4621      	mov	r1, r4
 8000e82:	4640      	mov	r0, r8
 8000e84:	f7ff fee2 	bl	8000c4c <_printf_common>
 8000e88:	3001      	adds	r0, #1
 8000e8a:	d14c      	bne.n	8000f26 <_printf_i+0x1fe>
 8000e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e90:	b004      	add	sp, #16
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e96:	4835      	ldr	r0, [pc, #212]	; (8000f6c <_printf_i+0x244>)
 8000e98:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8000e9c:	6823      	ldr	r3, [r4, #0]
 8000e9e:	680e      	ldr	r6, [r1, #0]
 8000ea0:	061f      	lsls	r7, r3, #24
 8000ea2:	f856 5b04 	ldr.w	r5, [r6], #4
 8000ea6:	600e      	str	r6, [r1, #0]
 8000ea8:	d514      	bpl.n	8000ed4 <_printf_i+0x1ac>
 8000eaa:	07d9      	lsls	r1, r3, #31
 8000eac:	bf44      	itt	mi
 8000eae:	f043 0320 	orrmi.w	r3, r3, #32
 8000eb2:	6023      	strmi	r3, [r4, #0]
 8000eb4:	b91d      	cbnz	r5, 8000ebe <_printf_i+0x196>
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	f023 0320 	bic.w	r3, r3, #32
 8000ebc:	6023      	str	r3, [r4, #0]
 8000ebe:	2310      	movs	r3, #16
 8000ec0:	e7b0      	b.n	8000e24 <_printf_i+0xfc>
 8000ec2:	6823      	ldr	r3, [r4, #0]
 8000ec4:	f043 0320 	orr.w	r3, r3, #32
 8000ec8:	6023      	str	r3, [r4, #0]
 8000eca:	2378      	movs	r3, #120	; 0x78
 8000ecc:	4828      	ldr	r0, [pc, #160]	; (8000f70 <_printf_i+0x248>)
 8000ece:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8000ed2:	e7e3      	b.n	8000e9c <_printf_i+0x174>
 8000ed4:	065e      	lsls	r6, r3, #25
 8000ed6:	bf48      	it	mi
 8000ed8:	b2ad      	uxthmi	r5, r5
 8000eda:	e7e6      	b.n	8000eaa <_printf_i+0x182>
 8000edc:	4616      	mov	r6, r2
 8000ede:	e7bb      	b.n	8000e58 <_printf_i+0x130>
 8000ee0:	680b      	ldr	r3, [r1, #0]
 8000ee2:	6826      	ldr	r6, [r4, #0]
 8000ee4:	6960      	ldr	r0, [r4, #20]
 8000ee6:	1d1d      	adds	r5, r3, #4
 8000ee8:	600d      	str	r5, [r1, #0]
 8000eea:	0635      	lsls	r5, r6, #24
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	d501      	bpl.n	8000ef4 <_printf_i+0x1cc>
 8000ef0:	6018      	str	r0, [r3, #0]
 8000ef2:	e002      	b.n	8000efa <_printf_i+0x1d2>
 8000ef4:	0671      	lsls	r1, r6, #25
 8000ef6:	d5fb      	bpl.n	8000ef0 <_printf_i+0x1c8>
 8000ef8:	8018      	strh	r0, [r3, #0]
 8000efa:	2300      	movs	r3, #0
 8000efc:	6123      	str	r3, [r4, #16]
 8000efe:	4616      	mov	r6, r2
 8000f00:	e7ba      	b.n	8000e78 <_printf_i+0x150>
 8000f02:	680b      	ldr	r3, [r1, #0]
 8000f04:	1d1a      	adds	r2, r3, #4
 8000f06:	600a      	str	r2, [r1, #0]
 8000f08:	681e      	ldr	r6, [r3, #0]
 8000f0a:	6862      	ldr	r2, [r4, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4630      	mov	r0, r6
 8000f10:	f7ff f966 	bl	80001e0 <memchr>
 8000f14:	b108      	cbz	r0, 8000f1a <_printf_i+0x1f2>
 8000f16:	1b80      	subs	r0, r0, r6
 8000f18:	6060      	str	r0, [r4, #4]
 8000f1a:	6863      	ldr	r3, [r4, #4]
 8000f1c:	6123      	str	r3, [r4, #16]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8000f24:	e7a8      	b.n	8000e78 <_printf_i+0x150>
 8000f26:	6923      	ldr	r3, [r4, #16]
 8000f28:	4632      	mov	r2, r6
 8000f2a:	4649      	mov	r1, r9
 8000f2c:	4640      	mov	r0, r8
 8000f2e:	47d0      	blx	sl
 8000f30:	3001      	adds	r0, #1
 8000f32:	d0ab      	beq.n	8000e8c <_printf_i+0x164>
 8000f34:	6823      	ldr	r3, [r4, #0]
 8000f36:	079b      	lsls	r3, r3, #30
 8000f38:	d413      	bmi.n	8000f62 <_printf_i+0x23a>
 8000f3a:	68e0      	ldr	r0, [r4, #12]
 8000f3c:	9b03      	ldr	r3, [sp, #12]
 8000f3e:	4298      	cmp	r0, r3
 8000f40:	bfb8      	it	lt
 8000f42:	4618      	movlt	r0, r3
 8000f44:	e7a4      	b.n	8000e90 <_printf_i+0x168>
 8000f46:	2301      	movs	r3, #1
 8000f48:	4632      	mov	r2, r6
 8000f4a:	4649      	mov	r1, r9
 8000f4c:	4640      	mov	r0, r8
 8000f4e:	47d0      	blx	sl
 8000f50:	3001      	adds	r0, #1
 8000f52:	d09b      	beq.n	8000e8c <_printf_i+0x164>
 8000f54:	3501      	adds	r5, #1
 8000f56:	68e3      	ldr	r3, [r4, #12]
 8000f58:	9903      	ldr	r1, [sp, #12]
 8000f5a:	1a5b      	subs	r3, r3, r1
 8000f5c:	42ab      	cmp	r3, r5
 8000f5e:	dcf2      	bgt.n	8000f46 <_printf_i+0x21e>
 8000f60:	e7eb      	b.n	8000f3a <_printf_i+0x212>
 8000f62:	2500      	movs	r5, #0
 8000f64:	f104 0619 	add.w	r6, r4, #25
 8000f68:	e7f5      	b.n	8000f56 <_printf_i+0x22e>
 8000f6a:	bf00      	nop
 8000f6c:	080010fc 	.word	0x080010fc
 8000f70:	0800110d 	.word	0x0800110d

08000f74 <__retarget_lock_acquire_recursive>:
 8000f74:	4770      	bx	lr

08000f76 <__retarget_lock_release_recursive>:
 8000f76:	4770      	bx	lr

08000f78 <memcpy>:
 8000f78:	440a      	add	r2, r1
 8000f7a:	4291      	cmp	r1, r2
 8000f7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f80:	d100      	bne.n	8000f84 <memcpy+0xc>
 8000f82:	4770      	bx	lr
 8000f84:	b510      	push	{r4, lr}
 8000f86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000f8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000f8e:	4291      	cmp	r1, r2
 8000f90:	d1f9      	bne.n	8000f86 <memcpy+0xe>
 8000f92:	bd10      	pop	{r4, pc}

08000f94 <memmove>:
 8000f94:	4288      	cmp	r0, r1
 8000f96:	b510      	push	{r4, lr}
 8000f98:	eb01 0402 	add.w	r4, r1, r2
 8000f9c:	d902      	bls.n	8000fa4 <memmove+0x10>
 8000f9e:	4284      	cmp	r4, r0
 8000fa0:	4623      	mov	r3, r4
 8000fa2:	d807      	bhi.n	8000fb4 <memmove+0x20>
 8000fa4:	1e43      	subs	r3, r0, #1
 8000fa6:	42a1      	cmp	r1, r4
 8000fa8:	d008      	beq.n	8000fbc <memmove+0x28>
 8000faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000fb2:	e7f8      	b.n	8000fa6 <memmove+0x12>
 8000fb4:	4402      	add	r2, r0
 8000fb6:	4601      	mov	r1, r0
 8000fb8:	428a      	cmp	r2, r1
 8000fba:	d100      	bne.n	8000fbe <memmove+0x2a>
 8000fbc:	bd10      	pop	{r4, pc}
 8000fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8000fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8000fc6:	e7f7      	b.n	8000fb8 <memmove+0x24>

08000fc8 <_realloc_r>:
 8000fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fca:	4607      	mov	r7, r0
 8000fcc:	4614      	mov	r4, r2
 8000fce:	460e      	mov	r6, r1
 8000fd0:	b921      	cbnz	r1, 8000fdc <_realloc_r+0x14>
 8000fd2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	f7ff bc46 	b.w	8000868 <_malloc_r>
 8000fdc:	b922      	cbnz	r2, 8000fe8 <_realloc_r+0x20>
 8000fde:	f7ff fbf3 	bl	80007c8 <_free_r>
 8000fe2:	4625      	mov	r5, r4
 8000fe4:	4628      	mov	r0, r5
 8000fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fe8:	f000 f814 	bl	8001014 <_malloc_usable_size_r>
 8000fec:	42a0      	cmp	r0, r4
 8000fee:	d20f      	bcs.n	8001010 <_realloc_r+0x48>
 8000ff0:	4621      	mov	r1, r4
 8000ff2:	4638      	mov	r0, r7
 8000ff4:	f7ff fc38 	bl	8000868 <_malloc_r>
 8000ff8:	4605      	mov	r5, r0
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	d0f2      	beq.n	8000fe4 <_realloc_r+0x1c>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4622      	mov	r2, r4
 8001002:	f7ff ffb9 	bl	8000f78 <memcpy>
 8001006:	4631      	mov	r1, r6
 8001008:	4638      	mov	r0, r7
 800100a:	f7ff fbdd 	bl	80007c8 <_free_r>
 800100e:	e7e9      	b.n	8000fe4 <_realloc_r+0x1c>
 8001010:	4635      	mov	r5, r6
 8001012:	e7e7      	b.n	8000fe4 <_realloc_r+0x1c>

08001014 <_malloc_usable_size_r>:
 8001014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001018:	1f18      	subs	r0, r3, #4
 800101a:	2b00      	cmp	r3, #0
 800101c:	bfbc      	itt	lt
 800101e:	580b      	ldrlt	r3, [r1, r0]
 8001020:	18c0      	addlt	r0, r0, r3
 8001022:	4770      	bx	lr

08001024 <_sbrk>:
 8001024:	4b04      	ldr	r3, [pc, #16]	; (8001038 <_sbrk+0x14>)
 8001026:	6819      	ldr	r1, [r3, #0]
 8001028:	4602      	mov	r2, r0
 800102a:	b909      	cbnz	r1, 8001030 <_sbrk+0xc>
 800102c:	4903      	ldr	r1, [pc, #12]	; (800103c <_sbrk+0x18>)
 800102e:	6019      	str	r1, [r3, #0]
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	4402      	add	r2, r0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	4770      	bx	lr
 8001038:	2000026c 	.word	0x2000026c
 800103c:	20000298 	.word	0x20000298

08001040 <_init>:
 8001040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001042:	bf00      	nop
 8001044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001046:	bc08      	pop	{r3}
 8001048:	469e      	mov	lr, r3
 800104a:	4770      	bx	lr

0800104c <_fini>:
 800104c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800104e:	bf00      	nop
 8001050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001052:	bc08      	pop	{r3}
 8001054:	469e      	mov	lr, r3
 8001056:	4770      	bx	lr
