{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 16:24:51 2012 " "Info: Processing started: Thu Oct 18 16:24:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficlights -c trafficlights " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trafficlights -c trafficlights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlights.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file trafficlights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficlights-Behavioural " "Info: Found design unit 1: trafficlights-Behavioural" {  } { { "trafficlights.vhd" "" { Text "/home/netlab/j2-johns/Documents/UniWork/Year 2/VHDL/trafficlights/trafficlights.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 trafficlights " "Info: Found entity 1: trafficlights" {  } { { "trafficlights.vhd" "" { Text "/home/netlab/j2-johns/Documents/UniWork/Year 2/VHDL/trafficlights/trafficlights.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk trafficlights.vhd(24) " "Error (10482): VHDL error at trafficlights.vhd(24): object \"clk\" is used but not declared" {  } { { "trafficlights.vhd" "" { Text "/home/netlab/j2-johns/Documents/UniWork/Year 2/VHDL/trafficlights/trafficlights.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal trafficlights.vhd(24) " "Error (10559): VHDL Subprogram Call error at trafficlights.vhd(24): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "trafficlights.vhd" "" { Text "/home/netlab/j2-johns/Documents/UniWork/Year 2/VHDL/trafficlights/trafficlights.vhd" 24 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk trafficlights.vhd(22) " "Error (10482): VHDL error at trafficlights.vhd(22): object \"clk\" is used but not declared" {  } { { "trafficlights.vhd" "" { Text "/home/netlab/j2-johns/Documents/UniWork/Year 2/VHDL/trafficlights/trafficlights.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Error: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 18 16:24:53 2012 " "Error: Processing ended: Thu Oct 18 16:24:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
