{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 14:19:43 2016 " "Info: Processing started: Mon Aug 22 14:19:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_1 -c adc_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_1 -c adc_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_1.v(17) " "Warning (10268): Verilog HDL information at adc_1.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_1.v(95) " "Warning (10268): Verilog HDL information at adc_1.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_1 " "Info: Found entity 1: adc_1" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_1 " "Info: Elaborating entity \"adc_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adc_1.v(27) " "Warning (10230): Verilog HDL assignment warning at adc_1.v(27): truncated value with size 32 to match size of target (8)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adc_1.v(34) " "Warning (10230): Verilog HDL assignment warning at adc_1.v(34): truncated value with size 32 to match size of target (8)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adc_1.v(39) " "Info (10264): Verilog HDL Case Statement information at adc_1.v(39): all case item expressions in this case statement are onehot" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start adc_1.v(38) " "Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ale adc_1.v(38) " "Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable \"ale\", which holds its previous value in one or more paths through the always construct" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr adc_1.v(38) " "Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_en adc_1.v(38) " "Warning (10240): Verilog HDL Always Construct warning at adc_1.v(38): inferring latch(es) for variable \"out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_en adc_1.v(38) " "Info (10041): Inferred latch for \"out_en\" at adc_1.v(38)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] adc_1.v(38) " "Info (10041): Inferred latch for \"addr\[0\]\" at adc_1.v(38)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] adc_1.v(38) " "Info (10041): Inferred latch for \"addr\[1\]\" at adc_1.v(38)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] adc_1.v(38) " "Info (10041): Inferred latch for \"addr\[2\]\" at adc_1.v(38)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ale adc_1.v(38) " "Info (10041): Inferred latch for \"ale\" at adc_1.v(38)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start adc_1.v(38) " "Info (10041): Inferred latch for \"start\" at adc_1.v(38)" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[0\] GND " "Warning (13410): Pin \"addr\[0\]\" is stuck at GND" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[1\] GND " "Warning (13410): Pin \"addr\[1\]\" is stuck at GND" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[2\] GND " "Warning (13410): Pin \"addr\[2\]\" is stuck at GND" {  } { { "adc_1.v" "" { Text "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "c_state~4 " "Info: Register \"c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "c_state~5 " "Info: Register \"c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Digital_Circuit_Design/ADC/adc_1/adc_1.map.smsg " "Info: Generated suppressed messages file F:/Digital_Circuit_Design/ADC/adc_1/adc_1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 14:19:51 2016 " "Info: Processing ended: Mon Aug 22 14:19:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
