
lonely-m.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b470  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800b740  0800b740  0000c740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b7cc  0800b7cc  0000c7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b7d4  0800b7d4  0000c7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b7d8  0800b7d8  0000c7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  0800b7dc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004d08  24000064  0800b840  0000d064  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004d6c  0800b840  0000dd6c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027cb9  00000000  00000000  0000d092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004784  00000000  00000000  00034d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e80  00000000  00000000  000394d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017d2  00000000  00000000  0003b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036374  00000000  00000000  0003cb22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002626f  00000000  00000000  00072e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015cc5f  00000000  00000000  00099105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f5d64  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008630  00000000  00000000  001f5da8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  001fe3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000064 	.word	0x24000064
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b728 	.word	0x0800b728

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000068 	.word	0x24000068
 800030c:	0800b728 	.word	0x0800b728

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <IMU_accelConvert>:

    return temp;
}

//IMU convert
float IMU_accelConvert(uint8_t H_Byte, uint8_t L_Byte) {
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	460a      	mov	r2, r1
 800060a:	71fb      	strb	r3, [r7, #7]
 800060c:	4613      	mov	r3, r2
 800060e:	71bb      	strb	r3, [r7, #6]
	int16_t accel_raw = (int16_t)(H_Byte << 8) + L_Byte; // Combine the two bytes into one 16 bit number. This is already formatted for an int16_t
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	021b      	lsls	r3, r3, #8
 8000614:	b29a      	uxth	r2, r3
 8000616:	79bb      	ldrb	r3, [r7, #6]
 8000618:	b29b      	uxth	r3, r3
 800061a:	4413      	add	r3, r2
 800061c:	b29b      	uxth	r3, r3
 800061e:	81fb      	strh	r3, [r7, #14]

	float accel = (accel_raw*IMU_SCALING_FACTOR_ACCEL)*IMU_g; // Convert to m/s^2
 8000620:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000624:	ee07 3a90 	vmov	s15, r3
 8000628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800062c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000630:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000634:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800065c <IMU_accelConvert+0x5c>
 8000638:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800063c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000660 <IMU_accelConvert+0x60>
 8000640:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000644:	edc7 7a02 	vstr	s15, [r7, #8]

	return accel;
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	ee07 3a90 	vmov	s15, r3
}
 800064e:	eeb0 0a67 	vmov.f32	s0, s15
 8000652:	3714      	adds	r7, #20
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	46fffe00 	.word	0x46fffe00
 8000660:	411ce80a 	.word	0x411ce80a

08000664 <IMU_gyroConvert>:

//Gyro convert
float IMU_gyroConvert(uint8_t H_Byte, uint8_t L_Byte) {
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	460a      	mov	r2, r1
 800066e:	71fb      	strb	r3, [r7, #7]
 8000670:	4613      	mov	r3, r2
 8000672:	71bb      	strb	r3, [r7, #6]
	int16_t gyro_raw = (int16_t)(H_Byte << 8) + L_Byte; // Combine the two bytes into one 16 bit number. This is already formatted for an int16_t
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	021b      	lsls	r3, r3, #8
 8000678:	b29a      	uxth	r2, r3
 800067a:	79bb      	ldrb	r3, [r7, #6]
 800067c:	b29b      	uxth	r3, r3
 800067e:	4413      	add	r3, r2
 8000680:	b29b      	uxth	r3, r3
 8000682:	81fb      	strh	r3, [r7, #14]

	float gyro = gyro_raw*IMU_SCALING_FACTOR_GYRO; // Convert to dps
 8000684:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000688:	ee07 3a90 	vmov	s15, r3
 800068c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000690:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80006b8 <IMU_gyroConvert+0x54>
 8000694:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000698:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80006bc <IMU_gyroConvert+0x58>
 800069c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006a0:	edc7 7a02 	vstr	s15, [r7, #8]

	return gyro;
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	ee07 3a90 	vmov	s15, r3
}
 80006aa:	eeb0 0a67 	vmov.f32	s0, s15
 80006ae:	3714      	adds	r7, #20
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	44fa0000 	.word	0x44fa0000
 80006bc:	46fffe00 	.word	0x46fffe00

080006c0 <IMU_read>:

//Read register from IMU
HAL_StatusTypeDef IMU_read(IMU* IMU, uint8_t reg_addr, uint8_t* rx_buffer, uint8_t num_bytes) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af02      	add	r7, sp, #8
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	607a      	str	r2, [r7, #4]
 80006ca:	461a      	mov	r2, r3
 80006cc:	460b      	mov	r3, r1
 80006ce:	72fb      	strb	r3, [r7, #11]
 80006d0:	4613      	mov	r3, r2
 80006d2:	72bb      	strb	r3, [r7, #10]
	HAL_StatusTypeDef status;

	taskENTER_CRITICAL();
 80006d4:	f00a fc30 	bl	800af38 <vPortEnterCritical>

	HAL_I2C_Master_Transmit(IMU->hi2c, IMU_I2C_ADDR, &reg_addr, 1, IMU->I2C_TIMEOUT);
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	6818      	ldr	r0, [r3, #0]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	889b      	ldrh	r3, [r3, #4]
 80006e0:	f107 020b 	add.w	r2, r7, #11
 80006e4:	9300      	str	r3, [sp, #0]
 80006e6:	2301      	movs	r3, #1
 80006e8:	21d6      	movs	r1, #214	@ 0xd6
 80006ea:	f002 fa5f 	bl	8002bac <HAL_I2C_Master_Transmit>
	status = HAL_I2C_Master_Receive(IMU->hi2c, IMU_I2C_ADDR, (uint8_t *)rx_buffer, num_bytes, IMU->I2C_TIMEOUT);
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	6818      	ldr	r0, [r3, #0]
 80006f2:	7abb      	ldrb	r3, [r7, #10]
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	889b      	ldrh	r3, [r3, #4]
 80006fa:	9300      	str	r3, [sp, #0]
 80006fc:	4613      	mov	r3, r2
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	21d6      	movs	r1, #214	@ 0xd6
 8000702:	f002 fb6b 	bl	8002ddc <HAL_I2C_Master_Receive>
 8000706:	4603      	mov	r3, r0
 8000708:	75fb      	strb	r3, [r7, #23]

	taskEXIT_CRITICAL();
 800070a:	f00a fc47 	bl	800af9c <vPortExitCritical>
	return status;
 800070e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000710:	4618      	mov	r0, r3
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <IMU_write>:

//Write register from IMU
HAL_StatusTypeDef IMU_write(IMU* IMU, uint8_t* tx_buffer, uint8_t num_bytes) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b088      	sub	sp, #32
 800071c:	af02      	add	r7, sp, #8
 800071e:	60f8      	str	r0, [r7, #12]
 8000720:	60b9      	str	r1, [r7, #8]
 8000722:	4613      	mov	r3, r2
 8000724:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;

	taskENTER_CRITICAL();
 8000726:	f00a fc07 	bl	800af38 <vPortEnterCritical>

	status = HAL_I2C_Master_Transmit(IMU->hi2c, IMU_I2C_ADDR, (uint8_t *)tx_buffer, num_bytes + 1, IMU->I2C_TIMEOUT);
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6818      	ldr	r0, [r3, #0]
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	b29b      	uxth	r3, r3
 8000732:	3301      	adds	r3, #1
 8000734:	b29a      	uxth	r2, r3
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	889b      	ldrh	r3, [r3, #4]
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	4613      	mov	r3, r2
 800073e:	68ba      	ldr	r2, [r7, #8]
 8000740:	21d6      	movs	r1, #214	@ 0xd6
 8000742:	f002 fa33 	bl	8002bac <HAL_I2C_Master_Transmit>
 8000746:	4603      	mov	r3, r0
 8000748:	75fb      	strb	r3, [r7, #23]

	taskEXIT_CRITICAL();
 800074a:	f00a fc27 	bl	800af9c <vPortExitCritical>
	return status;
 800074e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3718      	adds	r7, #24
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <IMU_init>:

//Initialize IMU
int IMU_init(IMU* IMU) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[12];

	//Main control register
	//This needs to be set first because this determines how
	//future register controls work
	buffer[0] = IMU_CTRL3_C;
 8000760:	2312      	movs	r3, #18
 8000762:	733b      	strb	r3, [r7, #12]
	buffer[1] = IMU_DEFAULT_CONF_CTRL3_C;
 8000764:	2304      	movs	r3, #4
 8000766:	737b      	strb	r3, [r7, #13]
	IMU_write(IMU, buffer, 1);
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	2201      	movs	r2, #1
 800076e:	4619      	mov	r1, r3
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f7ff ffd1 	bl	8000718 <IMU_write>

	//Read WHO_AM_I register
	IMU_read(IMU, IMU_WHO_AM_I_REG_ADDR, buffer, 1);
 8000776:	f107 020c 	add.w	r2, r7, #12
 800077a:	2301      	movs	r3, #1
 800077c:	210f      	movs	r1, #15
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff9e 	bl	80006c0 <IMU_read>
	//Check if WHO_AM_I register is correct
	if (buffer[0] != IMU_WHO_AM_I_REG_VAL) {
 8000784:	7b3b      	ldrb	r3, [r7, #12]
 8000786:	2b6c      	cmp	r3, #108	@ 0x6c
 8000788:	d002      	beq.n	8000790 <IMU_init+0x38>
		return -1;
 800078a:	f04f 33ff 	mov.w	r3, #4294967295
 800078e:	e016      	b.n	80007be <IMU_init+0x66>
	}

	//Set up accelerometer
	buffer[0] = IMU_CTRL1_XL;
 8000790:	2310      	movs	r3, #16
 8000792:	733b      	strb	r3, [r7, #12]
	buffer[1] = IMU_DEFAULT_CONF_ACCEL; // 01010000 208hz, + or - 4g range
 8000794:	2350      	movs	r3, #80	@ 0x50
 8000796:	737b      	strb	r3, [r7, #13]
	IMU_write(IMU, buffer, 1);
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2201      	movs	r2, #1
 800079e:	4619      	mov	r1, r3
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f7ff ffb9 	bl	8000718 <IMU_write>

	//Set up gyroscope
	buffer[0] = IMU_CTRL2_G;
 80007a6:	2311      	movs	r3, #17
 80007a8:	733b      	strb	r3, [r7, #12]
	buffer[1] = IMU_DEFAULT_CONF_GYRO; // 01011100 208hz, + or - 2000dps range
 80007aa:	235c      	movs	r3, #92	@ 0x5c
 80007ac:	737b      	strb	r3, [r7, #13]
	IMU_write(IMU, buffer, 1);
 80007ae:	f107 030c 	add.w	r3, r7, #12
 80007b2:	2201      	movs	r2, #1
 80007b4:	4619      	mov	r1, r3
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f7ff ffae 	bl	8000718 <IMU_write>
	buffer[0] = IMU_CTRL10_C;
	buffer[1] = IMU_DEFAULT_CONF_CTRL10_C;
	IMU_write(IMU, buffer, 1);
	*/

	return 0;
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <IMU_getAccel>:

//Get acceleration from IMU
int IMU_getAccel(IMU* IMU, Accel* accel) {
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b084      	sub	sp, #16
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
 80007ce:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];

	IMU_read(IMU, IMU_OUTX_L_A, buf, 6);
 80007d0:	f107 0208 	add.w	r2, r7, #8
 80007d4:	2306      	movs	r3, #6
 80007d6:	2128      	movs	r1, #40	@ 0x28
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff71 	bl	80006c0 <IMU_read>
	//We are able to do a single read because when doing multiple reads, it will automatically increment the register address
	//This is good not only for code duplication, but also reduces overhead
	//The option to disable this is in the datasheet under CTRL3_C
	accel->XL_x = IMU_accelConvert(buf[1], buf[0]) + IMU->XL_x_offset;
 80007de:	7a7b      	ldrb	r3, [r7, #9]
 80007e0:	7a3a      	ldrb	r2, [r7, #8]
 80007e2:	4611      	mov	r1, r2
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff ff0b 	bl	8000600 <IMU_accelConvert>
 80007ea:	eeb0 7a40 	vmov.f32	s14, s0
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80007f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	edc3 7a00 	vstr	s15, [r3]
	accel->XL_y = IMU_accelConvert(buf[3], buf[2]) + IMU->XL_y_offset;
 80007fe:	7afb      	ldrb	r3, [r7, #11]
 8000800:	7aba      	ldrb	r2, [r7, #10]
 8000802:	4611      	mov	r1, r2
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fefb 	bl	8000600 <IMU_accelConvert>
 800080a:	eeb0 7a40 	vmov.f32	s14, s0
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	edd3 7a03 	vldr	s15, [r3, #12]
 8000814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	edc3 7a01 	vstr	s15, [r3, #4]
	accel->XL_z = IMU_accelConvert(buf[5], buf[4]) + IMU->XL_z_offset;
 800081e:	7b7b      	ldrb	r3, [r7, #13]
 8000820:	7b3a      	ldrb	r2, [r7, #12]
 8000822:	4611      	mov	r1, r2
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff feeb 	bl	8000600 <IMU_accelConvert>
 800082a:	eeb0 7a40 	vmov.f32	s14, s0
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	edd3 7a04 	vldr	s15, [r3, #16]
 8000834:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	edc3 7a02 	vstr	s15, [r3, #8]

	return 0;
 800083e:	2300      	movs	r3, #0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <IMU_getAngRate>:

//Get angular rate from IMU
int IMU_getAngRate(IMU* IMU, AngRate* AngRate) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];

	IMU_read(IMU, IMU_OUTX_L_G, buf, 6);
 8000852:	f107 0208 	add.w	r2, r7, #8
 8000856:	2306      	movs	r3, #6
 8000858:	2122      	movs	r1, #34	@ 0x22
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff ff30 	bl	80006c0 <IMU_read>
	//Same as before, we can do a single read
	AngRate->G_x = IMU_gyroConvert(buf[1], buf[0])+IMU->G_x_offset;
 8000860:	7a7b      	ldrb	r3, [r7, #9]
 8000862:	7a3a      	ldrb	r2, [r7, #8]
 8000864:	4611      	mov	r1, r2
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff fefc 	bl	8000664 <IMU_gyroConvert>
 800086c:	eeb0 7a40 	vmov.f32	s14, s0
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	edd3 7a05 	vldr	s15, [r3, #20]
 8000876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	edc3 7a00 	vstr	s15, [r3]
	AngRate->G_y = IMU_gyroConvert(buf[3], buf[2])+IMU->G_y_offset;
 8000880:	7afb      	ldrb	r3, [r7, #11]
 8000882:	7aba      	ldrb	r2, [r7, #10]
 8000884:	4611      	mov	r1, r2
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff feec 	bl	8000664 <IMU_gyroConvert>
 800088c:	eeb0 7a40 	vmov.f32	s14, s0
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	edd3 7a06 	vldr	s15, [r3, #24]
 8000896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	edc3 7a01 	vstr	s15, [r3, #4]
	AngRate->G_z = IMU_gyroConvert(buf[5], buf[4])+IMU->G_z_offset;
 80008a0:	7b7b      	ldrb	r3, [r7, #13]
 80008a2:	7b3a      	ldrb	r2, [r7, #12]
 80008a4:	4611      	mov	r1, r2
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fedc 	bl	8000664 <IMU_gyroConvert>
 80008ac:	eeb0 7a40 	vmov.f32	s14, s0
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	edd3 7a07 	vldr	s15, [r3, #28]
 80008b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	edc3 7a02 	vstr	s15, [r3, #8]

	return 0;
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <spi_transmit>:
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @param tx         <uint8_t*>           Data buffer to transmit
 * @param size       <uint16_t>           Number of bytes to transmit
 */
static void spi_transmit(W25N01GV_Flash *flash, uint8_t *tx, uint16_t size) {
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b084      	sub	sp, #16
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	60f8      	str	r0, [r7, #12]
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	4613      	mov	r3, r2
 80008d6:	80fb      	strh	r3, [r7, #6]

	taskENTER_CRITICAL();
 80008d8:	f00a fb2e 	bl	800af38 <vPortEnterCritical>
	HAL_GPIO_WritePin(flash->cs_base, flash->cs_pin, W25N01GV_CS_ACTIVE);  // Select chip
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	f8b3 320c 	ldrh.w	r3, [r3, #524]	@ 0x20c
 80008e8:	2200      	movs	r2, #0
 80008ea:	4619      	mov	r1, r3
 80008ec:	f002 f8a8 	bl	8002a40 <HAL_GPIO_WritePin>
	// Transmit data and store the status code
	flash->last_HAL_status = HAL_SPI_Transmit(flash->SPI_bus, tx, size, W25N01GV_SPI_TIMEOUT);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f8d3 0204 	ldr.w	r0, [r3, #516]	@ 0x204
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	23ff      	movs	r3, #255	@ 0xff
 80008fa:	68b9      	ldr	r1, [r7, #8]
 80008fc:	f005 fd6a 	bl	80063d4 <HAL_SPI_Transmit>
 8000900:	4603      	mov	r3, r0
 8000902:	461a      	mov	r2, r3
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
	HAL_GPIO_WritePin(flash->cs_base, flash->cs_pin, W25N01GV_CS_INACTIVE);  // Release chip
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f8b3 320c 	ldrh.w	r3, [r3, #524]	@ 0x20c
 8000916:	2201      	movs	r2, #1
 8000918:	4619      	mov	r1, r3
 800091a:	f002 f891 	bl	8002a40 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 800091e:	f00a fb3d 	bl	800af9c <vPortExitCritical>

}
 8000922:	bf00      	nop
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <spi_transmit_receive>:
 * @param tx_size    <uint16_t>           Number of bytes to transmit
 * @param rx         <uint8_t*>           Buffer to receive data
 * @param rx_size    <uint16_t>           Number of bytes to receive
 */
static void spi_transmit_receive(W25N01GV_Flash *flash, uint8_t *tx,
		uint16_t tx_size,	uint8_t *rx, uint16_t rx_size) {
 800092a:	b580      	push	{r7, lr}
 800092c:	b084      	sub	sp, #16
 800092e:	af00      	add	r7, sp, #0
 8000930:	60f8      	str	r0, [r7, #12]
 8000932:	60b9      	str	r1, [r7, #8]
 8000934:	603b      	str	r3, [r7, #0]
 8000936:	4613      	mov	r3, r2
 8000938:	80fb      	strh	r3, [r7, #6]

	taskENTER_CRITICAL();
 800093a:	f00a fafd 	bl	800af38 <vPortEnterCritical>
	HAL_GPIO_WritePin(flash->cs_base, flash->cs_pin, W25N01GV_CS_ACTIVE);  // Select chip
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f8b3 320c 	ldrh.w	r3, [r3, #524]	@ 0x20c
 800094a:	2200      	movs	r2, #0
 800094c:	4619      	mov	r1, r3
 800094e:	f002 f877 	bl	8002a40 <HAL_GPIO_WritePin>
	// Transmit/receive, and store the status code
	flash->last_HAL_status = HAL_SPI_Transmit(flash->SPI_bus, tx, tx_size, W25N01GV_SPI_TIMEOUT);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	f8d3 0204 	ldr.w	r0, [r3, #516]	@ 0x204
 8000958:	88fa      	ldrh	r2, [r7, #6]
 800095a:	23ff      	movs	r3, #255	@ 0xff
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	f005 fd39 	bl	80063d4 <HAL_SPI_Transmit>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
	flash->last_HAL_status = HAL_SPI_Receive(flash->SPI_bus, rx, rx_size, W25N01GV_SPI_TIMEOUT);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f8d3 0204 	ldr.w	r0, [r3, #516]	@ 0x204
 8000972:	8b3a      	ldrh	r2, [r7, #24]
 8000974:	23ff      	movs	r3, #255	@ 0xff
 8000976:	6839      	ldr	r1, [r7, #0]
 8000978:	f005 ff1a 	bl	80067b0 <HAL_SPI_Receive>
 800097c:	4603      	mov	r3, r0
 800097e:	461a      	mov	r2, r3
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
	// TODO the Transmit status will get lost, should it still be stored like this?
	HAL_GPIO_WritePin(flash->cs_base, flash->cs_pin, W25N01GV_CS_INACTIVE);  // Release chip
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	@ 0x20c
 8000992:	2201      	movs	r2, #1
 8000994:	4619      	mov	r1, r3
 8000996:	f002 f853 	bl	8002a40 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 800099a:	f00a faff 	bl	800af9c <vPortExitCritical>

}
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <read_status_register>:
 *
 * @param flash        <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @param register_adr <uint8_t>            The address of the status register to be read
 * @retval The contents of the 8 bit status register specified by the user
 */
static uint8_t read_status_register(W25N01GV_Flash *flash, uint8_t register_adr) {
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b086      	sub	sp, #24
 80009aa:	af02      	add	r7, sp, #8
 80009ac:	6078      	str	r0, [r7, #4]
 80009ae:	460b      	mov	r3, r1
 80009b0:	70fb      	strb	r3, [r7, #3]
	uint8_t tx[2] = {W25N01GV_READ_STATUS_REGISTER, register_adr};
 80009b2:	230f      	movs	r3, #15
 80009b4:	733b      	strb	r3, [r7, #12]
 80009b6:	78fb      	ldrb	r3, [r7, #3]
 80009b8:	737b      	strb	r3, [r7, #13]
	uint8_t rx[1];

	spi_transmit_receive(flash, tx, 2, rx, 1);
 80009ba:	f107 0308 	add.w	r3, r7, #8
 80009be:	f107 010c 	add.w	r1, r7, #12
 80009c2:	2201      	movs	r2, #1
 80009c4:	9200      	str	r2, [sp, #0]
 80009c6:	2202      	movs	r2, #2
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ffae 	bl	800092a <spi_transmit_receive>

	return *rx;
 80009ce:	7a3b      	ldrb	r3, [r7, #8]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <flash_is_busy>:
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @retval 0 if the device is busy,  nonzero integer (1) if it's not.
 *
 * TODO: make sure if flash is broken/not plugged in it doens't return the wrong value/cause infinite loops
 */
static uint8_t flash_is_busy(W25N01GV_Flash *flash) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	uint8_t status_register = read_status_register(flash, W25N01GV_SR3_STATUS_REG_ADR);
 80009e0:	21c0      	movs	r1, #192	@ 0xc0
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f7ff ffdf 	bl	80009a6 <read_status_register>
 80009e8:	4603      	mov	r3, r0
 80009ea:	73fb      	strb	r3, [r7, #15]
	return status_register & W25N01GV_SR3_OPERATION_IN_PROGRESS;
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	b2db      	uxtb	r3, r3
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <wait_for_operation>:
 * right now it's a duct tape solution
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @param timeout    <uint32_t>           Maximum time to wait in nanoseconds.
 */
static void wait_for_operation(W25N01GV_Flash *flash, uint32_t timeout) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
	uint32_t count = 0;
 8000a06:	2300      	movs	r3, #0
 8000a08:	60fb      	str	r3, [r7, #12]
	while (flash_is_busy(flash) && count < 6*timeout) {
 8000a0a:	e002      	b.n	8000a12 <wait_for_operation+0x16>
		++count;
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	60fb      	str	r3, [r7, #12]
	while (flash_is_busy(flash) && count < 6*timeout) {
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff ffe0 	bl	80009d8 <flash_is_busy>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d008      	beq.n	8000a30 <wait_for_operation+0x34>
 8000a1e:	683a      	ldr	r2, [r7, #0]
 8000a20:	4613      	mov	r3, r2
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	4413      	add	r3, r2
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	461a      	mov	r2, r3
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d3ed      	bcc.n	8000a0c <wait_for_operation+0x10>
	}
}
 8000a30:	bf00      	nop
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <write_status_register>:
 * @param register_adr       <uint8_t>            The address of the status register to be written to
 * @param register_write_val <uint8_t>            The 8bit value to write to the status register
 * 	Note: this will overwrite all values in the register
 */
static void write_status_register(W25N01GV_Flash *flash, uint8_t register_adr,
		uint8_t register_write_val) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	70fb      	strb	r3, [r7, #3]
 8000a44:	4613      	mov	r3, r2
 8000a46:	70bb      	strb	r3, [r7, #2]
	uint8_t tx[3] = {W25N01GV_WRITE_STATUS_REGISTER, register_adr, register_write_val};
 8000a48:	231f      	movs	r3, #31
 8000a4a:	733b      	strb	r3, [r7, #12]
 8000a4c:	78fb      	ldrb	r3, [r7, #3]
 8000a4e:	737b      	strb	r3, [r7, #13]
 8000a50:	78bb      	ldrb	r3, [r7, #2]
 8000a52:	73bb      	strb	r3, [r7, #14]

	spi_transmit(flash, tx, 3);
 8000a54:	f107 030c 	add.w	r3, r7, #12
 8000a58:	2203      	movs	r2, #3
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff34 	bl	80008ca <spi_transmit>

	wait_for_operation(flash, W25N01GV_WRITE_STATUS_REGISTER_TIME_NS);
 8000a62:	2132      	movs	r1, #50	@ 0x32
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ffc9 	bl	80009fc <wait_for_operation>
}
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <load_page>:
 * datasheet pg 38
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @param page_num   <uint16_t>           Page number of data to load to the device's buffer
 */
static void load_page(W25N01GV_Flash *flash, uint16_t page_num) {
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b084      	sub	sp, #16
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	807b      	strh	r3, [r7, #2]
	uint8_t page_num_8bit_array[2] = W25N01GV_UNPACK_UINT16_TO_2_BYTES(page_num);
 8000a7e:	887b      	ldrh	r3, [r7, #2]
 8000a80:	0a1b      	lsrs	r3, r3, #8
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	733b      	strb	r3, [r7, #12]
 8000a88:	887b      	ldrh	r3, [r7, #2]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	737b      	strb	r3, [r7, #13]
	uint8_t tx[4] = {W25N01GV_PAGE_DATA_READ, 0, page_num_8bit_array[0], page_num_8bit_array[1]};  // 2nd byte is unused
 8000a8e:	2313      	movs	r3, #19
 8000a90:	723b      	strb	r3, [r7, #8]
 8000a92:	2300      	movs	r3, #0
 8000a94:	727b      	strb	r3, [r7, #9]
 8000a96:	7b3b      	ldrb	r3, [r7, #12]
 8000a98:	72bb      	strb	r3, [r7, #10]
 8000a9a:	7b7b      	ldrb	r3, [r7, #13]
 8000a9c:	72fb      	strb	r3, [r7, #11]

	spi_transmit(flash, tx, 4);
 8000a9e:	f107 0308 	add.w	r3, r7, #8
 8000aa2:	2204      	movs	r2, #4
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f7ff ff0f 	bl	80008ca <spi_transmit>

	// TODO currently assumes ECC is always on, but needs to be more flexible
  wait_for_operation(flash, W25N01GV_READ_PAGE_DATA_ECC_ON_MAX_TIME_US * 1000);  // Wait for the page to load
 8000aac:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f7ff ffa3 	bl	80009fc <wait_for_operation>
}
 8000ab6:	bf00      	nop
 8000ab8:	3710      	adds	r7, #16
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <unlock_flash>:
 *
 * datasheet pg 15, 21
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void unlock_flash(W25N01GV_Flash *flash) {
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b084      	sub	sp, #16
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
	// Read the current contents of the protection register
	uint8_t protection_register = read_status_register(flash, W25N01GV_SR1_PROTECTION_REG_ADR);
 8000ac6:	21a0      	movs	r1, #160	@ 0xa0
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f7ff ff6c 	bl	80009a6 <read_status_register>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	73fb      	strb	r3, [r7, #15]

	// Remove the block protect bits, and only keep the 3 non-protect bits, if they're already enabled.
	uint8_t unlocked_protection_register = protection_register & ~(W25N01GV_SR1_BLOCK_PROTECT_BP3
 8000ad2:	7bfb      	ldrb	r3, [r7, #15]
 8000ad4:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 8000ad8:	73bb      	strb	r3, [r7, #14]
			| W25N01GV_SR1_BLOCK_PROTECT_BP1
			| W25N01GV_SR1_BLOCK_PROTECT_BP0
			| W25N01GV_SR1_BLOCK_PROTECT_TB);

	// Write the new value of the status register block protect bits off
	write_status_register(flash, W25N01GV_SR1_PROTECTION_REG_ADR, unlocked_protection_register);
 8000ada:	7bbb      	ldrb	r3, [r7, #14]
 8000adc:	461a      	mov	r2, r3
 8000ade:	21a0      	movs	r1, #160	@ 0xa0
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f7ff ffa9 	bl	8000a38 <write_status_register>
}
 8000ae6:	bf00      	nop
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <lock_flash>:
 *
 * datasheet pg 15, 21
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void lock_flash(W25N01GV_Flash *flash) {
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b084      	sub	sp, #16
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
	// Read the current contents of the protection register
	uint8_t protection_register = read_status_register(flash, W25N01GV_SR1_PROTECTION_REG_ADR);
 8000af6:	21a0      	movs	r1, #160	@ 0xa0
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f7ff ff54 	bl	80009a6 <read_status_register>
 8000afe:	4603      	mov	r3, r0
 8000b00:	73fb      	strb	r3, [r7, #15]

	// Enabling bits BP3 and BP2 and disabling the others will lock the entire 128MB memory array
	// First remove all protection bits
	uint8_t locked_protection_register = protection_register & ~(W25N01GV_SR1_BLOCK_PROTECT_BP3
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 8000b08:	73bb      	strb	r3, [r7, #14]
			| W25N01GV_SR1_BLOCK_PROTECT_BP1
			| W25N01GV_SR1_BLOCK_PROTECT_BP0
			| W25N01GV_SR1_BLOCK_PROTECT_TB);

	// Then add on the bits that are needed to lock flash
	locked_protection_register = protection_register
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000b10:	73bb      	strb	r3, [r7, #14]
			| (W25N01GV_SR1_BLOCK_PROTECT_BP3 | W25N01GV_SR1_BLOCK_PROTECT_BP2);

	write_status_register(flash, W25N01GV_SR1_PROTECTION_REG_ADR, locked_protection_register);
 8000b12:	7bbb      	ldrb	r3, [r7, #14]
 8000b14:	461a      	mov	r2, r3
 8000b16:	21a0      	movs	r1, #160	@ 0xa0
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff ff8d 	bl	8000a38 <write_status_register>
}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <enable_write>:
 *
 * datasheet pg 30
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void enable_write(W25N01GV_Flash *flash) {
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b084      	sub	sp, #16
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
	uint8_t tx[1] = { W25N01GV_WRITE_ENABLE };
 8000b2e:	2306      	movs	r3, #6
 8000b30:	733b      	strb	r3, [r7, #12]
	spi_transmit(flash, tx, 1);
 8000b32:	f107 030c 	add.w	r3, r7, #12
 8000b36:	2201      	movs	r2, #1
 8000b38:	4619      	mov	r1, r3
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f7ff fec5 	bl	80008ca <spi_transmit>
}
 8000b40:	bf00      	nop
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <disable_write>:
 *
 * datasheet pg 30
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void disable_write(W25N01GV_Flash *flash) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	uint8_t tx[1] = { W25N01GV_WRITE_DISABLE };
 8000b50:	2304      	movs	r3, #4
 8000b52:	733b      	strb	r3, [r7, #12]
	spi_transmit(flash, tx, 1);
 8000b54:	f107 030c 	add.w	r3, r7, #12
 8000b58:	2201      	movs	r2, #1
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f7ff feb4 	bl	80008ca <spi_transmit>
}
 8000b62:	bf00      	nop
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <write_page_to_buffer>:
 * @param data       <uint8_t*>           Data array containing data to write to flash
 * @param num_bytes  <uint16_t>           Number of bytes to write
 * @param column_adr <uint16_t>           Byte in buffer to start writing at
 */
static void write_page_to_buffer(W25N01GV_Flash *flash, uint8_t *data,
		uint16_t num_bytes, uint16_t column_adr) {
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b086      	sub	sp, #24
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	60f8      	str	r0, [r7, #12]
 8000b72:	60b9      	str	r1, [r7, #8]
 8000b74:	4611      	mov	r1, r2
 8000b76:	461a      	mov	r2, r3
 8000b78:	460b      	mov	r3, r1
 8000b7a:	80fb      	strh	r3, [r7, #6]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	80bb      	strh	r3, [r7, #4]

	uint8_t column_adr_8bit_array[2] = W25N01GV_UNPACK_UINT16_TO_2_BYTES(column_adr);
 8000b80:	88bb      	ldrh	r3, [r7, #4]
 8000b82:	0a1b      	lsrs	r3, r3, #8
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	753b      	strb	r3, [r7, #20]
 8000b8a:	88bb      	ldrh	r3, [r7, #4]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	757b      	strb	r3, [r7, #21]
	uint8_t tx1[3] = {W25N01GV_LOAD_PROGRAM_DATA, column_adr_8bit_array[0], column_adr_8bit_array[1]};
 8000b90:	2302      	movs	r3, #2
 8000b92:	743b      	strb	r3, [r7, #16]
 8000b94:	7d3b      	ldrb	r3, [r7, #20]
 8000b96:	747b      	strb	r3, [r7, #17]
 8000b98:	7d7b      	ldrb	r3, [r7, #21]
 8000b9a:	74bb      	strb	r3, [r7, #18]

	// Ignore all data that would be written to column 2048 and after.
	// You don't want to overwrite the extra memory at the end of the page.
	// (If the onboard ECC is turned on, this happens automatically, but just in case)
	if (num_bytes > W25N01GV_BYTES_PER_PAGE)
 8000b9c:	88fb      	ldrh	r3, [r7, #6]
 8000b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000ba2:	d902      	bls.n	8000baa <write_page_to_buffer+0x40>
		num_bytes = W25N01GV_BYTES_PER_PAGE;
 8000ba4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ba8:	80fb      	strh	r3, [r7, #6]

	// Not using spi_transmit() because I didn't want to mess with combining the tx arrays
	taskENTER_CRITICAL();
 8000baa:	f00a f9c5 	bl	800af38 <vPortEnterCritical>
	HAL_GPIO_WritePin(flash->cs_base, flash->cs_pin, W25N01GV_CS_ACTIVE);
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f8b3 320c 	ldrh.w	r3, [r3, #524]	@ 0x20c
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f001 ff3f 	bl	8002a40 <HAL_GPIO_WritePin>
	flash->last_HAL_status = HAL_SPI_Transmit(flash->SPI_bus, tx1, 3, W25N01GV_SPI_TIMEOUT);
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	f8d3 0204 	ldr.w	r0, [r3, #516]	@ 0x204
 8000bc8:	f107 0110 	add.w	r1, r7, #16
 8000bcc:	23ff      	movs	r3, #255	@ 0xff
 8000bce:	2203      	movs	r2, #3
 8000bd0:	f005 fc00 	bl	80063d4 <HAL_SPI_Transmit>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
	flash->last_HAL_status = HAL_SPI_Transmit(flash->SPI_bus, data, num_bytes, W25N01GV_SPI_TIMEOUT);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f8d3 0204 	ldr.w	r0, [r3, #516]	@ 0x204
 8000be4:	88fa      	ldrh	r2, [r7, #6]
 8000be6:	23ff      	movs	r3, #255	@ 0xff
 8000be8:	68b9      	ldr	r1, [r7, #8]
 8000bea:	f005 fbf3 	bl	80063d4 <HAL_SPI_Transmit>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
	HAL_GPIO_WritePin(flash->cs_base, flash->cs_pin, W25N01GV_CS_INACTIVE);
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	f8b3 320c 	ldrh.w	r3, [r3, #524]	@ 0x20c
 8000c04:	2201      	movs	r2, #1
 8000c06:	4619      	mov	r1, r3
 8000c08:	f001 ff1a 	bl	8002a40 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 8000c0c:	f00a f9c6 	bl	800af9c <vPortExitCritical>
}
 8000c10:	bf00      	nop
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <program_buffer_to_memory>:
 * datasheet pg 37
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @param page_adr   <uint16_t>           The page for the buffer to be written to.
 */
static void program_buffer_to_memory(W25N01GV_Flash *flash, uint16_t page_adr) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	807b      	strh	r3, [r7, #2]
	uint8_t page_adr_8bit_array[2] = W25N01GV_UNPACK_UINT16_TO_2_BYTES(page_adr);
 8000c24:	887b      	ldrh	r3, [r7, #2]
 8000c26:	0a1b      	lsrs	r3, r3, #8
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	733b      	strb	r3, [r7, #12]
 8000c2e:	887b      	ldrh	r3, [r7, #2]
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	737b      	strb	r3, [r7, #13]
	uint8_t tx[4] = {W25N01GV_PROGRAM_EXECUTE, 0, page_adr_8bit_array[0], page_adr_8bit_array[1]};  // 2nd byte unused
 8000c34:	2310      	movs	r3, #16
 8000c36:	723b      	strb	r3, [r7, #8]
 8000c38:	2300      	movs	r3, #0
 8000c3a:	727b      	strb	r3, [r7, #9]
 8000c3c:	7b3b      	ldrb	r3, [r7, #12]
 8000c3e:	72bb      	strb	r3, [r7, #10]
 8000c40:	7b7b      	ldrb	r3, [r7, #13]
 8000c42:	72fb      	strb	r3, [r7, #11]

	spi_transmit(flash, tx, 4);
 8000c44:	f107 0308 	add.w	r3, r7, #8
 8000c48:	2204      	movs	r2, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff fe3c 	bl	80008ca <spi_transmit>
	wait_for_operation(flash, W25N01GV_PAGE_PROGRAM_MAX_TIME_US * 1000);	 // Wait for the data to be written to memory
 8000c52:	4904      	ldr	r1, [pc, #16]	@ (8000c64 <program_buffer_to_memory+0x4c>)
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff fed1 	bl	80009fc <wait_for_operation>
}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	000aae60 	.word	0x000aae60

08000c68 <get_write_failure_status>:
 * datasheet pg 20
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @retval 0x08 if it detects a write failure, 0 if no write failures were detected
 */
static uint8_t get_write_failure_status(W25N01GV_Flash *flash) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
	// If it can't read from flash, it will automatically return a write failure
	if (ping_flash(flash)) {
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 fb0d 	bl	8001290 <ping_flash>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d00d      	beq.n	8000c98 <get_write_failure_status+0x30>
		uint8_t status_register = read_status_register(flash, W25N01GV_SR3_STATUS_REG_ADR);
 8000c7c:	21c0      	movs	r1, #192	@ 0xc0
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff fe91 	bl	80009a6 <read_status_register>
 8000c84:	4603      	mov	r3, r0
 8000c86:	73fb      	strb	r3, [r7, #15]
		flash->last_write_failure_status = status_register & W25N01GV_SR3_PROGRAM_FAILURE;
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
 8000c8a:	f003 0308 	and.w	r3, r3, #8
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f883 2216 	strb.w	r2, [r3, #534]	@ 0x216
 8000c96:	e003      	b.n	8000ca0 <get_write_failure_status+0x38>
	}
	else {
		flash->last_write_failure_status = W25N01GV_SR3_PROGRAM_FAILURE;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2208      	movs	r2, #8
 8000c9c:	f883 2216 	strb.w	r2, [r3, #534]	@ 0x216
	}

	return flash->last_write_failure_status;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	f893 3216 	ldrb.w	r3, [r3, #534]	@ 0x216
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <get_erase_failure_status>:
 * datasheet pg 20
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @retval 0x04 if it detects an erase failure, 0 if no erase failures were detected
 */
static uint8_t get_erase_failure_status(W25N01GV_Flash *flash) {
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b084      	sub	sp, #16
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
	// If it can't read from flash, it will automatically return an erase failure
	if (ping_flash(flash)) {
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f000 faea 	bl	8001290 <ping_flash>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d00d      	beq.n	8000cde <get_erase_failure_status+0x30>
		uint8_t status_register = read_status_register(flash, W25N01GV_SR3_STATUS_REG_ADR);
 8000cc2:	21c0      	movs	r1, #192	@ 0xc0
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff fe6e 	bl	80009a6 <read_status_register>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	73fb      	strb	r3, [r7, #15]
		flash->last_erase_failure_status = status_register & W25N01GV_SR3_ERASE_FAILURE;
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	f003 0304 	and.w	r3, r3, #4
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f883 2217 	strb.w	r2, [r3, #535]	@ 0x217
 8000cdc:	e003      	b.n	8000ce6 <get_erase_failure_status+0x38>
	}
	else {
		flash->last_erase_failure_status = W25N01GV_SR3_ERASE_FAILURE;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2204      	movs	r2, #4
 8000ce2:	f883 2217 	strb.w	r2, [r3, #535]	@ 0x217
	}

	return flash->last_erase_failure_status;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f893 3217 	ldrb.w	r3, [r3, #535]	@ 0x217

}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <erase_block>:
 * erase (between 0 and W25N01GV_NUM_PAGES-1), not the block number (0 to 1023).
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 * @param page_adr   <uint16_t>           Address of the page whose block should be erased
 */
static void erase_block(W25N01GV_Flash *flash, uint16_t page_adr) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	807b      	strh	r3, [r7, #2]
	enable_write(flash);	// Set WEL bit high, it will automatically be set back to 0 after the command executes
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff ff10 	bl	8000b26 <enable_write>

	uint8_t page_adr_8bit_array[2] = W25N01GV_UNPACK_UINT16_TO_2_BYTES(page_adr);
 8000d06:	887b      	ldrh	r3, [r7, #2]
 8000d08:	0a1b      	lsrs	r3, r3, #8
 8000d0a:	b29b      	uxth	r3, r3
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	733b      	strb	r3, [r7, #12]
 8000d10:	887b      	ldrh	r3, [r7, #2]
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	737b      	strb	r3, [r7, #13]
	uint8_t tx[4] = {W25N01GV_ERASE_BLOCK, 0, page_adr_8bit_array[0], page_adr_8bit_array[1]};	// 2nd byte unused
 8000d16:	23d8      	movs	r3, #216	@ 0xd8
 8000d18:	723b      	strb	r3, [r7, #8]
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	727b      	strb	r3, [r7, #9]
 8000d1e:	7b3b      	ldrb	r3, [r7, #12]
 8000d20:	72bb      	strb	r3, [r7, #10]
 8000d22:	7b7b      	ldrb	r3, [r7, #13]
 8000d24:	72fb      	strb	r3, [r7, #11]
	spi_transmit(flash, tx, 4);
 8000d26:	f107 0308 	add.w	r3, r7, #8
 8000d2a:	2204      	movs	r2, #4
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff fdcb 	bl	80008ca <spi_transmit>

	disable_write(flash);	// Disable WEL just in case the erase block command doens't execute
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff ff07 	bl	8000b48 <disable_write>

	wait_for_operation(flash, W25N01GV_BLOCK_ERASE_MAX_TIME_MS * 1000000);  // Wait for it to finish erasing
 8000d3a:	4905      	ldr	r1, [pc, #20]	@ (8000d50 <erase_block+0x5c>)
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fe5d 	bl	80009fc <wait_for_operation>

	get_erase_failure_status(flash);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff ffb3 	bl	8000cae <get_erase_failure_status>
}
 8000d48:	bf00      	nop
 8000d4a:	3710      	adds	r7, #16
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	003d0900 	.word	0x003d0900

08000d54 <get_ECC_status>:
 *
 * datasheet pg 20
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void get_ECC_status(W25N01GV_Flash *flash) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]

	// If it can read from flash properly, check the ECC bits as normal
	if (ping_flash(flash)) {
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f000 fa97 	bl	8001290 <ping_flash>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d033      	beq.n	8000dd0 <get_ECC_status+0x7c>
		uint8_t status_register, ECC1, ECC0;

		status_register = read_status_register(flash, W25N01GV_SR3_STATUS_REG_ADR);
 8000d68:	21c0      	movs	r1, #192	@ 0xc0
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff fe1b 	bl	80009a6 <read_status_register>
 8000d70:	4603      	mov	r3, r0
 8000d72:	73fb      	strb	r3, [r7, #15]
		ECC1 = status_register & W25N01GV_SR3_ECC_STATUS_BIT_1;
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	f003 0320 	and.w	r3, r3, #32
 8000d7a:	73bb      	strb	r3, [r7, #14]
		ECC0 = status_register & W25N01GV_SR3_ECC_STATUS_BIT_0;
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	737b      	strb	r3, [r7, #13]

		// Return status according to table on datasheet pg 20
		if (!ECC1 && !ECC0)
 8000d84:	7bbb      	ldrb	r3, [r7, #14]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d107      	bne.n	8000d9a <get_ECC_status+0x46>
 8000d8a:	7b7b      	ldrb	r3, [r7, #13]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d104      	bne.n	8000d9a <get_ECC_status+0x46>
			flash->last_read_ECC_status = SUCCESS_NO_CORRECTIONS;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2200      	movs	r2, #0
 8000d94:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
 8000d98:	e01f      	b.n	8000dda <get_ECC_status+0x86>
		else if (!ECC1 && ECC0)
 8000d9a:	7bbb      	ldrb	r3, [r7, #14]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d107      	bne.n	8000db0 <get_ECC_status+0x5c>
 8000da0:	7b7b      	ldrb	r3, [r7, #13]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d004      	beq.n	8000db0 <get_ECC_status+0x5c>
			flash->last_read_ECC_status = SUCCESS_WITH_CORRECTIONS;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2201      	movs	r2, #1
 8000daa:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
 8000dae:	e014      	b.n	8000dda <get_ECC_status+0x86>
		else if (ECC1 && !ECC0)
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d007      	beq.n	8000dc6 <get_ECC_status+0x72>
 8000db6:	7b7b      	ldrb	r3, [r7, #13]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d104      	bne.n	8000dc6 <get_ECC_status+0x72>
			flash->last_read_ECC_status = ERROR_ONE_PAGE;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
 8000dc4:	e009      	b.n	8000dda <get_ECC_status+0x86>
		else  // else if (ECC1 && ECC0)
			flash->last_read_ECC_status = ERROR_MULTIPLE_PAGES;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2203      	movs	r2, #3
 8000dca:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215

	}
	else {  // Otherwise record the read error
		flash->last_read_ECC_status = READ_ERROR_NO_ECC_STATUS;
	}
}
 8000dce:	e004      	b.n	8000dda <get_ECC_status+0x86>
		flash->last_read_ECC_status = READ_ERROR_NO_ECC_STATUS;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
}
 8000dd8:	e7ff      	b.n	8000dda <get_ECC_status+0x86>
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <read_flash_buffer>:
 * @param buffer      <uint8_t*>           Array to read the contents of the device's buffer into
 * @param num_bytes   <uint16_t>           Number of bytes to read into buffer
 * @param column_adr  <uint16_t>           Starting column address of the data to be read in
 */
static void read_flash_buffer(W25N01GV_Flash *flash, uint8_t *buffer,
		uint16_t num_bytes, uint16_t column_adr) {
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b088      	sub	sp, #32
 8000de6:	af02      	add	r7, sp, #8
 8000de8:	60f8      	str	r0, [r7, #12]
 8000dea:	60b9      	str	r1, [r7, #8]
 8000dec:	4611      	mov	r1, r2
 8000dee:	461a      	mov	r2, r3
 8000df0:	460b      	mov	r3, r1
 8000df2:	80fb      	strh	r3, [r7, #6]
 8000df4:	4613      	mov	r3, r2
 8000df6:	80bb      	strh	r3, [r7, #4]

	uint8_t column_adr_8bit_array[2] = W25N01GV_UNPACK_UINT16_TO_2_BYTES(column_adr);
 8000df8:	88bb      	ldrh	r3, [r7, #4]
 8000dfa:	0a1b      	lsrs	r3, r3, #8
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	753b      	strb	r3, [r7, #20]
 8000e02:	88bb      	ldrh	r3, [r7, #4]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	757b      	strb	r3, [r7, #21]
	uint8_t tx[4] = {W25N01GV_READ_DATA, column_adr_8bit_array[0], column_adr_8bit_array[1], 0};  // last byte is unused
 8000e08:	2303      	movs	r3, #3
 8000e0a:	743b      	strb	r3, [r7, #16]
 8000e0c:	7d3b      	ldrb	r3, [r7, #20]
 8000e0e:	747b      	strb	r3, [r7, #17]
 8000e10:	7d7b      	ldrb	r3, [r7, #21]
 8000e12:	74bb      	strb	r3, [r7, #18]
 8000e14:	2300      	movs	r3, #0
 8000e16:	74fb      	strb	r3, [r7, #19]

	spi_transmit_receive(flash, tx, 4, buffer, num_bytes);
 8000e18:	f107 0110 	add.w	r1, r7, #16
 8000e1c:	88fb      	ldrh	r3, [r7, #6]
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	2204      	movs	r2, #4
 8000e24:	68f8      	ldr	r0, [r7, #12]
 8000e26:	f7ff fd80 	bl	800092a <spi_transmit_receive>
}
 8000e2a:	bf00      	nop
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <read_bytes_from_page>:
 * @param num_bytes  <uint16_t>           Number of bytes to read in (see note on range)
 * @param page_adr   <uint16_t>           The page to read data from
 * @param column_adr <uint16_t>           The column to start reading data from
 */
static void read_bytes_from_page(W25N01GV_Flash *flash, uint8_t *buffer, uint16_t num_bytes,
		uint16_t page_adr, uint16_t column_adr) {
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b084      	sub	sp, #16
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	60f8      	str	r0, [r7, #12]
 8000e3a:	60b9      	str	r1, [r7, #8]
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	461a      	mov	r2, r3
 8000e40:	460b      	mov	r3, r1
 8000e42:	80fb      	strh	r3, [r7, #6]
 8000e44:	4613      	mov	r3, r2
 8000e46:	80bb      	strh	r3, [r7, #4]

	load_page(flash, page_adr);  // Load the page into flash's buffer
 8000e48:	88bb      	ldrh	r3, [r7, #4]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f7ff fe10 	bl	8000a72 <load_page>
	read_flash_buffer(flash, buffer, num_bytes, column_adr);
 8000e52:	8b3b      	ldrh	r3, [r7, #24]
 8000e54:	88fa      	ldrh	r2, [r7, #6]
 8000e56:	68b9      	ldr	r1, [r7, #8]
 8000e58:	68f8      	ldr	r0, [r7, #12]
 8000e5a:	f7ff ffc2 	bl	8000de2 <read_flash_buffer>

	get_ECC_status(flash);
 8000e5e:	68f8      	ldr	r0, [r7, #12]
 8000e60:	f7ff ff78 	bl	8000d54 <get_ECC_status>
}
 8000e64:	bf00      	nop
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <write_bytes_to_page>:
 * @param num_bytes  <uint16_t>           Number of bytes to write to flash
 * @param page_adr   <uint16_t>           Page to write data to
 * @param column_adr <uint16_t>           Column of page to start writing data at
 */
static void write_bytes_to_page(W25N01GV_Flash *flash, uint8_t *data, uint16_t num_bytes,
		uint16_t page_adr, uint16_t column_adr) {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	4611      	mov	r1, r2
 8000e78:	461a      	mov	r2, r3
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	80fb      	strh	r3, [r7, #6]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	80bb      	strh	r3, [r7, #4]

	enable_write(flash);
 8000e82:	68f8      	ldr	r0, [r7, #12]
 8000e84:	f7ff fe4f 	bl	8000b26 <enable_write>

	write_page_to_buffer(flash, data, num_bytes, column_adr);
 8000e88:	8b3b      	ldrh	r3, [r7, #24]
 8000e8a:	88fa      	ldrh	r2, [r7, #6]
 8000e8c:	68b9      	ldr	r1, [r7, #8]
 8000e8e:	68f8      	ldr	r0, [r7, #12]
 8000e90:	f7ff fe6b 	bl	8000b6a <write_page_to_buffer>
	program_buffer_to_memory(flash, page_adr);
 8000e94:	88bb      	ldrh	r3, [r7, #4]
 8000e96:	4619      	mov	r1, r3
 8000e98:	68f8      	ldr	r0, [r7, #12]
 8000e9a:	f7ff febd 	bl	8000c18 <program_buffer_to_memory>

	// This will happen automatically if program_buffer_to_memory() succeeds, but just in case it fails ;)
	disable_write(flash);
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f7ff fe52 	bl	8000b48 <disable_write>

	get_write_failure_status(flash);
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	f7ff fedf 	bl	8000c68 <get_write_failure_status>
}
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <enable_ECC>:
 *
 * datasheet pg 18
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void enable_ECC(W25N01GV_Flash *flash) {
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b084      	sub	sp, #16
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
	uint8_t config_reg_read = read_status_register(flash, W25N01GV_SR2_CONFIG_REG_ADR);
 8000eba:	21b0      	movs	r1, #176	@ 0xb0
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff fd72 	bl	80009a6 <read_status_register>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	73fb      	strb	r3, [r7, #15]
	uint8_t ECC_enabled_register = config_reg_read | W25N01GV_SR2_ECC_ENABLE;	 // OR: turn bit on
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	f043 0310 	orr.w	r3, r3, #16
 8000ecc:	73bb      	strb	r3, [r7, #14]

	if (ECC_enabled_register != config_reg_read)
 8000ece:	7bba      	ldrb	r2, [r7, #14]
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d005      	beq.n	8000ee2 <enable_ECC+0x30>
		write_status_register(flash, W25N01GV_SR2_CONFIG_REG_ADR, ECC_enabled_register);
 8000ed6:	7bbb      	ldrb	r3, [r7, #14]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	21b0      	movs	r1, #176	@ 0xb0
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff fdab 	bl	8000a38 <write_status_register>
}
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <enable_buffer_mode>:
 *
 * datasheet pg 18
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void enable_buffer_mode(W25N01GV_Flash *flash) {
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b084      	sub	sp, #16
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
	uint8_t config_reg_read = read_status_register(flash, W25N01GV_SR2_CONFIG_REG_ADR);
 8000ef2:	21b0      	movs	r1, #176	@ 0xb0
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff fd56 	bl	80009a6 <read_status_register>
 8000efa:	4603      	mov	r3, r0
 8000efc:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer_enabled_register = config_reg_read | W25N01GV_SR2_BUFFER_READ_MODE;	// OR: turn bit on
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
 8000f00:	f043 0308 	orr.w	r3, r3, #8
 8000f04:	73bb      	strb	r3, [r7, #14]
	if (buffer_enabled_register != config_reg_read)
 8000f06:	7bba      	ldrb	r2, [r7, #14]
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d005      	beq.n	8000f1a <enable_buffer_mode+0x30>
		write_status_register(flash, W25N01GV_SR2_CONFIG_REG_ADR, buffer_enabled_register);
 8000f0e:	7bbb      	ldrb	r3, [r7, #14]
 8000f10:	461a      	mov	r2, r3
 8000f12:	21b0      	movs	r1, #176	@ 0xb0
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff fd8f 	bl	8000a38 <write_status_register>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <find_write_ptr>:
 * flash->next_free_column can also be 2048).
 * See various comments about flash->write_buffer for explanation.
 *
 * @param flash      <W25N01GV_Flash*>    Struct used to store flash pins and addresses
 */
static void find_write_ptr(W25N01GV_Flash *flash) {
 8000f22:	b580      	push	{r7, lr}
 8000f24:	f6ad 0d28 	subw	sp, sp, #2088	@ 0x828
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8000f2e:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8000f32:	6018      	str	r0, [r3, #0]
	uint8_t read_buffer[2048];

	// First check page 0 for if flash has already been erased.
	// Checking this case first because it's probably pretty common.
	read_bytes_from_page(flash, read_buffer, 2048, 0, 0);
 8000f34:	f107 0108 	add.w	r1, r7, #8
 8000f38:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8000f3c:	f6a3 001c 	subw	r0, r3, #2076	@ 0x81c
 8000f40:	2300      	movs	r3, #0
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2300      	movs	r3, #0
 8000f46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f4a:	6800      	ldr	r0, [r0, #0]
 8000f4c:	f7ff ff71 	bl	8000e32 <read_bytes_from_page>
	uint8_t first_page_empty = 1;
 8000f50:	2301      	movs	r3, #1
 8000f52:	f887 381f 	strb.w	r3, [r7, #2079]	@ 0x81f
	for (uint16_t b = 0; b < 2048; b++) {
 8000f56:	2300      	movs	r3, #0
 8000f58:	f8a7 381c 	strh.w	r3, [r7, #2076]	@ 0x81c
 8000f5c:	e010      	b.n	8000f80 <find_write_ptr+0x5e>
		if (read_buffer[b] != 0xFF) {
 8000f5e:	f8b7 381c 	ldrh.w	r3, [r7, #2076]	@ 0x81c
 8000f62:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8000f66:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8000f6a:	5cd3      	ldrb	r3, [r2, r3]
 8000f6c:	2bff      	cmp	r3, #255	@ 0xff
 8000f6e:	d002      	beq.n	8000f76 <find_write_ptr+0x54>
			first_page_empty = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f887 381f 	strb.w	r3, [r7, #2079]	@ 0x81f
	for (uint16_t b = 0; b < 2048; b++) {
 8000f76:	f8b7 381c 	ldrh.w	r3, [r7, #2076]	@ 0x81c
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	f8a7 381c 	strh.w	r3, [r7, #2076]	@ 0x81c
 8000f80:	f8b7 381c 	ldrh.w	r3, [r7, #2076]	@ 0x81c
 8000f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f88:	d3e9      	bcc.n	8000f5e <find_write_ptr+0x3c>
		}
	}
	if (first_page_empty) {
 8000f8a:	f897 381f 	ldrb.w	r3, [r7, #2079]	@ 0x81f
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d010      	beq.n	8000fb4 <find_write_ptr+0x92>
		flash->current_page = 0;
 8000f92:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8000f96:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
		flash->next_free_column = 0;
 8000fa2:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8000fa6:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2200      	movs	r2, #0
 8000fae:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
		return;
 8000fb2:	e132      	b.n	800121a <find_write_ptr+0x2f8>
	}

	// Binary search on all of flash to find the last page written to.

	// min and max declared as 32bit because W25N01GV_NUM_PAGES > largest uint16_t
	uint32_t min = 0;  // inclusive
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
	uint32_t max = W25N01GV_NUM_PAGES;  // exclusive
 8000fba:	f64f 73c0 	movw	r3, #65472	@ 0xffc0
 8000fbe:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
	uint16_t cur_search_page;

	while (max - min > 1) {  // Keep looping until you narrow range down a single page
 8000fc2:	e046      	b.n	8001052 <find_write_ptr+0x130>
		cur_search_page = min + (max-min) / 2;
 8000fc4:	f8d7 2814 	ldr.w	r2, [r7, #2068]	@ 0x814
 8000fc8:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	085b      	lsrs	r3, r3, #1
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	4413      	add	r3, r2
 8000fda:	f8a7 380a 	strh.w	r3, [r7, #2058]	@ 0x80a

		// Read cur_search_page and check if it's empty
		read_bytes_from_page(flash, read_buffer, 2048, cur_search_page, 0);
 8000fde:	f8b7 380a 	ldrh.w	r3, [r7, #2058]	@ 0x80a
 8000fe2:	f107 0108 	add.w	r1, r7, #8
 8000fe6:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8000fea:	f6a2 001c 	subw	r0, r2, #2076	@ 0x81c
 8000fee:	2200      	movs	r2, #0
 8000ff0:	9200      	str	r2, [sp, #0]
 8000ff2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ff6:	6800      	ldr	r0, [r0, #0]
 8000ff8:	f7ff ff1b 	bl	8000e32 <read_bytes_from_page>
		uint8_t cur_page_empty = 1;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	f887 3813 	strb.w	r3, [r7, #2067]	@ 0x813
		for (uint16_t b = 0; b < 2048; b++) {
 8001002:	2300      	movs	r3, #0
 8001004:	f8a7 3810 	strh.w	r3, [r7, #2064]	@ 0x810
 8001008:	e011      	b.n	800102e <find_write_ptr+0x10c>
			if (read_buffer[b] != 0xFF) {
 800100a:	f8b7 3810 	ldrh.w	r3, [r7, #2064]	@ 0x810
 800100e:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8001012:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001016:	5cd3      	ldrb	r3, [r2, r3]
 8001018:	2bff      	cmp	r3, #255	@ 0xff
 800101a:	d003      	beq.n	8001024 <find_write_ptr+0x102>
				cur_page_empty = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	f887 3813 	strb.w	r3, [r7, #2067]	@ 0x813
				break;
 8001022:	e009      	b.n	8001038 <find_write_ptr+0x116>
		for (uint16_t b = 0; b < 2048; b++) {
 8001024:	f8b7 3810 	ldrh.w	r3, [r7, #2064]	@ 0x810
 8001028:	3301      	adds	r3, #1
 800102a:	f8a7 3810 	strh.w	r3, [r7, #2064]	@ 0x810
 800102e:	f8b7 3810 	ldrh.w	r3, [r7, #2064]	@ 0x810
 8001032:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001036:	d3e8      	bcc.n	800100a <find_write_ptr+0xe8>
			}
		}

		if (cur_page_empty)  // Found an empty page - move to the left sector
 8001038:	f897 3813 	ldrb.w	r3, [r7, #2067]	@ 0x813
 800103c:	2b00      	cmp	r3, #0
 800103e:	d004      	beq.n	800104a <find_write_ptr+0x128>
			max = cur_search_page;
 8001040:	f8b7 380a 	ldrh.w	r3, [r7, #2058]	@ 0x80a
 8001044:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
 8001048:	e003      	b.n	8001052 <find_write_ptr+0x130>
		else  // Found a non-empty page - move to the right sector
			min = cur_search_page;  // Don't completely exclude it from range
 800104a:	f8b7 380a 	ldrh.w	r3, [r7, #2058]	@ 0x80a
 800104e:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
	while (max - min > 1) {  // Keep looping until you narrow range down a single page
 8001052:	f8d7 2814 	ldr.w	r2, [r7, #2068]	@ 0x814
 8001056:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	2b01      	cmp	r3, #1
 800105e:	d8b1      	bhi.n	8000fc4 <find_write_ptr+0xa2>
	}
	// Breaks out of the loop when range is narrowed down to [min, min+1),
	flash->current_page = min;
 8001060:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8001064:	b29a      	uxth	r2, r3
 8001066:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800106a:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210

	// After finding flash->current_page, do a linear search on that page
	// to find flash->next_free_address
	read_bytes_from_page(flash, read_buffer, 2048, flash->current_page, 0);
 8001074:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8001078:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001082:	f107 0108 	add.w	r1, r7, #8
 8001086:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 800108a:	f6a2 001c 	subw	r0, r2, #2076	@ 0x81c
 800108e:	2200      	movs	r2, #0
 8001090:	9200      	str	r2, [sp, #0]
 8001092:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001096:	6800      	ldr	r0, [r0, #0]
 8001098:	f7ff fecb 	bl	8000e32 <read_bytes_from_page>
	// (last byte is non-0xFF) then the write pointer should actually be the
	// first byte of the next page (breaking out of the while loop guaranteed
	// that page min+1 is empty).	If that is the last page in flash, handle
	// accordingly to make get_bytes_remaining() return 0.

	if (read_buffer[2047] != 0xFF) {  // aforementioned edge case
 800109c:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80010a0:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 80010a4:	f893 37ff 	ldrb.w	r3, [r3, #2047]	@ 0x7ff
 80010a8:	2bff      	cmp	r3, #255	@ 0xff
 80010aa:	d02d      	beq.n	8001108 <find_write_ptr+0x1e6>
		if (flash->current_page == W25N01GV_NUM_PAGES-1) {  // no room left in flash
 80010ac:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80010b0:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80010ba:	f64f 72bf 	movw	r2, #65471	@ 0xffbf
 80010be:	4293      	cmp	r3, r2
 80010c0:	d109      	bne.n	80010d6 <find_write_ptr+0x1b4>
			flash->next_free_column = 2048;
 80010c2:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80010c6:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010d0:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
		else {  // go to start of next page
			flash->current_page++;
			flash->next_free_column = 0;
		}

		return;
 80010d4:	e0a1      	b.n	800121a <find_write_ptr+0x2f8>
			flash->current_page++;
 80010d6:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80010da:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80010e4:	3301      	adds	r3, #1
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80010ec:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
			flash->next_free_column = 0;
 80010f6:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80010fa:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2200      	movs	r2, #0
 8001102:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
		return;
 8001106:	e088      	b.n	800121a <find_write_ptr+0x2f8>
	}
	else {  // normal linear search
		// Start at the end and search backwards for the first non-empty byte
		uint8_t page_empty = 1;
 8001108:	2301      	movs	r3, #1
 800110a:	f887 380d 	strb.w	r3, [r7, #2061]	@ 0x80d
		for (int16_t b = 2047; b >= 0; b--) {
 800110e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001112:	f8a7 380e 	strh.w	r3, [r7, #2062]	@ 0x80e
 8001116:	e01e      	b.n	8001156 <find_write_ptr+0x234>
			if (read_buffer[b] != 0xFF) {
 8001118:	f9b7 380e 	ldrsh.w	r3, [r7, #2062]	@ 0x80e
 800111c:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8001120:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001124:	5cd3      	ldrb	r3, [r2, r3]
 8001126:	2bff      	cmp	r3, #255	@ 0xff
 8001128:	d00e      	beq.n	8001148 <find_write_ptr+0x226>
				flash->next_free_column = b+1;
 800112a:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	@ 0x80e
 800112e:	3301      	adds	r3, #1
 8001130:	b29a      	uxth	r2, r3
 8001132:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8001136:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
				page_empty = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	f887 380d 	strb.w	r3, [r7, #2061]	@ 0x80d
				break;
 8001146:	e00a      	b.n	800115e <find_write_ptr+0x23c>
		for (int16_t b = 2047; b >= 0; b--) {
 8001148:	f9b7 380e 	ldrsh.w	r3, [r7, #2062]	@ 0x80e
 800114c:	b29b      	uxth	r3, r3
 800114e:	3b01      	subs	r3, #1
 8001150:	b29b      	uxth	r3, r3
 8001152:	f8a7 380e 	strh.w	r3, [r7, #2062]	@ 0x80e
 8001156:	f9b7 380e 	ldrsh.w	r3, [r7, #2062]	@ 0x80e
 800115a:	2b00      	cmp	r3, #0
 800115c:	dadc      	bge.n	8001118 <find_write_ptr+0x1f6>

	// flash->next_free_column should only ever be at the beginning of one of the sectors on a page.
	// If the user's last byte(s) written are 0xFF, then the previous loop will treat it as empty memory.
	// This if block maintains the 512 byte framing.
	// At this point in the code, flash->current_page is not empty and flash is not completely full.
	if (flash->next_free_column <= 512)
 800115e:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8001162:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 800116c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001170:	d809      	bhi.n	8001186 <find_write_ptr+0x264>
		flash->next_free_column = 512;
 8001172:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8001176:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001180:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
 8001184:	e049      	b.n	800121a <find_write_ptr+0x2f8>
	else if (flash->next_free_column <= 1024)
 8001186:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800118a:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 8001194:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001198:	d809      	bhi.n	80011ae <find_write_ptr+0x28c>
		flash->next_free_column = 1024;
 800119a:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800119e:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011a8:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
 80011ac:	e035      	b.n	800121a <find_write_ptr+0x2f8>
	else if (flash->next_free_column <= 1536)
 80011ae:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80011b2:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 80011bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80011c0:	d809      	bhi.n	80011d6 <find_write_ptr+0x2b4>
		flash->next_free_column = 1536;
 80011c2:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80011c6:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80011d0:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
 80011d4:	e021      	b.n	800121a <find_write_ptr+0x2f8>
	else if (flash->next_free_column < 2048) {  // Increment to next page
 80011d6:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80011da:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 80011e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011e8:	d217      	bcs.n	800121a <find_write_ptr+0x2f8>
		flash->next_free_column = 0;
 80011ea:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80011ee:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2200      	movs	r2, #0
 80011f6:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
		flash->current_page++;
 80011fa:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80011fe:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001208:	3301      	adds	r3, #1
 800120a:	b29a      	uxth	r2, r3
 800120c:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8001210:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	}
}
 800121a:	f507 6702 	add.w	r7, r7, #2080	@ 0x820
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <init_flash>:


/* Public function definitions */

void init_flash(W25N01GV_Flash *flash, SPI_HandleTypeDef *SPI_bus_in,
		GPIO_TypeDef *cs_base_in,	uint16_t cs_pin_in) {
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	60f8      	str	r0, [r7, #12]
 800122a:	60b9      	str	r1, [r7, #8]
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	807b      	strh	r3, [r7, #2]
	flash->SPI_bus = SPI_bus_in;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	flash->cs_base = cs_base_in;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
	flash->cs_pin = cs_pin_in;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	887a      	ldrh	r2, [r7, #2]
 8001244:	f8a3 220c 	strh.w	r2, [r3, #524]	@ 0x20c
	flash->next_page_to_read = 0;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2200      	movs	r2, #0
 800124c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

	flash->last_HAL_status = HAL_OK;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
	flash->last_read_ECC_status = SUCCESS_NO_CORRECTIONS;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
	flash->last_write_failure_status = 0;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2216 	strb.w	r2, [r3, #534]	@ 0x216
	flash->last_erase_failure_status = 0;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2217 	strb.w	r2, [r3, #535]	@ 0x217

	reset_flash(flash);
 8001270:	68f8      	ldr	r0, [r7, #12]
 8001272:	f000 f835 	bl	80012e0 <reset_flash>

	enable_ECC(flash);  // Should be enabled by default, but enable ECC just in case
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff fe1b 	bl	8000eb2 <enable_ECC>
	enable_buffer_mode(flash);  // -IG models start with buffer mode by default, -IT models don't
 800127c:	68f8      	ldr	r0, [r7, #12]
 800127e:	f7ff fe34 	bl	8000eea <enable_buffer_mode>
	// As of the time of writing this, MASA uses the -IG model.

	find_write_ptr(flash);
 8001282:	68f8      	ldr	r0, [r7, #12]
 8001284:	f7ff fe4d 	bl	8000f22 <find_write_ptr>
}
 8001288:	bf00      	nop
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <ping_flash>:

uint8_t ping_flash(W25N01GV_Flash *flash) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af02      	add	r7, sp, #8
 8001296:	6078      	str	r0, [r7, #4]

	uint8_t tx[2] = {W25N01GV_READ_JEDEC_ID, 0};	// Second byte is unused
 8001298:	239f      	movs	r3, #159	@ 0x9f
 800129a:	823b      	strh	r3, [r7, #16]
	uint8_t rx[3];

	spi_transmit_receive(flash, tx, 2, rx, 3);
 800129c:	f107 030c 	add.w	r3, r7, #12
 80012a0:	f107 0110 	add.w	r1, r7, #16
 80012a4:	2203      	movs	r2, #3
 80012a6:	9200      	str	r2, [sp, #0]
 80012a8:	2202      	movs	r2, #2
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff fb3d 	bl	800092a <spi_transmit_receive>
	uint8_t manufacturer_ID = rx[0];
 80012b0:	7b3b      	ldrb	r3, [r7, #12]
 80012b2:	75fb      	strb	r3, [r7, #23]
	uint16_t device_ID = W25N01GV_PACK_2_BYTES_TO_UINT16(rx+1);
 80012b4:	7b7b      	ldrb	r3, [r7, #13]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	7bba      	ldrb	r2, [r7, #14]
 80012bc:	4413      	add	r3, r2
 80012be:	82bb      	strh	r3, [r7, #20]

	if (manufacturer_ID == W25N01GV_MANUFACTURER_ID && device_ID == W25N01GV_DEVICE_ID)
 80012c0:	7dfb      	ldrb	r3, [r7, #23]
 80012c2:	2bef      	cmp	r3, #239	@ 0xef
 80012c4:	d106      	bne.n	80012d4 <ping_flash+0x44>
 80012c6:	8abb      	ldrh	r3, [r7, #20]
 80012c8:	f64a 2221 	movw	r2, #43553	@ 0xaa21
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d101      	bne.n	80012d4 <ping_flash+0x44>
		return 1;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e000      	b.n	80012d6 <ping_flash+0x46>
	else
		return 0;
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <reset_flash>:

uint8_t reset_flash(W25N01GV_Flash *flash) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	// The reset command will corrupt data if given while another
	// operation is taking place, so just return in that case
	if (flash_is_busy(flash))  // TODO: replace with wait_for_operation? idk honestly
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff fb75 	bl	80009d8 <flash_is_busy>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <reset_flash+0x18>
		return 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	e00d      	b.n	8001314 <reset_flash+0x34>

	// Otherwise send the reset command
	uint8_t tx[1] = { W25N01GV_DEVICE_RESET };
 80012f8:	23ff      	movs	r3, #255	@ 0xff
 80012fa:	733b      	strb	r3, [r7, #12]
	spi_transmit(flash, tx, 1);
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	2201      	movs	r2, #1
 8001302:	4619      	mov	r1, r3
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fae0 	bl	80008ca <spi_transmit>

	// Wait for it to reset
	wait_for_operation(flash, W25N01GV_RESET_MAX_TIME_US * 1000);
 800130a:	4904      	ldr	r1, [pc, #16]	@ (800131c <reset_flash+0x3c>)
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fb75 	bl	80009fc <wait_for_operation>

	return 1;
 8001312:	2301      	movs	r3, #1
}
 8001314:	4618      	mov	r0, r3
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	0007a120 	.word	0x0007a120

08001320 <write_to_flash_contiguous>:
 * data can fit in flash's remaining space.
 * flash->write_buffer is not full == flash->write_buffer_size < W25N01GV_SECTOR_SIZE.
 * Flash is unlocked.
 *
 */
static uint16_t write_to_flash_contiguous(W25N01GV_Flash *flash, uint8_t *data, uint32_t num_bytes) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af02      	add	r7, sp, #8
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
	if (num_bytes % 512 != 0) {
		asm("nop");
	}
	*/

	uint32_t write_counter = 0;  // Track how many bytes have been written so far
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
	uint16_t write_failures = 0;  // Track write errors
 8001330:	2300      	movs	r3, #0
 8001332:	827b      	strh	r3, [r7, #18]

	while (write_counter < num_bytes) {
 8001334:	e05a      	b.n	80013ec <write_to_flash_contiguous+0xcc>

		// If there's not enough space on the page, only write as much as will fit
		uint16_t num_bytes_to_write_on_page = num_bytes - write_counter;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	b29a      	uxth	r2, r3
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	b29b      	uxth	r3, r3
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	823b      	strh	r3, [r7, #16]
		if (num_bytes_to_write_on_page > W25N01GV_BYTES_PER_PAGE - flash->next_free_column)
 8001342:	8a3a      	ldrh	r2, [r7, #16]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 800134a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800134e:	429a      	cmp	r2, r3
 8001350:	dd05      	ble.n	800135e <write_to_flash_contiguous+0x3e>
			num_bytes_to_write_on_page = W25N01GV_BYTES_PER_PAGE - flash->next_free_column;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 8001358:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800135c:	823b      	strh	r3, [r7, #16]

		// Write the array (or a part of it if it's too long for one page) to flash
		write_bytes_to_page(flash, data + write_counter, num_bytes_to_write_on_page,
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	18d1      	adds	r1, r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f8b3 0210 	ldrh.w	r0, [r3, #528]	@ 0x210
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 8001370:	8a3a      	ldrh	r2, [r7, #16]
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	4603      	mov	r3, r0
 8001376:	68f8      	ldr	r0, [r7, #12]
 8001378:	f7ff fd78 	bl	8000e6c <write_bytes_to_page>
				flash->current_page, flash->next_free_column);

		// Check if the page was written to correctly
		if (flash->last_write_failure_status)
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f893 3216 	ldrb.w	r3, [r3, #534]	@ 0x216
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <write_to_flash_contiguous+0x6c>
			write_failures++;
 8001386:	8a7b      	ldrh	r3, [r7, #18]
 8001388:	3301      	adds	r3, #1
 800138a:	827b      	strh	r3, [r7, #18]

		write_counter += num_bytes_to_write_on_page;
 800138c:	8a3b      	ldrh	r3, [r7, #16]
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	4413      	add	r3, r2
 8001392:	617b      	str	r3, [r7, #20]

		// If there's room left over at the end of the page,
		// increment the column counter and leave the page counter the same
		if (flash->next_free_column + num_bytes_to_write_on_page < W25N01GV_BYTES_PER_PAGE)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f8b3 3212 	ldrh.w	r3, [r3, #530]	@ 0x212
 800139a:	461a      	mov	r2, r3
 800139c:	8a3b      	ldrh	r3, [r7, #16]
 800139e:	4413      	add	r3, r2
 80013a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80013a4:	da09      	bge.n	80013ba <write_to_flash_contiguous+0x9a>
			flash->next_free_column += num_bytes_to_write_on_page;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f8b3 2212 	ldrh.w	r2, [r3, #530]	@ 0x212
 80013ac:	8a3b      	ldrh	r3, [r7, #16]
 80013ae:	4413      	add	r3, r2
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
 80013b8:	e018      	b.n	80013ec <write_to_flash_contiguous+0xcc>

		// If it fills the current page and runs out of pages, set the column counter over
		// the limit so it can't write again (will make get_bytes_remaining() return 0)
		else if (flash->current_page == W25N01GV_NUM_PAGES-1)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80013c0:	f64f 72bf 	movw	r2, #65471	@ 0xffbf
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d105      	bne.n	80013d4 <write_to_flash_contiguous+0xb4>
			flash->next_free_column = W25N01GV_BYTES_PER_PAGE;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013ce:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
 80013d2:	e00b      	b.n	80013ec <write_to_flash_contiguous+0xcc>

		// Otherwise if there's more pages left, bring the address counter to the next page
		// and reset the column counter
		else {
			flash->next_free_column = 0;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2200      	movs	r2, #0
 80013d8:	f8a3 2212 	strh.w	r2, [r3, #530]	@ 0x212
			flash->current_page++;  // This function can assume it won't run out of pages
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80013e2:	3301      	adds	r3, #1
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	while (write_counter < num_bytes) {
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d3a0      	bcc.n	8001336 <write_to_flash_contiguous+0x16>
			|| flash->next_free_column == 2048)) {
		asm("nop");
	}
	*/

	return write_failures;
 80013f4:	8a7b      	ldrh	r3, [r7, #18]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <write_to_flash>:

uint16_t write_to_flash(W25N01GV_Flash *flash, uint8_t *data, uint32_t num_bytes) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	@ 0x30
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]

	// If there's not enough space, truncate the data
	uint32_t bytes_remaining = get_bytes_remaining(flash);
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f000 f923 	bl	8001658 <get_bytes_remaining>
 8001412:	6238      	str	r0, [r7, #32]
	if (num_bytes > bytes_remaining)
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	429a      	cmp	r2, r3
 800141a:	d901      	bls.n	8001420 <write_to_flash+0x20>
		num_bytes = bytes_remaining;
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	607b      	str	r3, [r7, #4]

	uint16_t write_failures = 0;  // Track write failures
 8001420:	2300      	movs	r3, #0
 8001422:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	// Copy the front end into the write_buffer
	uint8_t buffer_full = 0;  // Used to decide whether or not to write buffer contents to flash
 8001424:	2300      	movs	r3, #0
 8001426:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

	// If write_buffer is not empty and data fills it completely
	if (flash->write_buffer_size > 0 && flash->write_buffer_size + num_bytes >= W25N01GV_SECTOR_SIZE) {
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 8001430:	2b00      	cmp	r3, #0
 8001432:	d035      	beq.n	80014a0 <write_to_flash+0xa0>
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 800143a:	461a      	mov	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4413      	add	r3, r2
 8001440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001444:	d32c      	bcc.n	80014a0 <write_to_flash+0xa0>
		// Copy data into write_buffer until it's full,
		uint16_t num_bytes_to_copy = W25N01GV_SECTOR_SIZE - flash->write_buffer_size;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 800144c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8001450:	83fb      	strh	r3, [r7, #30]
		for (uint16_t i = 0; i < num_bytes_to_copy; ++i) {
 8001452:	2300      	movs	r3, #0
 8001454:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001456:	e00e      	b.n	8001476 <write_to_flash+0x76>
			flash->write_buffer[flash->write_buffer_size + i] = data[i];
 8001458:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	441a      	add	r2, r3
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 8001464:	4619      	mov	r1, r3
 8001466:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001468:	440b      	add	r3, r1
 800146a:	7811      	ldrb	r1, [r2, #0]
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	54d1      	strb	r1, [r2, r3]
		for (uint16_t i = 0; i < num_bytes_to_copy; ++i) {
 8001470:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001472:	3301      	adds	r3, #1
 8001474:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001476:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001478:	8bfb      	ldrh	r3, [r7, #30]
 800147a:	429a      	cmp	r2, r3
 800147c:	d3ec      	bcc.n	8001458 <write_to_flash+0x58>
		}
		flash->write_buffer_size = W25N01GV_SECTOR_SIZE;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001484:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e
		buffer_full = 1;
 8001488:	2301      	movs	r3, #1
 800148a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		// Adjust data and num_bytes to reflect the front end being chopped off
		data += num_bytes_to_copy;
 800148e:	8bfb      	ldrh	r3, [r7, #30]
 8001490:	68ba      	ldr	r2, [r7, #8]
 8001492:	4413      	add	r3, r2
 8001494:	60bb      	str	r3, [r7, #8]
		num_bytes -= num_bytes_to_copy;
 8001496:	8bfb      	ldrh	r3, [r7, #30]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	607b      	str	r3, [r7, #4]
	if (flash->write_buffer_size > 0 && flash->write_buffer_size + num_bytes >= W25N01GV_SECTOR_SIZE) {
 800149e:	e02a      	b.n	80014f6 <write_to_flash+0xf6>
	}
	// If data doesn't fill write_buffer completely
	else if (flash->write_buffer_size + num_bytes < W25N01GV_SECTOR_SIZE) {
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 80014a6:	461a      	mov	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014b0:	d221      	bcs.n	80014f6 <write_to_flash+0xf6>
		// Copy all data into write_buffer and return
		for (uint16_t i = 0; i < num_bytes; ++i) {
 80014b2:	2300      	movs	r3, #0
 80014b4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80014b6:	e00e      	b.n	80014d6 <write_to_flash+0xd6>
			flash->write_buffer[flash->write_buffer_size + i] = data[i];
 80014b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 80014c4:	4619      	mov	r1, r3
 80014c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80014c8:	440b      	add	r3, r1
 80014ca:	7811      	ldrb	r1, [r2, #0]
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	54d1      	strb	r1, [r2, r3]
		for (uint16_t i = 0; i < num_bytes; ++i) {
 80014d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80014d2:	3301      	adds	r3, #1
 80014d4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80014d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d8ec      	bhi.n	80014b8 <write_to_flash+0xb8>
		}
		flash->write_buffer_size += num_bytes;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f8b3 220e 	ldrh.w	r2, [r3, #526]	@ 0x20e
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	4413      	add	r3, r2
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e

		return 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	e049      	b.n	800158a <write_to_flash+0x18a>

	// At this point, data and num_bytes should be adjusted so it starts at a multiple address.
	// Use integer division to find out where the last unit is.
	// If there are less than W25N01GV_SECTOR_SIZE, then end_size == num_bytes and end_arr == data,
	// so anything in data that doesn't get written in this function will get stored in write_buffer
	uint32_t new_data_size = (num_bytes / W25N01GV_SECTOR_SIZE) * W25N01GV_SECTOR_SIZE;
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	4b26      	ldr	r3, [pc, #152]	@ (8001594 <write_to_flash+0x194>)
 80014fa:	4013      	ands	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
	uint16_t end_size = num_bytes % W25N01GV_SECTOR_SIZE;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	b29b      	uxth	r3, r3
 8001502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001506:	82fb      	strh	r3, [r7, #22]
	uint8_t* end_arr = data + new_data_size;
 8001508:	68ba      	ldr	r2, [r7, #8]
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	4413      	add	r3, r2
 800150e:	613b      	str	r3, [r7, #16]

	unlock_flash(flash);
 8001510:	68f8      	ldr	r0, [r7, #12]
 8001512:	f7ff fad4 	bl	8000abe <unlock_flash>

	// If the buffer got filled, write the buffer to flash using write_to_flash_contiguous()
	if (buffer_full) {
 8001516:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00f      	beq.n	800153e <write_to_flash+0x13e>
		write_failures += write_to_flash_contiguous(flash, flash->write_buffer, W25N01GV_SECTOR_SIZE);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001524:	4619      	mov	r1, r3
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f7ff fefa 	bl	8001320 <write_to_flash_contiguous>
 800152c:	4603      	mov	r3, r0
 800152e:	461a      	mov	r2, r3
 8001530:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001532:	4413      	add	r3, r2
 8001534:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		flash->write_buffer_size = 0;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2200      	movs	r2, #0
 800153a:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e
	}

	// Write the processed array into flash using write_to_flash_contiguous()
	if (new_data_size > 0) {
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d009      	beq.n	8001558 <write_to_flash+0x158>
		write_failures += write_to_flash_contiguous(flash, data, new_data_size);
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	68b9      	ldr	r1, [r7, #8]
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f7ff fee9 	bl	8001320 <write_to_flash_contiguous>
 800154e:	4603      	mov	r3, r0
 8001550:	461a      	mov	r2, r3
 8001552:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001554:	4413      	add	r3, r2
 8001556:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	}

	lock_flash(flash);
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f7ff fac8 	bl	8000aee <lock_flash>

	// Copy the remaining data, if any, into write_buffer
	for (uint16_t i = 0; i < end_size; ++i) {
 800155e:	2300      	movs	r3, #0
 8001560:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001562:	e009      	b.n	8001578 <write_to_flash+0x178>
		flash->write_buffer[i] = end_arr[i];
 8001564:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	441a      	add	r2, r3
 800156a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800156c:	7811      	ldrb	r1, [r2, #0]
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i = 0; i < end_size; ++i) {
 8001572:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001574:	3301      	adds	r3, #1
 8001576:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001578:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800157a:	8afb      	ldrh	r3, [r7, #22]
 800157c:	429a      	cmp	r2, r3
 800157e:	d3f1      	bcc.n	8001564 <write_to_flash+0x164>
	}
	flash->write_buffer_size = end_size;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	8afa      	ldrh	r2, [r7, #22]
 8001584:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e

	return write_failures;
 8001588:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e

}
 800158a:	4618      	mov	r0, r3
 800158c:	3730      	adds	r7, #48	@ 0x30
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	fffffe00 	.word	0xfffffe00

08001598 <reset_flash_read_pointer>:
	lock_flash(flash);

	return write_failures;
}

void reset_flash_read_pointer(W25N01GV_Flash *flash) {
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
	flash->next_page_to_read = 0;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <read_next_2KB_from_flash>:

void read_next_2KB_from_flash(W25N01GV_Flash *flash, uint8_t *buffer) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af02      	add	r7, sp, #8
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	read_bytes_from_page(flash, buffer,	W25N01GV_BYTES_PER_PAGE, flash->next_page_to_read, 0);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	2200      	movs	r2, #0
 80015c8:	9200      	str	r2, [sp, #0]
 80015ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015ce:	6839      	ldr	r1, [r7, #0]
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff fc2e 	bl	8000e32 <read_bytes_from_page>
	flash->next_page_to_read++;  // Increment the page read counter
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015dc:	1c5a      	adds	r2, r3, #1
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

	get_ECC_status(flash);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff fbb5 	bl	8000d54 <get_ECC_status>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <erase_flash>:

uint16_t erase_flash(W25N01GV_Flash *flash) {
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
	uint16_t erase_failures = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	81fb      	strh	r3, [r7, #14]

	unlock_flash(flash);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff fa5d 	bl	8000abe <unlock_flash>

	// Loop through every block to erase them one by one
	// Ignore the last block, which is reserved for pseudo-eeprom functionality
	for (uint16_t block_count = 0; block_count < W25N01GV_NUM_BLOCKS-1; block_count++) {
 8001604:	2300      	movs	r3, #0
 8001606:	81bb      	strh	r3, [r7, #12]
 8001608:	e011      	b.n	800162e <erase_flash+0x3c>
		erase_block(flash, block_count * W25N01GV_PAGES_PER_BLOCK);  // Address of first page in each block
 800160a:	89bb      	ldrh	r3, [r7, #12]
 800160c:	019b      	lsls	r3, r3, #6
 800160e:	b29b      	uxth	r3, r3
 8001610:	4619      	mov	r1, r3
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff fb6e 	bl	8000cf4 <erase_block>

		// Check if the erase failed
		if (flash->last_erase_failure_status)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 3217 	ldrb.w	r3, [r3, #535]	@ 0x217
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <erase_flash+0x36>
			erase_failures++;
 8001622:	89fb      	ldrh	r3, [r7, #14]
 8001624:	3301      	adds	r3, #1
 8001626:	81fb      	strh	r3, [r7, #14]
	for (uint16_t block_count = 0; block_count < W25N01GV_NUM_BLOCKS-1; block_count++) {
 8001628:	89bb      	ldrh	r3, [r7, #12]
 800162a:	3301      	adds	r3, #1
 800162c:	81bb      	strh	r3, [r7, #12]
 800162e:	89bb      	ldrh	r3, [r7, #12]
 8001630:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 8001634:	4293      	cmp	r3, r2
 8001636:	d9e8      	bls.n	800160a <erase_flash+0x18>
	}

	lock_flash(flash);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fa58 	bl	8000aee <lock_flash>

	// Reset the address pointer after erasing
	find_write_ptr(flash);  // Don't manually set addr pointers to ensure it actually erases
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fc6f 	bl	8000f22 <find_write_ptr>
	flash->write_buffer_size = 0;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f8a3 220e 	strh.w	r2, [r3, #526]	@ 0x20e

	return erase_failures;
 800164c:	89fb      	ldrh	r3, [r7, #14]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <get_bytes_remaining>:

uint32_t get_bytes_remaining(W25N01GV_Flash *flash) {
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	return ((W25N01GV_NUM_BLOCKS-1) * W25N01GV_PAGES_PER_BLOCK * W25N01GV_BYTES_PER_PAGE)
			- (flash->current_page * W25N01GV_BYTES_PER_PAGE + flash->next_free_column)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001666:	02db      	lsls	r3, r3, #11
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	f8b2 2212 	ldrh.w	r2, [r2, #530]	@ 0x212
 800166e:	441a      	add	r2, r3
 8001670:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <get_bytes_remaining+0x30>)
 8001672:	1a9b      	subs	r3, r3, r2
			- flash->write_buffer_size;
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	f8b2 220e 	ldrh.w	r2, [r2, #526]	@ 0x20e
 800167a:	1a9b      	subs	r3, r3, r2

	// write_buffer hasn't been written to flash yet, but its size needs to be counted
	// to get an accurate count for the user.
}
 800167c:	4618      	mov	r0, r3
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	07fe0000 	.word	0x07fe0000

0800168c <add_test_delimiter>:
	}

	return num_bad_blocks;
}

void add_test_delimiter(W25N01GV_Flash *flash) {
 800168c:	b580      	push	{r7, lr}
 800168e:	f6ad 0d08 	subw	sp, sp, #2056	@ 0x808
 8001692:	af00      	add	r7, sp, #0
 8001694:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 8001698:	f6a3 0304 	subw	r3, r3, #2052	@ 0x804
 800169c:	6018      	str	r0, [r3, #0]
	// This is kind of dumb but it works
	uint8_t delimiter_arr[W25N01GV_BYTES_PER_PAGE] = { 0 };
 800169e:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 80016a2:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	3304      	adds	r3, #4
 80016ac:	f240 72fc 	movw	r2, #2044	@ 0x7fc
 80016b0:	2100      	movs	r1, #0
 80016b2:	4618      	mov	r0, r3
 80016b4:	f009 ff50 	bl	800b558 <memset>

	// Fill an entire page worth of bytes with 0's
	write_to_flash(flash, delimiter_arr, W25N01GV_BYTES_PER_PAGE);
 80016b8:	f107 0108 	add.w	r1, r7, #8
 80016bc:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 80016c0:	f6a3 0304 	subw	r3, r3, #2052	@ 0x804
 80016c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016c8:	6818      	ldr	r0, [r3, #0]
 80016ca:	f7ff fe99 	bl	8001400 <write_to_flash>
}
 80016ce:	bf00      	nop
 80016d0:	f607 0708 	addw	r7, r7, #2056	@ 0x808
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80016dc:	f000 fb48 	bl	8001d70 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e0:	f000 fe16 	bl	8002310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e4:	f000 f81c 	bl	8001720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e8:	f000 f96c 	bl	80019c4 <MX_GPIO_Init>
  MX_I2C2_Init();
 80016ec:	f000 f888 	bl	8001800 <MX_I2C2_Init>
  MX_SPI3_Init();
 80016f0:	f000 f8c6 	bl	8001880 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 80016f4:	f000 f91a 	bl	800192c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80016f8:	f007 f94e 	bl	8008998 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80016fc:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <main+0x3c>)
 80016fe:	2100      	movs	r1, #0
 8001700:	4805      	ldr	r0, [pc, #20]	@ (8001718 <main+0x40>)
 8001702:	f007 f993 	bl	8008a2c <osThreadNew>
 8001706:	4603      	mov	r3, r0
 8001708:	4a04      	ldr	r2, [pc, #16]	@ (800171c <main+0x44>)
 800170a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800170c:	f007 f968 	bl	80089e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <main+0x38>
 8001714:	0800b770 	.word	0x0800b770
 8001718:	08001ac9 	.word	0x08001ac9
 800171c:	240001f0 	.word	0x240001f0

08001720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b09c      	sub	sp, #112	@ 0x70
 8001724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172a:	224c      	movs	r2, #76	@ 0x4c
 800172c:	2100      	movs	r1, #0
 800172e:	4618      	mov	r0, r3
 8001730:	f009 ff12 	bl	800b558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	2220      	movs	r2, #32
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f009 ff0c 	bl	800b558 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001740:	2002      	movs	r0, #2
 8001742:	f001 ff7f 	bl	8003644 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001746:	2300      	movs	r3, #0
 8001748:	603b      	str	r3, [r7, #0]
 800174a:	4b2c      	ldr	r3, [pc, #176]	@ (80017fc <SystemClock_Config+0xdc>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001752:	4a2a      	ldr	r2, [pc, #168]	@ (80017fc <SystemClock_Config+0xdc>)
 8001754:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001758:	6193      	str	r3, [r2, #24]
 800175a:	4b28      	ldr	r3, [pc, #160]	@ (80017fc <SystemClock_Config+0xdc>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001766:	bf00      	nop
 8001768:	4b24      	ldr	r3, [pc, #144]	@ (80017fc <SystemClock_Config+0xdc>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001774:	d1f8      	bne.n	8001768 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001776:	2302      	movs	r3, #2
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800177a:	2301      	movs	r3, #1
 800177c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800177e:	2340      	movs	r3, #64	@ 0x40
 8001780:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001782:	2302      	movs	r3, #2
 8001784:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001786:	2300      	movs	r3, #0
 8001788:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800178a:	2304      	movs	r3, #4
 800178c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800178e:	230c      	movs	r3, #12
 8001790:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 3;
 8001792:	2303      	movs	r3, #3
 8001794:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001796:	2303      	movs	r3, #3
 8001798:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800179a:	2302      	movs	r3, #2
 800179c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800179e:	230c      	movs	r3, #12
 80017a0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ae:	4618      	mov	r0, r3
 80017b0:	f001 ff82 	bl	80036b8 <HAL_RCC_OscConfig>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80017ba:	f000 fb17 	bl	8001dec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017be:	233f      	movs	r3, #63	@ 0x3f
 80017c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c2:	2303      	movs	r3, #3
 80017c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80017ce:	2340      	movs	r3, #64	@ 0x40
 80017d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80017d2:	2340      	movs	r3, #64	@ 0x40
 80017d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80017d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80017dc:	2340      	movs	r3, #64	@ 0x40
 80017de:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	2101      	movs	r1, #1
 80017e4:	4618      	mov	r0, r3
 80017e6:	f002 fb41 	bl	8003e6c <HAL_RCC_ClockConfig>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80017f0:	f000 fafc 	bl	8001dec <Error_Handler>
  }
}
 80017f4:	bf00      	nop
 80017f6:	3770      	adds	r7, #112	@ 0x70
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	58024800 	.word	0x58024800

08001800 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001804:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001806:	4a1c      	ldr	r2, [pc, #112]	@ (8001878 <MX_I2C2_Init+0x78>)
 8001808:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 800180a:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <MX_I2C2_Init+0x74>)
 800180c:	4a1b      	ldr	r2, [pc, #108]	@ (800187c <MX_I2C2_Init+0x7c>)
 800180e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001810:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001816:	4b17      	ldr	r3, [pc, #92]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001818:	2201      	movs	r2, #1
 800181a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800181c:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <MX_I2C2_Init+0x74>)
 800181e:	2200      	movs	r2, #0
 8001820:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001822:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001824:	2200      	movs	r2, #0
 8001826:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <MX_I2C2_Init+0x74>)
 800182a:	2200      	movs	r2, #0
 800182c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800182e:	4b11      	ldr	r3, [pc, #68]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001830:	2200      	movs	r2, #0
 8001832:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800183a:	480e      	ldr	r0, [pc, #56]	@ (8001874 <MX_I2C2_Init+0x74>)
 800183c:	f001 f91a 	bl	8002a74 <HAL_I2C_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001846:	f000 fad1 	bl	8001dec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800184a:	2100      	movs	r1, #0
 800184c:	4809      	ldr	r0, [pc, #36]	@ (8001874 <MX_I2C2_Init+0x74>)
 800184e:	f001 fe61 	bl	8003514 <HAL_I2CEx_ConfigAnalogFilter>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001858:	f000 fac8 	bl	8001dec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800185c:	2100      	movs	r1, #0
 800185e:	4805      	ldr	r0, [pc, #20]	@ (8001874 <MX_I2C2_Init+0x74>)
 8001860:	f001 fea3 	bl	80035aa <HAL_I2CEx_ConfigDigitalFilter>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800186a:	f000 fabf 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	24000080 	.word	0x24000080
 8001878:	40005800 	.word	0x40005800
 800187c:	00707cbb 	.word	0x00707cbb

08001880 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001884:	4b27      	ldr	r3, [pc, #156]	@ (8001924 <MX_SPI3_Init+0xa4>)
 8001886:	4a28      	ldr	r2, [pc, #160]	@ (8001928 <MX_SPI3_Init+0xa8>)
 8001888:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800188a:	4b26      	ldr	r3, [pc, #152]	@ (8001924 <MX_SPI3_Init+0xa4>)
 800188c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001890:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001892:	4b24      	ldr	r3, [pc, #144]	@ (8001924 <MX_SPI3_Init+0xa4>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <MX_SPI3_Init+0xa4>)
 800189a:	2207      	movs	r2, #7
 800189c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800189e:	4b21      	ldr	r3, [pc, #132]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80018aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018ac:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80018b0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80018b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018b4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80018b8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018bc:	2200      	movs	r2, #0
 80018be:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018c0:	4b18      	ldr	r3, [pc, #96]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018c6:	4b17      	ldr	r3, [pc, #92]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80018cc:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018d2:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018d8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018da:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018dc:	2200      	movs	r2, #0
 80018de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018e0:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <MX_SPI3_Init+0xa4>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018fe:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <MX_SPI3_Init+0xa4>)
 8001900:	2200      	movs	r2, #0
 8001902:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001904:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <MX_SPI3_Init+0xa4>)
 8001906:	2200      	movs	r2, #0
 8001908:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800190a:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <MX_SPI3_Init+0xa4>)
 800190c:	2200      	movs	r2, #0
 800190e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <MX_SPI3_Init+0xa4>)
 8001912:	f004 fc3b 	bl	800618c <HAL_SPI_Init>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 800191c:	f000 fa66 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	240000d4 	.word	0x240000d4
 8001928:	40003c00 	.word	0x40003c00

0800192c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001930:	4b22      	ldr	r3, [pc, #136]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001932:	4a23      	ldr	r2, [pc, #140]	@ (80019c0 <MX_USART3_UART_Init+0x94>)
 8001934:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001936:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001938:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800193c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800193e:	4b1f      	ldr	r3, [pc, #124]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001944:	4b1d      	ldr	r3, [pc, #116]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001946:	2200      	movs	r2, #0
 8001948:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800194a:	4b1c      	ldr	r3, [pc, #112]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001950:	4b1a      	ldr	r3, [pc, #104]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001952:	220c      	movs	r2, #12
 8001954:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001956:	4b19      	ldr	r3, [pc, #100]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800195c:	4b17      	ldr	r3, [pc, #92]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 800195e:	2200      	movs	r2, #0
 8001960:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001964:	2200      	movs	r2, #0
 8001966:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001968:	4b14      	ldr	r3, [pc, #80]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 800196a:	2200      	movs	r2, #0
 800196c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800196e:	4b13      	ldr	r3, [pc, #76]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001970:	2200      	movs	r2, #0
 8001972:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001974:	4811      	ldr	r0, [pc, #68]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001976:	f005 fd5d 	bl	8007434 <HAL_UART_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001980:	f000 fa34 	bl	8001dec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001984:	2100      	movs	r1, #0
 8001986:	480d      	ldr	r0, [pc, #52]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 8001988:	f006 fef7 	bl	800877a <HAL_UARTEx_SetTxFifoThreshold>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001992:	f000 fa2b 	bl	8001dec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001996:	2100      	movs	r1, #0
 8001998:	4808      	ldr	r0, [pc, #32]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 800199a:	f006 ff2c 	bl	80087f6 <HAL_UARTEx_SetRxFifoThreshold>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80019a4:	f000 fa22 	bl	8001dec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80019a8:	4804      	ldr	r0, [pc, #16]	@ (80019bc <MX_USART3_UART_Init+0x90>)
 80019aa:	f006 fead 	bl	8008708 <HAL_UARTEx_DisableFifoMode>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80019b4:	f000 fa1a 	bl	8001dec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	2400015c 	.word	0x2400015c
 80019c0:	40004800 	.word	0x40004800

080019c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	@ 0x28
 80019c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	60da      	str	r2, [r3, #12]
 80019d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019da:	4b2f      	ldr	r3, [pc, #188]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 80019dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019e0:	4a2d      	ldr	r2, [pc, #180]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 80019e2:	f043 0320 	orr.w	r3, r3, #32
 80019e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 80019ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019f0:	f003 0320 	and.w	r3, r3, #32
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019f8:	4b27      	ldr	r3, [pc, #156]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 80019fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019fe:	4a26      	ldr	r2, [pc, #152]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a00:	f043 0308 	orr.w	r3, r3, #8
 8001a04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a08:	4b23      	ldr	r3, [pc, #140]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a0e:	f003 0308 	and.w	r3, r3, #8
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a16:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a26:	4b1c      	ldr	r3, [pc, #112]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a34:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a3a:	4a17      	ldr	r2, [pc, #92]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a44:	4b14      	ldr	r3, [pc, #80]	@ (8001a98 <MX_GPIO_Init+0xd4>)
 8001a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a4a:	f003 0304 	and.w	r3, r3, #4
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2104      	movs	r1, #4
 8001a56:	4811      	ldr	r0, [pc, #68]	@ (8001a9c <MX_GPIO_Init+0xd8>)
 8001a58:	f000 fff2 	bl	8002a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PG2 PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a5c:	230c      	movs	r3, #12
 8001a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	480c      	ldr	r0, [pc, #48]	@ (8001aa0 <MX_GPIO_Init+0xdc>)
 8001a70:	f000 fe26 	bl	80026c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a74:	2304      	movs	r3, #4
 8001a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4804      	ldr	r0, [pc, #16]	@ (8001a9c <MX_GPIO_Init+0xd8>)
 8001a8c:	f000 fe18 	bl	80026c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	@ 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	58024400 	.word	0x58024400
 8001a9c:	58020c00 	.word	0x58020c00
 8001aa0:	58021800 	.word	0x58021800

08001aa4 <getTimestamp>:
        float accel[3];
        float gyro[3];
    } values;
};

uint64_t getTimestamp(void) {
 8001aa4:	b5b0      	push	{r4, r5, r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
	uint32_t timestamp = HAL_GetTick();
 8001aaa:	f000 fc81 	bl	80023b0 <HAL_GetTick>
 8001aae:	6078      	str	r0, [r7, #4]
	return (uint64_t)timestamp;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	461c      	mov	r4, r3
 8001ab6:	4615      	mov	r5, r2
 8001ab8:	4622      	mov	r2, r4
 8001aba:	462b      	mov	r3, r5
}
 8001abc:	4610      	mov	r0, r2
 8001abe:	4619      	mov	r1, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001ac8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	f5ad 5d92 	sub.w	sp, sp, #4672	@ 0x1240
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001ad4:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001ad8:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 100; //Milliseconds
 8001ada:	2364      	movs	r3, #100	@ 0x64
 8001adc:	f241 223c 	movw	r2, #4668	@ 0x123c
 8001ae0:	443a      	add	r2, r7
 8001ae2:	6013      	str	r3, [r2, #0]
  xLastWakeTime = xTaskGetTickCount();
 8001ae4:	f008 f970 	bl	8009dc8 <xTaskGetTickCount>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	f241 2234 	movw	r2, #4660	@ 0x1234
 8001aee:	443a      	add	r2, r7
 8001af0:	6013      	str	r3, [r2, #0]
//  float pres = 0.0;
//  float temp = 0.0;
  #define block_offset (uint16_t)100*40
  Accel accel = {0};
 8001af2:	f241 2328 	movw	r3, #4648	@ 0x1228
 8001af6:	443b      	add	r3, r7
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
  AngRate gyro = {0};
 8001b00:	f241 231c 	movw	r3, #4636	@ 0x121c
 8001b04:	443b      	add	r3, r7
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]

  IMU IMU1 = {0};
 8001b0e:	f241 13fc 	movw	r3, #4604	@ 0x11fc
 8001b12:	443b      	add	r3, r7
 8001b14:	2220      	movs	r2, #32
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f009 fd1d 	bl	800b558 <memset>
  IMU1.hi2c = &hi2c2;
 8001b1e:	4b8d      	ldr	r3, [pc, #564]	@ (8001d54 <StartDefaultTask+0x28c>)
 8001b20:	f241 12fc 	movw	r2, #4604	@ 0x11fc
 8001b24:	443a      	add	r2, r7
 8001b26:	6013      	str	r3, [r2, #0]
  IMU1.I2C_TIMEOUT = 1000;
 8001b28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2c:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001b30:	8013      	strh	r3, [r2, #0]
  IMU1.G_x_offset = 0;
 8001b32:	f04f 0300 	mov.w	r3, #0
 8001b36:	f241 2210 	movw	r2, #4624	@ 0x1210
 8001b3a:	443a      	add	r2, r7
 8001b3c:	6013      	str	r3, [r2, #0]
  IMU1.G_y_offset = 0;
 8001b3e:	f04f 0300 	mov.w	r3, #0
 8001b42:	f241 2214 	movw	r2, #4628	@ 0x1214
 8001b46:	443a      	add	r2, r7
 8001b48:	6013      	str	r3, [r2, #0]
  IMU1.G_z_offset = 0;
 8001b4a:	f04f 0300 	mov.w	r3, #0
 8001b4e:	f241 2218 	movw	r2, #4632	@ 0x1218
 8001b52:	443a      	add	r2, r7
 8001b54:	6013      	str	r3, [r2, #0]
  IMU1.XL_x_offset = 0;
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	f241 2204 	movw	r2, #4612	@ 0x1204
 8001b5e:	443a      	add	r2, r7
 8001b60:	6013      	str	r3, [r2, #0]
  IMU1.XL_y_offset = 0;
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	f241 2208 	movw	r2, #4616	@ 0x1208
 8001b6a:	443a      	add	r2, r7
 8001b6c:	6013      	str	r3, [r2, #0]
  IMU1.XL_z_offset = 0;
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	f241 220c 	movw	r2, #4620	@ 0x120c
 8001b76:	443a      	add	r2, r7
 8001b78:	6013      	str	r3, [r2, #0]
//  BAR1.alt_offset = 0;

  union Data data;

  W25N01GV_Flash flash;
  init_flash(&flash, &hspi3, GPIOD, GPIO_PIN_2);
 8001b7a:	f607 70b8 	addw	r0, r7, #4024	@ 0xfb8
 8001b7e:	2304      	movs	r3, #4
 8001b80:	4a75      	ldr	r2, [pc, #468]	@ (8001d58 <StartDefaultTask+0x290>)
 8001b82:	4976      	ldr	r1, [pc, #472]	@ (8001d5c <StartDefaultTask+0x294>)
 8001b84:	f7ff fb4d 	bl	8001222 <init_flash>

  if (IMU_init(&IMU1)) {
 8001b88:	f241 13fc 	movw	r3, #4604	@ 0x11fc
 8001b8c:	443b      	add	r3, r7
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7fe fde2 	bl	8000758 <IMU_init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <StartDefaultTask+0xd6>
  	Error_Handler(); //We have not read the who am I register, so something is probably wrong
 8001b9a:	f000 f927 	bl	8001dec <Error_Handler>
//  if (BAR_init(&BAR1)) {
//	  Error_Handler(); //We have not read the who am I register, so something is probably wrong
//  }

  // Detect if the jumper is on read or write mode
  if (HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3)) { // Read mode
 8001b9e:	2108      	movs	r1, #8
 8001ba0:	486f      	ldr	r0, [pc, #444]	@ (8001d60 <StartDefaultTask+0x298>)
 8001ba2:	f000 ff35 	bl	8002a10 <HAL_GPIO_ReadPin>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d031      	beq.n	8001c10 <StartDefaultTask+0x148>

	  //finish_flash_write(&flash); // Finish writing, if we haven't already
	  HAL_Delay(10000); // 10 second delay so that the client can setup
 8001bac:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001bb0:	f000 fc0a 	bl	80023c8 <HAL_Delay>
	  uint32_t page = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f241 2238 	movw	r2, #4664	@ 0x1238
 8001bba:	443a      	add	r2, r7
 8001bbc:	6013      	str	r3, [r2, #0]
	  uint8_t read_buffer[W25N01GV_BYTES_PER_PAGE];  // W25N01GV_BYTES_PER_PAGE == 2048 == 2KB
	  reset_flash_read_pointer(&flash);
 8001bbe:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff fce8 	bl	8001598 <reset_flash_read_pointer>

	  while (page < flash.current_page) {
 8001bc8:	e014      	b.n	8001bf4 <StartDefaultTask+0x12c>
		  read_next_2KB_from_flash(&flash, read_buffer);
 8001bca:	4b66      	ldr	r3, [pc, #408]	@ (8001d64 <StartDefaultTask+0x29c>)
 8001bcc:	f503 5392 	add.w	r3, r3, #4672	@ 0x1240
 8001bd0:	443b      	add	r3, r7
 8001bd2:	f607 72b8 	addw	r2, r7, #4024	@ 0xfb8
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4610      	mov	r0, r2
 8001bda:	f7ff fceb 	bl	80015b4 <read_next_2KB_from_flash>
		  HAL_UART_Transmit(&huart3, read_buffer, sizeof(read_buffer), 1000);
 8001bde:	4961      	ldr	r1, [pc, #388]	@ (8001d64 <StartDefaultTask+0x29c>)
 8001be0:	f501 5392 	add.w	r3, r1, #4672	@ 0x1240
 8001be4:	19d9      	adds	r1, r3, r7
 8001be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bee:	485e      	ldr	r0, [pc, #376]	@ (8001d68 <StartDefaultTask+0x2a0>)
 8001bf0:	f005 fc70 	bl	80074d4 <HAL_UART_Transmit>
	  while (page < flash.current_page) {
 8001bf4:	f507 5392 	add.w	r3, r7, #4672	@ 0x1240
 8001bf8:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8001bfc:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001c00:	461a      	mov	r2, r3
 8001c02:	f241 2338 	movw	r3, #4664	@ 0x1238
 8001c06:	443b      	add	r3, r7
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d3dd      	bcc.n	8001bca <StartDefaultTask+0x102>
		  write_to_flash(&flash, data.bytes, 40);
	  }
	  finish_flash_write(&flash);
  }
  /* USER CODE END 5 */
}
 8001c0e:	e09d      	b.n	8001d4c <StartDefaultTask+0x284>
	  erase_flash(&flash);
 8001c10:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fcec 	bl	80015f2 <erase_flash>
	  add_test_delimiter(&flash);
 8001c1a:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fd34 	bl	800168c <add_test_delimiter>
	  uint8_t flash_offset[block_offset] = {0x00};
 8001c24:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c28:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	3304      	adds	r3, #4
 8001c32:	f640 729c 	movw	r2, #3996	@ 0xf9c
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f009 fc8d 	bl	800b558 <memset>
	  write_to_flash(&flash, flash_offset, block_offset);
 8001c3e:	4b49      	ldr	r3, [pc, #292]	@ (8001d64 <StartDefaultTask+0x29c>)
 8001c40:	f503 5392 	add.w	r3, r3, #4672	@ 0x1240
 8001c44:	443b      	add	r3, r7
 8001c46:	f607 70b8 	addw	r0, r7, #4024	@ 0xfb8
 8001c4a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f7ff fbd6 	bl	8001400 <write_to_flash>
	  uint8_t data_start_header[10] = {0xff, 0x00, 0xff, 0x00, 0xff, 0x00, 0xff, 0x00, 0xff, 0x00};
 8001c54:	f507 5392 	add.w	r3, r7, #4672	@ 0x1240
 8001c58:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8001c5c:	4a43      	ldr	r2, [pc, #268]	@ (8001d6c <StartDefaultTask+0x2a4>)
 8001c5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c60:	c303      	stmia	r3!, {r0, r1}
 8001c62:	801a      	strh	r2, [r3, #0]
	  write_to_flash(&flash, data_start_header, 10);
 8001c64:	f607 71ac 	addw	r1, r7, #4012	@ 0xfac
 8001c68:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 8001c6c:	220a      	movs	r2, #10
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fbc6 	bl	8001400 <write_to_flash>
		  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001c74:	f241 2334 	movw	r3, #4660	@ 0x1234
 8001c78:	443b      	add	r3, r7
 8001c7a:	f241 223c 	movw	r2, #4668	@ 0x123c
 8001c7e:	443a      	add	r2, r7
 8001c80:	6811      	ldr	r1, [r2, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f007 ff04 	bl	8009a90 <vTaskDelayUntil>
		  IMU_getAccel(&IMU1, &accel);
 8001c88:	f241 2228 	movw	r2, #4648	@ 0x1228
 8001c8c:	443a      	add	r2, r7
 8001c8e:	f241 13fc 	movw	r3, #4604	@ 0x11fc
 8001c92:	443b      	add	r3, r7
 8001c94:	4611      	mov	r1, r2
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7fe fd95 	bl	80007c6 <IMU_getAccel>
		  IMU_getAngRate(&IMU1, &gyro);
 8001c9c:	f241 221c 	movw	r2, #4636	@ 0x121c
 8001ca0:	443a      	add	r2, r7
 8001ca2:	f241 13fc 	movw	r3, #4604	@ 0x11fc
 8001ca6:	443b      	add	r3, r7
 8001ca8:	4611      	mov	r1, r2
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fdcc 	bl	8000848 <IMU_getAngRate>
		  data.values.timestamp = getTimestamp();
 8001cb0:	f7ff fef8 	bl	8001aa4 <getTimestamp>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	f241 11d0 	movw	r1, #4560	@ 0x11d0
 8001cbc:	4439      	add	r1, r7
 8001cbe:	e9c1 2300 	strd	r2, r3, [r1]
		  data.values.pressure = 0.0;
 8001cc2:	f04f 0300 	mov.w	r3, #0
 8001cc6:	f241 12d8 	movw	r2, #4568	@ 0x11d8
 8001cca:	443a      	add	r2, r7
 8001ccc:	6013      	str	r3, [r2, #0]
		  data.values.temperature = 0.0;
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	f241 12dc 	movw	r2, #4572	@ 0x11dc
 8001cd6:	443a      	add	r2, r7
 8001cd8:	6013      	str	r3, [r2, #0]
		  data.values.accel[0] = accel.XL_x;
 8001cda:	f241 2328 	movw	r3, #4648	@ 0x1228
 8001cde:	443b      	add	r3, r7
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001ce6:	6013      	str	r3, [r2, #0]
		  data.values.accel[1] = accel.XL_y;
 8001ce8:	f241 232c 	movw	r3, #4652	@ 0x122c
 8001cec:	443b      	add	r3, r7
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f241 12e4 	movw	r2, #4580	@ 0x11e4
 8001cf4:	443a      	add	r2, r7
 8001cf6:	6013      	str	r3, [r2, #0]
		  data.values.accel[2] = accel.XL_z;
 8001cf8:	f241 2330 	movw	r3, #4656	@ 0x1230
 8001cfc:	443b      	add	r3, r7
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f241 12e8 	movw	r2, #4584	@ 0x11e8
 8001d04:	443a      	add	r2, r7
 8001d06:	6013      	str	r3, [r2, #0]
		  data.values.gyro[0] = gyro.G_x;
 8001d08:	f241 231c 	movw	r3, #4636	@ 0x121c
 8001d0c:	443b      	add	r3, r7
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f241 12ec 	movw	r2, #4588	@ 0x11ec
 8001d14:	443a      	add	r2, r7
 8001d16:	6013      	str	r3, [r2, #0]
		  data.values.gyro[1] = gyro.G_y;
 8001d18:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f241 12f0 	movw	r2, #4592	@ 0x11f0
 8001d22:	443a      	add	r2, r7
 8001d24:	6013      	str	r3, [r2, #0]
		  data.values.gyro[2] = gyro.G_z;
 8001d26:	f241 2324 	movw	r3, #4644	@ 0x1224
 8001d2a:	443b      	add	r3, r7
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f241 12f4 	movw	r2, #4596	@ 0x11f4
 8001d32:	443a      	add	r2, r7
 8001d34:	6013      	str	r3, [r2, #0]
		  write_to_flash(&flash, data.bytes, 40);
 8001d36:	f241 11d0 	movw	r1, #4560	@ 0x11d0
 8001d3a:	4439      	add	r1, r7
 8001d3c:	f607 73b8 	addw	r3, r7, #4024	@ 0xfb8
 8001d40:	2228      	movs	r2, #40	@ 0x28
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fb5c 	bl	8001400 <write_to_flash>
		  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001d48:	bf00      	nop
 8001d4a:	e793      	b.n	8001c74 <StartDefaultTask+0x1ac>
}
 8001d4c:	f507 5792 	add.w	r7, r7, #4672	@ 0x1240
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	24000080 	.word	0x24000080
 8001d58:	58020c00 	.word	0x58020c00
 8001d5c:	240000d4 	.word	0x240000d4
 8001d60:	58021800 	.word	0x58021800
 8001d64:	ffffedcc 	.word	0xffffedcc
 8001d68:	2400015c 	.word	0x2400015c
 8001d6c:	0800b74c 	.word	0x0800b74c

08001d70 <MPU_Config>:

 /* MPU Configuration */

void MPU_Config(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001d76:	463b      	mov	r3, r7
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001d82:	f000 fc25 	bl	80025d0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001d86:	2301      	movs	r3, #1
 8001d88:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001d92:	231f      	movs	r3, #31
 8001d94:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001d96:	2387      	movs	r3, #135	@ 0x87
 8001d98:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001da2:	2301      	movs	r3, #1
 8001da4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001da6:	2301      	movs	r3, #1
 8001da8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001db2:	463b      	mov	r3, r7
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 fc43 	bl	8002640 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001dba:	2004      	movs	r0, #4
 8001dbc:	f000 fc20 	bl	8002600 <HAL_MPU_Enable>

}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d101      	bne.n	8001dde <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001dda:	f000 fad5 	bl	8002388 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40001000 	.word	0x40001000

08001dec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001df0:	b672      	cpsid	i
}
 8001df2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <Error_Handler+0x8>

08001df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <HAL_MspInit+0x38>)
 8001e00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e04:	4a0a      	ldr	r2, [pc, #40]	@ (8001e30 <HAL_MspInit+0x38>)
 8001e06:	f043 0302 	orr.w	r3, r3, #2
 8001e0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e0e:	4b08      	ldr	r3, [pc, #32]	@ (8001e30 <HAL_MspInit+0x38>)
 8001e10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	607b      	str	r3, [r7, #4]
 8001e1a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	210f      	movs	r1, #15
 8001e20:	f06f 0001 	mvn.w	r0, #1
 8001e24:	f000 fbac 	bl	8002580 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	58024400 	.word	0x58024400

08001e34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b0b8      	sub	sp, #224	@ 0xe0
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	22b8      	movs	r2, #184	@ 0xb8
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f009 fb7f 	bl	800b558 <memset>
  if(hi2c->Instance==I2C2)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a26      	ldr	r2, [pc, #152]	@ (8001ef8 <HAL_I2C_MspInit+0xc4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d145      	bne.n	8001ef0 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001e64:	f04f 0208 	mov.w	r2, #8
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e76:	f107 0310 	add.w	r3, r7, #16
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f002 fbc4 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001e86:	f7ff ffb1 	bl	8001dec <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001efc <HAL_I2C_MspInit+0xc8>)
 8001e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e90:	4a1a      	ldr	r2, [pc, #104]	@ (8001efc <HAL_I2C_MspInit+0xc8>)
 8001e92:	f043 0320 	orr.w	r3, r3, #32
 8001e96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e9a:	4b18      	ldr	r3, [pc, #96]	@ (8001efc <HAL_I2C_MspInit+0xc8>)
 8001e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eae:	2312      	movs	r3, #18
 8001eb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ec6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001eca:	4619      	mov	r1, r3
 8001ecc:	480c      	ldr	r0, [pc, #48]	@ (8001f00 <HAL_I2C_MspInit+0xcc>)
 8001ece:	f000 fbf7 	bl	80026c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <HAL_I2C_MspInit+0xc8>)
 8001ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ed8:	4a08      	ldr	r2, [pc, #32]	@ (8001efc <HAL_I2C_MspInit+0xc8>)
 8001eda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ede:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ee2:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <HAL_I2C_MspInit+0xc8>)
 8001ee4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ee8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001ef0:	bf00      	nop
 8001ef2:	37e0      	adds	r7, #224	@ 0xe0
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40005800 	.word	0x40005800
 8001efc:	58024400 	.word	0x58024400
 8001f00:	58021400 	.word	0x58021400

08001f04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b0b8      	sub	sp, #224	@ 0xe0
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f1c:	f107 0310 	add.w	r3, r7, #16
 8001f20:	22b8      	movs	r2, #184	@ 0xb8
 8001f22:	2100      	movs	r1, #0
 8001f24:	4618      	mov	r0, r3
 8001f26:	f009 fb17 	bl	800b558 <memset>
  if(hspi->Instance==SPI3)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a26      	ldr	r2, [pc, #152]	@ (8001fc8 <HAL_SPI_MspInit+0xc4>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d145      	bne.n	8001fc0 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001f34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f38:	f04f 0300 	mov.w	r3, #0
 8001f3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f44:	f107 0310 	add.w	r3, r7, #16
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f002 fb5d 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001f54:	f7ff ff4a 	bl	8001dec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f58:	4b1c      	ldr	r3, [pc, #112]	@ (8001fcc <HAL_SPI_MspInit+0xc8>)
 8001f5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f5e:	4a1b      	ldr	r2, [pc, #108]	@ (8001fcc <HAL_SPI_MspInit+0xc8>)
 8001f60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f68:	4b18      	ldr	r3, [pc, #96]	@ (8001fcc <HAL_SPI_MspInit+0xc8>)
 8001f6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f76:	4b15      	ldr	r3, [pc, #84]	@ (8001fcc <HAL_SPI_MspInit+0xc8>)
 8001f78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f7c:	4a13      	ldr	r2, [pc, #76]	@ (8001fcc <HAL_SPI_MspInit+0xc8>)
 8001f7e:	f043 0304 	orr.w	r3, r3, #4
 8001f82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f86:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <HAL_SPI_MspInit+0xc8>)
 8001f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001f94:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001f98:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fae:	2306      	movs	r3, #6
 8001fb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4805      	ldr	r0, [pc, #20]	@ (8001fd0 <HAL_SPI_MspInit+0xcc>)
 8001fbc:	f000 fb80 	bl	80026c0 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001fc0:	bf00      	nop
 8001fc2:	37e0      	adds	r7, #224	@ 0xe0
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40003c00 	.word	0x40003c00
 8001fcc:	58024400 	.word	0x58024400
 8001fd0:	58020800 	.word	0x58020800

08001fd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b0b8      	sub	sp, #224	@ 0xe0
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fdc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fec:	f107 0310 	add.w	r3, r7, #16
 8001ff0:	22b8      	movs	r2, #184	@ 0xb8
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f009 faaf 	bl	800b558 <memset>
  if(huart->Instance==USART3)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a27      	ldr	r2, [pc, #156]	@ (800209c <HAL_UART_MspInit+0xc8>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d146      	bne.n	8002092 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002004:	f04f 0202 	mov.w	r2, #2
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002010:	2300      	movs	r3, #0
 8002012:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002016:	f107 0310 	add.w	r3, r7, #16
 800201a:	4618      	mov	r0, r3
 800201c:	f002 faf4 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002026:	f7ff fee1 	bl	8001dec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800202a:	4b1d      	ldr	r3, [pc, #116]	@ (80020a0 <HAL_UART_MspInit+0xcc>)
 800202c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002030:	4a1b      	ldr	r2, [pc, #108]	@ (80020a0 <HAL_UART_MspInit+0xcc>)
 8002032:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002036:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800203a:	4b19      	ldr	r3, [pc, #100]	@ (80020a0 <HAL_UART_MspInit+0xcc>)
 800203c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002040:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002048:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <HAL_UART_MspInit+0xcc>)
 800204a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800204e:	4a14      	ldr	r2, [pc, #80]	@ (80020a0 <HAL_UART_MspInit+0xcc>)
 8002050:	f043 0308 	orr.w	r3, r3, #8
 8002054:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002058:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <HAL_UART_MspInit+0xcc>)
 800205a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	60bb      	str	r3, [r7, #8]
 8002064:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002066:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800206a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206e:	2302      	movs	r3, #2
 8002070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002080:	2307      	movs	r3, #7
 8002082:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002086:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800208a:	4619      	mov	r1, r3
 800208c:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <HAL_UART_MspInit+0xd0>)
 800208e:	f000 fb17 	bl	80026c0 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002092:	bf00      	nop
 8002094:	37e0      	adds	r7, #224	@ 0xe0
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40004800 	.word	0x40004800
 80020a0:	58024400 	.word	0x58024400
 80020a4:	58020c00 	.word	0x58020c00

080020a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b090      	sub	sp, #64	@ 0x40
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b0f      	cmp	r3, #15
 80020b4:	d827      	bhi.n	8002106 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80020b6:	2200      	movs	r2, #0
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	2036      	movs	r0, #54	@ 0x36
 80020bc:	f000 fa60 	bl	8002580 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020c0:	2036      	movs	r0, #54	@ 0x36
 80020c2:	f000 fa77 	bl	80025b4 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80020c6:	4a29      	ldr	r2, [pc, #164]	@ (800216c <HAL_InitTick+0xc4>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020cc:	4b28      	ldr	r3, [pc, #160]	@ (8002170 <HAL_InitTick+0xc8>)
 80020ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020d2:	4a27      	ldr	r2, [pc, #156]	@ (8002170 <HAL_InitTick+0xc8>)
 80020d4:	f043 0310 	orr.w	r3, r3, #16
 80020d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020dc:	4b24      	ldr	r3, [pc, #144]	@ (8002170 <HAL_InitTick+0xc8>)
 80020de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020e2:	f003 0310 	and.w	r3, r3, #16
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020ea:	f107 0210 	add.w	r2, r7, #16
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f002 fa45 	bl	8004584 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002100:	2b00      	cmp	r3, #0
 8002102:	d106      	bne.n	8002112 <HAL_InitTick+0x6a>
 8002104:	e001      	b.n	800210a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e02b      	b.n	8002162 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800210a:	f002 fa0f 	bl	800452c <HAL_RCC_GetPCLK1Freq>
 800210e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002110:	e004      	b.n	800211c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002112:	f002 fa0b 	bl	800452c <HAL_RCC_GetPCLK1Freq>
 8002116:	4603      	mov	r3, r0
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800211c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800211e:	4a15      	ldr	r2, [pc, #84]	@ (8002174 <HAL_InitTick+0xcc>)
 8002120:	fba2 2303 	umull	r2, r3, r2, r3
 8002124:	0c9b      	lsrs	r3, r3, #18
 8002126:	3b01      	subs	r3, #1
 8002128:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800212a:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <HAL_InitTick+0xd0>)
 800212c:	4a13      	ldr	r2, [pc, #76]	@ (800217c <HAL_InitTick+0xd4>)
 800212e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_InitTick+0xd0>)
 8002132:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002136:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002138:	4a0f      	ldr	r2, [pc, #60]	@ (8002178 <HAL_InitTick+0xd0>)
 800213a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800213c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800213e:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <HAL_InitTick+0xd0>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002144:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <HAL_InitTick+0xd0>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800214a:	480b      	ldr	r0, [pc, #44]	@ (8002178 <HAL_InitTick+0xd0>)
 800214c:	f004 fe8b 	bl	8006e66 <HAL_TIM_Base_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d104      	bne.n	8002160 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002156:	4808      	ldr	r0, [pc, #32]	@ (8002178 <HAL_InitTick+0xd0>)
 8002158:	f004 fee6 	bl	8006f28 <HAL_TIM_Base_Start_IT>
 800215c:	4603      	mov	r3, r0
 800215e:	e000      	b.n	8002162 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
}
 8002162:	4618      	mov	r0, r3
 8002164:	3740      	adds	r7, #64	@ 0x40
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	24000008 	.word	0x24000008
 8002170:	58024400 	.word	0x58024400
 8002174:	431bde83 	.word	0x431bde83
 8002178:	240001f4 	.word	0x240001f4
 800217c:	40001000 	.word	0x40001000

08002180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <NMI_Handler+0x4>

08002188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <HardFault_Handler+0x4>

08002190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <MemManage_Handler+0x4>

08002198 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <BusFault_Handler+0x4>

080021a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <UsageFault_Handler+0x4>

080021a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021bc:	4802      	ldr	r0, [pc, #8]	@ (80021c8 <TIM6_DAC_IRQHandler+0x10>)
 80021be:	f004 ff39 	bl	8007034 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	240001f4 	.word	0x240001f4

080021cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80021d0:	4b32      	ldr	r3, [pc, #200]	@ (800229c <SystemInit+0xd0>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	4a31      	ldr	r2, [pc, #196]	@ (800229c <SystemInit+0xd0>)
 80021d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80021e0:	4b2f      	ldr	r3, [pc, #188]	@ (80022a0 <SystemInit+0xd4>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 030f 	and.w	r3, r3, #15
 80021e8:	2b06      	cmp	r3, #6
 80021ea:	d807      	bhi.n	80021fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80021ec:	4b2c      	ldr	r3, [pc, #176]	@ (80022a0 <SystemInit+0xd4>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f023 030f 	bic.w	r3, r3, #15
 80021f4:	4a2a      	ldr	r2, [pc, #168]	@ (80022a0 <SystemInit+0xd4>)
 80021f6:	f043 0307 	orr.w	r3, r3, #7
 80021fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80021fc:	4b29      	ldr	r3, [pc, #164]	@ (80022a4 <SystemInit+0xd8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a28      	ldr	r2, [pc, #160]	@ (80022a4 <SystemInit+0xd8>)
 8002202:	f043 0301 	orr.w	r3, r3, #1
 8002206:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002208:	4b26      	ldr	r3, [pc, #152]	@ (80022a4 <SystemInit+0xd8>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800220e:	4b25      	ldr	r3, [pc, #148]	@ (80022a4 <SystemInit+0xd8>)
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4924      	ldr	r1, [pc, #144]	@ (80022a4 <SystemInit+0xd8>)
 8002214:	4b24      	ldr	r3, [pc, #144]	@ (80022a8 <SystemInit+0xdc>)
 8002216:	4013      	ands	r3, r2
 8002218:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800221a:	4b21      	ldr	r3, [pc, #132]	@ (80022a0 <SystemInit+0xd4>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0308 	and.w	r3, r3, #8
 8002222:	2b00      	cmp	r3, #0
 8002224:	d007      	beq.n	8002236 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002226:	4b1e      	ldr	r3, [pc, #120]	@ (80022a0 <SystemInit+0xd4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f023 030f 	bic.w	r3, r3, #15
 800222e:	4a1c      	ldr	r2, [pc, #112]	@ (80022a0 <SystemInit+0xd4>)
 8002230:	f043 0307 	orr.w	r3, r3, #7
 8002234:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002236:	4b1b      	ldr	r3, [pc, #108]	@ (80022a4 <SystemInit+0xd8>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800223c:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <SystemInit+0xd8>)
 800223e:	2200      	movs	r2, #0
 8002240:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002242:	4b18      	ldr	r3, [pc, #96]	@ (80022a4 <SystemInit+0xd8>)
 8002244:	2200      	movs	r2, #0
 8002246:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002248:	4b16      	ldr	r3, [pc, #88]	@ (80022a4 <SystemInit+0xd8>)
 800224a:	4a18      	ldr	r2, [pc, #96]	@ (80022ac <SystemInit+0xe0>)
 800224c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <SystemInit+0xd8>)
 8002250:	4a17      	ldr	r2, [pc, #92]	@ (80022b0 <SystemInit+0xe4>)
 8002252:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002254:	4b13      	ldr	r3, [pc, #76]	@ (80022a4 <SystemInit+0xd8>)
 8002256:	4a17      	ldr	r2, [pc, #92]	@ (80022b4 <SystemInit+0xe8>)
 8002258:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800225a:	4b12      	ldr	r3, [pc, #72]	@ (80022a4 <SystemInit+0xd8>)
 800225c:	2200      	movs	r2, #0
 800225e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002260:	4b10      	ldr	r3, [pc, #64]	@ (80022a4 <SystemInit+0xd8>)
 8002262:	4a14      	ldr	r2, [pc, #80]	@ (80022b4 <SystemInit+0xe8>)
 8002264:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002266:	4b0f      	ldr	r3, [pc, #60]	@ (80022a4 <SystemInit+0xd8>)
 8002268:	2200      	movs	r2, #0
 800226a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800226c:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <SystemInit+0xd8>)
 800226e:	4a11      	ldr	r2, [pc, #68]	@ (80022b4 <SystemInit+0xe8>)
 8002270:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002272:	4b0c      	ldr	r3, [pc, #48]	@ (80022a4 <SystemInit+0xd8>)
 8002274:	2200      	movs	r2, #0
 8002276:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002278:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <SystemInit+0xd8>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a09      	ldr	r2, [pc, #36]	@ (80022a4 <SystemInit+0xd8>)
 800227e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002282:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002284:	4b07      	ldr	r3, [pc, #28]	@ (80022a4 <SystemInit+0xd8>)
 8002286:	2200      	movs	r2, #0
 8002288:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800228a:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <SystemInit+0xec>)
 800228c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002290:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002292:	bf00      	nop
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000ed00 	.word	0xe000ed00
 80022a0:	52002000 	.word	0x52002000
 80022a4:	58024400 	.word	0x58024400
 80022a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80022ac:	02020200 	.word	0x02020200
 80022b0:	01ff0000 	.word	0x01ff0000
 80022b4:	01010280 	.word	0x01010280
 80022b8:	52004000 	.word	0x52004000

080022bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80022bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80022c0:	f7ff ff84 	bl	80021cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c4:	480c      	ldr	r0, [pc, #48]	@ (80022f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022c6:	490d      	ldr	r1, [pc, #52]	@ (80022fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002300 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022cc:	e002      	b.n	80022d4 <LoopCopyDataInit>

080022ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d2:	3304      	adds	r3, #4

080022d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d8:	d3f9      	bcc.n	80022ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022da:	4a0a      	ldr	r2, [pc, #40]	@ (8002304 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002308 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e0:	e001      	b.n	80022e6 <LoopFillZerobss>

080022e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e4:	3204      	adds	r2, #4

080022e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e8:	d3fb      	bcc.n	80022e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022ea:	f009 f993 	bl	800b614 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ee:	f7ff f9f3 	bl	80016d8 <main>
  bx  lr
 80022f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022f4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80022f8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80022fc:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8002300:	0800b7dc 	.word	0x0800b7dc
  ldr r2, =_sbss
 8002304:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8002308:	24004d6c 	.word	0x24004d6c

0800230c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800230c:	e7fe      	b.n	800230c <ADC3_IRQHandler>
	...

08002310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002316:	2003      	movs	r0, #3
 8002318:	f000 f927 	bl	800256a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800231c:	f001 ff5c 	bl	80041d8 <HAL_RCC_GetSysClockFreq>
 8002320:	4602      	mov	r2, r0
 8002322:	4b15      	ldr	r3, [pc, #84]	@ (8002378 <HAL_Init+0x68>)
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	0a1b      	lsrs	r3, r3, #8
 8002328:	f003 030f 	and.w	r3, r3, #15
 800232c:	4913      	ldr	r1, [pc, #76]	@ (800237c <HAL_Init+0x6c>)
 800232e:	5ccb      	ldrb	r3, [r1, r3]
 8002330:	f003 031f 	and.w	r3, r3, #31
 8002334:	fa22 f303 	lsr.w	r3, r2, r3
 8002338:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800233a:	4b0f      	ldr	r3, [pc, #60]	@ (8002378 <HAL_Init+0x68>)
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	4a0e      	ldr	r2, [pc, #56]	@ (800237c <HAL_Init+0x6c>)
 8002344:	5cd3      	ldrb	r3, [r2, r3]
 8002346:	f003 031f 	and.w	r3, r3, #31
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	fa22 f303 	lsr.w	r3, r2, r3
 8002350:	4a0b      	ldr	r2, [pc, #44]	@ (8002380 <HAL_Init+0x70>)
 8002352:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002354:	4a0b      	ldr	r2, [pc, #44]	@ (8002384 <HAL_Init+0x74>)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800235a:	200f      	movs	r0, #15
 800235c:	f7ff fea4 	bl	80020a8 <HAL_InitTick>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e002      	b.n	8002370 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800236a:	f7ff fd45 	bl	8001df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	58024400 	.word	0x58024400
 800237c:	0800b794 	.word	0x0800b794
 8002380:	24000004 	.word	0x24000004
 8002384:	24000000 	.word	0x24000000

08002388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	@ (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	@ (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	2400000c 	.word	0x2400000c
 80023ac:	24000240 	.word	0x24000240

080023b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;
 80023b4:	4b03      	ldr	r3, [pc, #12]	@ (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	24000240 	.word	0x24000240

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff ffee 	bl	80023b0 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e2:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <HAL_Delay+0x44>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffde 	bl	80023b0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	2400000c 	.word	0x2400000c

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <__NVIC_SetPriorityGrouping+0x40>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002438:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 800243a:	4313      	orrs	r3, r2
 800243c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800243e:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <__NVIC_SetPriorityGrouping+0x40>)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	60d3      	str	r3, [r2, #12]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	e000ed00 	.word	0xe000ed00
 8002454:	05fa0000 	.word	0x05fa0000

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4907      	ldr	r1, [pc, #28]	@ (80024ac <__NVIC_EnableIRQ+0x38>)
 800248e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000e100 	.word	0xe000e100

080024b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	6039      	str	r1, [r7, #0]
 80024ba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80024bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	db0a      	blt.n	80024da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	490c      	ldr	r1, [pc, #48]	@ (80024fc <__NVIC_SetPriority+0x4c>)
 80024ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024ce:	0112      	lsls	r2, r2, #4
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	440b      	add	r3, r1
 80024d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d8:	e00a      	b.n	80024f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4908      	ldr	r1, [pc, #32]	@ (8002500 <__NVIC_SetPriority+0x50>)
 80024e0:	88fb      	ldrh	r3, [r7, #6]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	3b04      	subs	r3, #4
 80024e8:	0112      	lsls	r2, r2, #4
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	440b      	add	r3, r1
 80024ee:	761a      	strb	r2, [r3, #24]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000e100 	.word	0xe000e100
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	@ 0x24
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f1c3 0307 	rsb	r3, r3, #7
 800251e:	2b04      	cmp	r3, #4
 8002520:	bf28      	it	cs
 8002522:	2304      	movcs	r3, #4
 8002524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3304      	adds	r3, #4
 800252a:	2b06      	cmp	r3, #6
 800252c:	d902      	bls.n	8002534 <NVIC_EncodePriority+0x30>
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3b03      	subs	r3, #3
 8002532:	e000      	b.n	8002536 <NVIC_EncodePriority+0x32>
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	f04f 32ff 	mov.w	r2, #4294967295
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	401a      	ands	r2, r3
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	fa01 f303 	lsl.w	r3, r1, r3
 8002556:	43d9      	mvns	r1, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800255c:	4313      	orrs	r3, r2
         );
}
 800255e:	4618      	mov	r0, r3
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7ff ff4c 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 8002578:	bf00      	nop
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
 800258c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800258e:	f7ff ff63 	bl	8002458 <__NVIC_GetPriorityGrouping>
 8002592:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	68b9      	ldr	r1, [r7, #8]
 8002598:	6978      	ldr	r0, [r7, #20]
 800259a:	f7ff ffb3 	bl	8002504 <NVIC_EncodePriority>
 800259e:	4602      	mov	r2, r0
 80025a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025a4:	4611      	mov	r1, r2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff ff82 	bl	80024b0 <__NVIC_SetPriority>
}
 80025ac:	bf00      	nop
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff ff56 	bl	8002474 <__NVIC_EnableIRQ>
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80025d4:	f3bf 8f5f 	dmb	sy
}
 80025d8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80025da:	4b07      	ldr	r3, [pc, #28]	@ (80025f8 <HAL_MPU_Disable+0x28>)
 80025dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025de:	4a06      	ldr	r2, [pc, #24]	@ (80025f8 <HAL_MPU_Disable+0x28>)
 80025e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025e4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80025e6:	4b05      	ldr	r3, [pc, #20]	@ (80025fc <HAL_MPU_Disable+0x2c>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	605a      	str	r2, [r3, #4]
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00
 80025fc:	e000ed90 	.word	0xe000ed90

08002600 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002608:	4a0b      	ldr	r2, [pc, #44]	@ (8002638 <HAL_MPU_Enable+0x38>)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002612:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <HAL_MPU_Enable+0x3c>)
 8002614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002616:	4a09      	ldr	r2, [pc, #36]	@ (800263c <HAL_MPU_Enable+0x3c>)
 8002618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800261c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800261e:	f3bf 8f4f 	dsb	sy
}
 8002622:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002624:	f3bf 8f6f 	isb	sy
}
 8002628:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	e000ed90 	.word	0xe000ed90
 800263c:	e000ed00 	.word	0xe000ed00

08002640 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	785a      	ldrb	r2, [r3, #1]
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <HAL_MPU_ConfigRegion+0x7c>)
 800264e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002650:	4b1a      	ldr	r3, [pc, #104]	@ (80026bc <HAL_MPU_ConfigRegion+0x7c>)
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	4a19      	ldr	r2, [pc, #100]	@ (80026bc <HAL_MPU_ConfigRegion+0x7c>)
 8002656:	f023 0301 	bic.w	r3, r3, #1
 800265a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800265c:	4a17      	ldr	r2, [pc, #92]	@ (80026bc <HAL_MPU_ConfigRegion+0x7c>)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	7b1b      	ldrb	r3, [r3, #12]
 8002668:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	7adb      	ldrb	r3, [r3, #11]
 800266e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002670:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	7a9b      	ldrb	r3, [r3, #10]
 8002676:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002678:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	7b5b      	ldrb	r3, [r3, #13]
 800267e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002680:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7b9b      	ldrb	r3, [r3, #14]
 8002686:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002688:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	7bdb      	ldrb	r3, [r3, #15]
 800268e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002690:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7a5b      	ldrb	r3, [r3, #9]
 8002696:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002698:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	7a1b      	ldrb	r3, [r3, #8]
 800269e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80026a0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	7812      	ldrb	r2, [r2, #0]
 80026a6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026a8:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026aa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026ac:	6113      	str	r3, [r2, #16]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed90 	.word	0xe000ed90

080026c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b089      	sub	sp, #36	@ 0x24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80026ce:	4b86      	ldr	r3, [pc, #536]	@ (80028e8 <HAL_GPIO_Init+0x228>)
 80026d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80026d2:	e18c      	b.n	80029ee <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	2101      	movs	r1, #1
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	4013      	ands	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f000 817e 	beq.w	80029e8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d005      	beq.n	8002704 <HAL_GPIO_Init+0x44>
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f003 0303 	and.w	r3, r3, #3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d130      	bne.n	8002766 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	2203      	movs	r2, #3
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	68da      	ldr	r2, [r3, #12]
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800273a:	2201      	movs	r2, #1
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43db      	mvns	r3, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4013      	ands	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	091b      	lsrs	r3, r3, #4
 8002750:	f003 0201 	and.w	r2, r3, #1
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	4313      	orrs	r3, r2
 800275e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	2b03      	cmp	r3, #3
 8002770:	d017      	beq.n	80027a2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	2203      	movs	r2, #3
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4013      	ands	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 0303 	and.w	r3, r3, #3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d123      	bne.n	80027f6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	08da      	lsrs	r2, r3, #3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3208      	adds	r2, #8
 80027b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	220f      	movs	r2, #15
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43db      	mvns	r3, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4013      	ands	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	691a      	ldr	r2, [r3, #16]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	08da      	lsrs	r2, r3, #3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3208      	adds	r2, #8
 80027f0:	69b9      	ldr	r1, [r7, #24]
 80027f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	2203      	movs	r2, #3
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f003 0203 	and.w	r2, r3, #3
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	4313      	orrs	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 80d8 	beq.w	80029e8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002838:	4b2c      	ldr	r3, [pc, #176]	@ (80028ec <HAL_GPIO_Init+0x22c>)
 800283a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800283e:	4a2b      	ldr	r2, [pc, #172]	@ (80028ec <HAL_GPIO_Init+0x22c>)
 8002840:	f043 0302 	orr.w	r3, r3, #2
 8002844:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002848:	4b28      	ldr	r3, [pc, #160]	@ (80028ec <HAL_GPIO_Init+0x22c>)
 800284a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002856:	4a26      	ldr	r2, [pc, #152]	@ (80028f0 <HAL_GPIO_Init+0x230>)
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	089b      	lsrs	r3, r3, #2
 800285c:	3302      	adds	r3, #2
 800285e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002862:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	220f      	movs	r2, #15
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4013      	ands	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a1d      	ldr	r2, [pc, #116]	@ (80028f4 <HAL_GPIO_Init+0x234>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d04a      	beq.n	8002918 <HAL_GPIO_Init+0x258>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a1c      	ldr	r2, [pc, #112]	@ (80028f8 <HAL_GPIO_Init+0x238>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d02b      	beq.n	80028e2 <HAL_GPIO_Init+0x222>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a1b      	ldr	r2, [pc, #108]	@ (80028fc <HAL_GPIO_Init+0x23c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d025      	beq.n	80028de <HAL_GPIO_Init+0x21e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a1a      	ldr	r2, [pc, #104]	@ (8002900 <HAL_GPIO_Init+0x240>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d01f      	beq.n	80028da <HAL_GPIO_Init+0x21a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a19      	ldr	r2, [pc, #100]	@ (8002904 <HAL_GPIO_Init+0x244>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d019      	beq.n	80028d6 <HAL_GPIO_Init+0x216>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a18      	ldr	r2, [pc, #96]	@ (8002908 <HAL_GPIO_Init+0x248>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d013      	beq.n	80028d2 <HAL_GPIO_Init+0x212>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a17      	ldr	r2, [pc, #92]	@ (800290c <HAL_GPIO_Init+0x24c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00d      	beq.n	80028ce <HAL_GPIO_Init+0x20e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a16      	ldr	r2, [pc, #88]	@ (8002910 <HAL_GPIO_Init+0x250>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d007      	beq.n	80028ca <HAL_GPIO_Init+0x20a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a15      	ldr	r2, [pc, #84]	@ (8002914 <HAL_GPIO_Init+0x254>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d101      	bne.n	80028c6 <HAL_GPIO_Init+0x206>
 80028c2:	2309      	movs	r3, #9
 80028c4:	e029      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028c6:	230a      	movs	r3, #10
 80028c8:	e027      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028ca:	2307      	movs	r3, #7
 80028cc:	e025      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028ce:	2306      	movs	r3, #6
 80028d0:	e023      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028d2:	2305      	movs	r3, #5
 80028d4:	e021      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028d6:	2304      	movs	r3, #4
 80028d8:	e01f      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028da:	2303      	movs	r3, #3
 80028dc:	e01d      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028de:	2302      	movs	r3, #2
 80028e0:	e01b      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028e2:	2301      	movs	r3, #1
 80028e4:	e019      	b.n	800291a <HAL_GPIO_Init+0x25a>
 80028e6:	bf00      	nop
 80028e8:	58000080 	.word	0x58000080
 80028ec:	58024400 	.word	0x58024400
 80028f0:	58000400 	.word	0x58000400
 80028f4:	58020000 	.word	0x58020000
 80028f8:	58020400 	.word	0x58020400
 80028fc:	58020800 	.word	0x58020800
 8002900:	58020c00 	.word	0x58020c00
 8002904:	58021000 	.word	0x58021000
 8002908:	58021400 	.word	0x58021400
 800290c:	58021800 	.word	0x58021800
 8002910:	58021c00 	.word	0x58021c00
 8002914:	58022400 	.word	0x58022400
 8002918:	2300      	movs	r3, #0
 800291a:	69fa      	ldr	r2, [r7, #28]
 800291c:	f002 0203 	and.w	r2, r2, #3
 8002920:	0092      	lsls	r2, r2, #2
 8002922:	4093      	lsls	r3, r2
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800292a:	4938      	ldr	r1, [pc, #224]	@ (8002a0c <HAL_GPIO_Init+0x34c>)
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	089b      	lsrs	r3, r3, #2
 8002930:	3302      	adds	r3, #2
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800295e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002966:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	43db      	mvns	r3, r3
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4013      	ands	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800298c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	43db      	mvns	r3, r3
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4013      	ands	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	43db      	mvns	r3, r3
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4013      	ands	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	3301      	adds	r3, #1
 80029ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	fa22 f303 	lsr.w	r3, r2, r3
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f47f ae6b 	bne.w	80026d4 <HAL_GPIO_Init+0x14>
  }
}
 80029fe:	bf00      	nop
 8002a00:	bf00      	nop
 8002a02:	3724      	adds	r7, #36	@ 0x24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	58000400 	.word	0x58000400

08002a10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	887b      	ldrh	r3, [r7, #2]
 8002a22:	4013      	ands	r3, r2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	73fb      	strb	r3, [r7, #15]
 8002a2c:	e001      	b.n	8002a32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	460b      	mov	r3, r1
 8002a4a:	807b      	strh	r3, [r7, #2]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a50:	787b      	ldrb	r3, [r7, #1]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a56:	887a      	ldrh	r2, [r7, #2]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002a5c:	e003      	b.n	8002a66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a5e:	887b      	ldrh	r3, [r7, #2]
 8002a60:	041a      	lsls	r2, r3, #16
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	619a      	str	r2, [r3, #24]
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e08b      	b.n	8002b9e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff f9ca 	bl	8001e34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2224      	movs	r2, #36	@ 0x24
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ac4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ad4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d107      	bne.n	8002aee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	e006      	b.n	8002afc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002afa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d108      	bne.n	8002b16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	e007      	b.n	8002b26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba8 <HAL_I2C_Init+0x134>)
 8002b32:	430b      	orrs	r3, r1
 8002b34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691a      	ldr	r2, [r3, #16]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69d9      	ldr	r1, [r3, #28]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1a      	ldr	r2, [r3, #32]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	02008000 	.word	0x02008000

08002bac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b088      	sub	sp, #32
 8002bb0:	af02      	add	r7, sp, #8
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	460b      	mov	r3, r1
 8002bba:	817b      	strh	r3, [r7, #10]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b20      	cmp	r3, #32
 8002bca:	f040 80fd 	bne.w	8002dc8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_I2C_Master_Transmit+0x30>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e0f6      	b.n	8002dca <HAL_I2C_Master_Transmit+0x21e>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002be4:	f7ff fbe4 	bl	80023b0 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	2319      	movs	r3, #25
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 fa0a 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e0e1      	b.n	8002dca <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2221      	movs	r2, #33	@ 0x21
 8002c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2210      	movs	r2, #16
 8002c12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	893a      	ldrh	r2, [r7, #8]
 8002c26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	2bff      	cmp	r3, #255	@ 0xff
 8002c36:	d906      	bls.n	8002c46 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	22ff      	movs	r2, #255	@ 0xff
 8002c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002c3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	e007      	b.n	8002c56 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002c50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c54:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d024      	beq.n	8002ca8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c62:	781a      	ldrb	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c86:	3b01      	subs	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	8979      	ldrh	r1, [r7, #10]
 8002c9a:	4b4e      	ldr	r3, [pc, #312]	@ (8002dd4 <HAL_I2C_Master_Transmit+0x228>)
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fc05 	bl	80034b0 <I2C_TransferConfig>
 8002ca6:	e066      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	8979      	ldrh	r1, [r7, #10]
 8002cb0:	4b48      	ldr	r3, [pc, #288]	@ (8002dd4 <HAL_I2C_Master_Transmit+0x228>)
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 fbfa 	bl	80034b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002cbc:	e05b      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	6a39      	ldr	r1, [r7, #32]
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 f9fd 	bl	80030c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e07b      	b.n	8002dca <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd6:	781a      	ldrb	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d034      	beq.n	8002d76 <HAL_I2C_Master_Transmit+0x1ca>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d130      	bne.n	8002d76 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	2180      	movs	r1, #128	@ 0x80
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f000 f976 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e04d      	b.n	8002dca <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2bff      	cmp	r3, #255	@ 0xff
 8002d36:	d90e      	bls.n	8002d56 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	22ff      	movs	r2, #255	@ 0xff
 8002d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	8979      	ldrh	r1, [r7, #10]
 8002d46:	2300      	movs	r3, #0
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fbae 	bl	80034b0 <I2C_TransferConfig>
 8002d54:	e00f      	b.n	8002d76 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	8979      	ldrh	r1, [r7, #10]
 8002d68:	2300      	movs	r3, #0
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 fb9d 	bl	80034b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d19e      	bne.n	8002cbe <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	6a39      	ldr	r1, [r7, #32]
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f000 f9e3 	bl	8003150 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e01a      	b.n	8002dca <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6859      	ldr	r1, [r3, #4]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd8 <HAL_I2C_Master_Transmit+0x22c>)
 8002da8:	400b      	ands	r3, r1
 8002daa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e000      	b.n	8002dca <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002dc8:	2302      	movs	r3, #2
  }
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	80002000 	.word	0x80002000
 8002dd8:	fe00e800 	.word	0xfe00e800

08002ddc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	607a      	str	r2, [r7, #4]
 8002de6:	461a      	mov	r2, r3
 8002de8:	460b      	mov	r3, r1
 8002dea:	817b      	strh	r3, [r7, #10]
 8002dec:	4613      	mov	r3, r2
 8002dee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b20      	cmp	r3, #32
 8002dfa:	f040 80db 	bne.w	8002fb4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d101      	bne.n	8002e0c <HAL_I2C_Master_Receive+0x30>
 8002e08:	2302      	movs	r3, #2
 8002e0a:	e0d4      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x1da>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e14:	f7ff facc 	bl	80023b0 <HAL_GetTick>
 8002e18:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	2319      	movs	r3, #25
 8002e20:	2201      	movs	r2, #1
 8002e22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f000 f8f2 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e0bf      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2222      	movs	r2, #34	@ 0x22
 8002e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2210      	movs	r2, #16
 8002e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	893a      	ldrh	r2, [r7, #8]
 8002e56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	2bff      	cmp	r3, #255	@ 0xff
 8002e66:	d90e      	bls.n	8002e86 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	22ff      	movs	r2, #255	@ 0xff
 8002e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	8979      	ldrh	r1, [r7, #10]
 8002e76:	4b52      	ldr	r3, [pc, #328]	@ (8002fc0 <HAL_I2C_Master_Receive+0x1e4>)
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 fb16 	bl	80034b0 <I2C_TransferConfig>
 8002e84:	e06d      	b.n	8002f62 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	8979      	ldrh	r1, [r7, #10]
 8002e98:	4b49      	ldr	r3, [pc, #292]	@ (8002fc0 <HAL_I2C_Master_Receive+0x1e4>)
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 fb05 	bl	80034b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002ea6:	e05c      	b.n	8002f62 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	6a39      	ldr	r1, [r7, #32]
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 f993 	bl	80031d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e07c      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d034      	beq.n	8002f62 <HAL_I2C_Master_Receive+0x186>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d130      	bne.n	8002f62 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	6a3b      	ldr	r3, [r7, #32]
 8002f06:	2200      	movs	r2, #0
 8002f08:	2180      	movs	r1, #128	@ 0x80
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f880 	bl	8003010 <I2C_WaitOnFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e04d      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	2bff      	cmp	r3, #255	@ 0xff
 8002f22:	d90e      	bls.n	8002f42 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	22ff      	movs	r2, #255	@ 0xff
 8002f28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	8979      	ldrh	r1, [r7, #10]
 8002f32:	2300      	movs	r3, #0
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 fab8 	bl	80034b0 <I2C_TransferConfig>
 8002f40:	e00f      	b.n	8002f62 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	8979      	ldrh	r1, [r7, #10]
 8002f54:	2300      	movs	r3, #0
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 faa7 	bl	80034b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d19d      	bne.n	8002ea8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	6a39      	ldr	r1, [r7, #32]
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f000 f8ed 	bl	8003150 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e01a      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2220      	movs	r2, #32
 8002f86:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6859      	ldr	r1, [r3, #4]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc4 <HAL_I2C_Master_Receive+0x1e8>)
 8002f94:	400b      	ands	r3, r1
 8002f96:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e000      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002fb4:	2302      	movs	r3, #2
  }
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3718      	adds	r7, #24
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	80002400 	.word	0x80002400
 8002fc4:	fe00e800 	.word	0xfe00e800

08002fc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d103      	bne.n	8002fe6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d007      	beq.n	8003004 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699a      	ldr	r2, [r3, #24]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	619a      	str	r2, [r3, #24]
  }
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	603b      	str	r3, [r7, #0]
 800301c:	4613      	mov	r3, r2
 800301e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003020:	e03b      	b.n	800309a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	6839      	ldr	r1, [r7, #0]
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f000 f962 	bl	80032f0 <I2C_IsErrorOccurred>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e041      	b.n	80030ba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303c:	d02d      	beq.n	800309a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800303e:	f7ff f9b7 	bl	80023b0 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d302      	bcc.n	8003054 <I2C_WaitOnFlagUntilTimeout+0x44>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d122      	bne.n	800309a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	699a      	ldr	r2, [r3, #24]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	4013      	ands	r3, r2
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	429a      	cmp	r2, r3
 8003062:	bf0c      	ite	eq
 8003064:	2301      	moveq	r3, #1
 8003066:	2300      	movne	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	461a      	mov	r2, r3
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	429a      	cmp	r2, r3
 8003070:	d113      	bne.n	800309a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003076:	f043 0220 	orr.w	r2, r3, #32
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e00f      	b.n	80030ba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	699a      	ldr	r2, [r3, #24]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4013      	ands	r3, r2
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	bf0c      	ite	eq
 80030aa:	2301      	moveq	r3, #1
 80030ac:	2300      	movne	r3, #0
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	461a      	mov	r2, r3
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d0b4      	beq.n	8003022 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b084      	sub	sp, #16
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	60f8      	str	r0, [r7, #12]
 80030ca:	60b9      	str	r1, [r7, #8]
 80030cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030ce:	e033      	b.n	8003138 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	68b9      	ldr	r1, [r7, #8]
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 f90b 	bl	80032f0 <I2C_IsErrorOccurred>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e031      	b.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ea:	d025      	beq.n	8003138 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ec:	f7ff f960 	bl	80023b0 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d302      	bcc.n	8003102 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d11a      	bne.n	8003138 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d013      	beq.n	8003138 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003114:	f043 0220 	orr.w	r2, r3, #32
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2220      	movs	r2, #32
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e007      	b.n	8003148 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b02      	cmp	r3, #2
 8003144:	d1c4      	bne.n	80030d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800315c:	e02f      	b.n	80031be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	68b9      	ldr	r1, [r7, #8]
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 f8c4 	bl	80032f0 <I2C_IsErrorOccurred>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e02d      	b.n	80031ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003172:	f7ff f91d 	bl	80023b0 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	68ba      	ldr	r2, [r7, #8]
 800317e:	429a      	cmp	r2, r3
 8003180:	d302      	bcc.n	8003188 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d11a      	bne.n	80031be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	2b20      	cmp	r3, #32
 8003194:	d013      	beq.n	80031be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	f043 0220 	orr.w	r2, r3, #32
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e007      	b.n	80031ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	f003 0320 	and.w	r3, r3, #32
 80031c8:	2b20      	cmp	r3, #32
 80031ca:	d1c8      	bne.n	800315e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
	...

080031d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80031e8:	e071      	b.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	68b9      	ldr	r1, [r7, #8]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f87e 	bl	80032f0 <I2C_IsErrorOccurred>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	f003 0320 	and.w	r3, r3, #32
 8003208:	2b20      	cmp	r3, #32
 800320a:	d13b      	bne.n	8003284 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800320c:	7dfb      	ldrb	r3, [r7, #23]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d138      	bne.n	8003284 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b04      	cmp	r3, #4
 800321e:	d105      	bne.n	800322c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	f003 0310 	and.w	r3, r3, #16
 8003236:	2b10      	cmp	r3, #16
 8003238:	d121      	bne.n	800327e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2210      	movs	r2, #16
 8003240:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2204      	movs	r2, #4
 8003246:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2220      	movs	r2, #32
 800324e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6859      	ldr	r1, [r3, #4]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	4b24      	ldr	r3, [pc, #144]	@ (80032ec <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800325c:	400b      	ands	r3, r1
 800325e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2220      	movs	r2, #32
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	75fb      	strb	r3, [r7, #23]
 800327c:	e002      	b.n	8003284 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003284:	f7ff f894 	bl	80023b0 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	68ba      	ldr	r2, [r7, #8]
 8003290:	429a      	cmp	r2, r3
 8003292:	d302      	bcc.n	800329a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d119      	bne.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800329a:	7dfb      	ldrb	r3, [r7, #23]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d116      	bne.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b04      	cmp	r3, #4
 80032ac:	d00f      	beq.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b2:	f043 0220 	orr.w	r2, r3, #32
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d002      	beq.n	80032e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80032dc:	7dfb      	ldrb	r3, [r7, #23]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d083      	beq.n	80031ea <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	fe00e800 	.word	0xfe00e800

080032f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	@ 0x28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800330a:	2300      	movs	r3, #0
 800330c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	f003 0310 	and.w	r3, r3, #16
 8003318:	2b00      	cmp	r3, #0
 800331a:	d068      	beq.n	80033ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2210      	movs	r2, #16
 8003322:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003324:	e049      	b.n	80033ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332c:	d045      	beq.n	80033ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800332e:	f7ff f83f 	bl	80023b0 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	429a      	cmp	r2, r3
 800333c:	d302      	bcc.n	8003344 <I2C_IsErrorOccurred+0x54>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d13a      	bne.n	80033ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800334e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003356:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003362:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003366:	d121      	bne.n	80033ac <I2C_IsErrorOccurred+0xbc>
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800336e:	d01d      	beq.n	80033ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b20      	cmp	r3, #32
 8003374:	d01a      	beq.n	80033ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003384:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003386:	f7ff f813 	bl	80023b0 <HAL_GetTick>
 800338a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800338c:	e00e      	b.n	80033ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800338e:	f7ff f80f 	bl	80023b0 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b19      	cmp	r3, #25
 800339a:	d907      	bls.n	80033ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	f043 0320 	orr.w	r3, r3, #32
 80033a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80033aa:	e006      	b.n	80033ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b20      	cmp	r3, #32
 80033b8:	d1e9      	bne.n	800338e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	f003 0320 	and.w	r3, r3, #32
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d003      	beq.n	80033d0 <I2C_IsErrorOccurred+0xe0>
 80033c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0aa      	beq.n	8003326 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80033d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d103      	bne.n	80033e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2220      	movs	r2, #32
 80033de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	f043 0304 	orr.w	r3, r3, #4
 80033e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00b      	beq.n	8003418 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003410:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	f043 0308 	orr.w	r3, r3, #8
 8003428:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003432:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00b      	beq.n	800345c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	f043 0302 	orr.w	r3, r3, #2
 800344a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003454:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800345c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003460:	2b00      	cmp	r3, #0
 8003462:	d01c      	beq.n	800349e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f7ff fdaf 	bl	8002fc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4b0d      	ldr	r3, [pc, #52]	@ (80034ac <I2C_IsErrorOccurred+0x1bc>)
 8003476:	400b      	ands	r3, r1
 8003478:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	431a      	orrs	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2220      	movs	r2, #32
 800348a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800349e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3728      	adds	r7, #40	@ 0x28
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	fe00e800 	.word	0xfe00e800

080034b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	607b      	str	r3, [r7, #4]
 80034ba:	460b      	mov	r3, r1
 80034bc:	817b      	strh	r3, [r7, #10]
 80034be:	4613      	mov	r3, r2
 80034c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034c2:	897b      	ldrh	r3, [r7, #10]
 80034c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034c8:	7a7b      	ldrb	r3, [r7, #9]
 80034ca:	041b      	lsls	r3, r3, #16
 80034cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	4313      	orrs	r3, r2
 80034da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	0d5b      	lsrs	r3, r3, #21
 80034ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80034ee:	4b08      	ldr	r3, [pc, #32]	@ (8003510 <I2C_TransferConfig+0x60>)
 80034f0:	430b      	orrs	r3, r1
 80034f2:	43db      	mvns	r3, r3
 80034f4:	ea02 0103 	and.w	r1, r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	430a      	orrs	r2, r1
 8003500:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	03ff63ff 	.word	0x03ff63ff

08003514 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b20      	cmp	r3, #32
 8003528:	d138      	bne.n	800359c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003530:	2b01      	cmp	r3, #1
 8003532:	d101      	bne.n	8003538 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003534:	2302      	movs	r3, #2
 8003536:	e032      	b.n	800359e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2224      	movs	r2, #36	@ 0x24
 8003544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003566:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6819      	ldr	r1, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f042 0201 	orr.w	r2, r2, #1
 8003586:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	e000      	b.n	800359e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800359c:	2302      	movs	r3, #2
  }
}
 800359e:	4618      	mov	r0, r3
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b085      	sub	sp, #20
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
 80035b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b20      	cmp	r3, #32
 80035be:	d139      	bne.n	8003634 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e033      	b.n	8003636 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2224      	movs	r2, #36	@ 0x24
 80035da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 0201 	bic.w	r2, r2, #1
 80035ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	021b      	lsls	r3, r3, #8
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	4313      	orrs	r3, r2
 8003606:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	e000      	b.n	8003636 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003634:	2302      	movs	r3, #2
  }
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
	...

08003644 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800364c:	4b19      	ldr	r3, [pc, #100]	@ (80036b4 <HAL_PWREx_ConfigSupply+0x70>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b04      	cmp	r3, #4
 8003656:	d00a      	beq.n	800366e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003658:	4b16      	ldr	r3, [pc, #88]	@ (80036b4 <HAL_PWREx_ConfigSupply+0x70>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	d001      	beq.n	800366a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e01f      	b.n	80036aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	e01d      	b.n	80036aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800366e:	4b11      	ldr	r3, [pc, #68]	@ (80036b4 <HAL_PWREx_ConfigSupply+0x70>)
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f023 0207 	bic.w	r2, r3, #7
 8003676:	490f      	ldr	r1, [pc, #60]	@ (80036b4 <HAL_PWREx_ConfigSupply+0x70>)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4313      	orrs	r3, r2
 800367c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800367e:	f7fe fe97 	bl	80023b0 <HAL_GetTick>
 8003682:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003684:	e009      	b.n	800369a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003686:	f7fe fe93 	bl	80023b0 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003694:	d901      	bls.n	800369a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e007      	b.n	80036aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800369a:	4b06      	ldr	r3, [pc, #24]	@ (80036b4 <HAL_PWREx_ConfigSupply+0x70>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036a6:	d1ee      	bne.n	8003686 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	58024800 	.word	0x58024800

080036b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08c      	sub	sp, #48	@ 0x30
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e3c8      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	f000 8087 	beq.w	80037e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036d8:	4b88      	ldr	r3, [pc, #544]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80036e2:	4b86      	ldr	r3, [pc, #536]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80036e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80036e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ea:	2b10      	cmp	r3, #16
 80036ec:	d007      	beq.n	80036fe <HAL_RCC_OscConfig+0x46>
 80036ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f0:	2b18      	cmp	r3, #24
 80036f2:	d110      	bne.n	8003716 <HAL_RCC_OscConfig+0x5e>
 80036f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d10b      	bne.n	8003716 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036fe:	4b7f      	ldr	r3, [pc, #508]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d06c      	beq.n	80037e4 <HAL_RCC_OscConfig+0x12c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d168      	bne.n	80037e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e3a2      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800371e:	d106      	bne.n	800372e <HAL_RCC_OscConfig+0x76>
 8003720:	4b76      	ldr	r3, [pc, #472]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a75      	ldr	r2, [pc, #468]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003726:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800372a:	6013      	str	r3, [r2, #0]
 800372c:	e02e      	b.n	800378c <HAL_RCC_OscConfig+0xd4>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10c      	bne.n	8003750 <HAL_RCC_OscConfig+0x98>
 8003736:	4b71      	ldr	r3, [pc, #452]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a70      	ldr	r2, [pc, #448]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800373c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003740:	6013      	str	r3, [r2, #0]
 8003742:	4b6e      	ldr	r3, [pc, #440]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a6d      	ldr	r2, [pc, #436]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003748:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	e01d      	b.n	800378c <HAL_RCC_OscConfig+0xd4>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003758:	d10c      	bne.n	8003774 <HAL_RCC_OscConfig+0xbc>
 800375a:	4b68      	ldr	r3, [pc, #416]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a67      	ldr	r2, [pc, #412]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003760:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	4b65      	ldr	r3, [pc, #404]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a64      	ldr	r2, [pc, #400]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800376c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	e00b      	b.n	800378c <HAL_RCC_OscConfig+0xd4>
 8003774:	4b61      	ldr	r3, [pc, #388]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a60      	ldr	r2, [pc, #384]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800377a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800377e:	6013      	str	r3, [r2, #0]
 8003780:	4b5e      	ldr	r3, [pc, #376]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a5d      	ldr	r2, [pc, #372]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003786:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800378a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d013      	beq.n	80037bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fe fe0c 	bl	80023b0 <HAL_GetTick>
 8003798:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7fe fe08 	bl	80023b0 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	@ 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e356      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037ae:	4b53      	ldr	r3, [pc, #332]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d0f0      	beq.n	800379c <HAL_RCC_OscConfig+0xe4>
 80037ba:	e014      	b.n	80037e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7fe fdf8 	bl	80023b0 <HAL_GetTick>
 80037c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c4:	f7fe fdf4 	bl	80023b0 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b64      	cmp	r3, #100	@ 0x64
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e342      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037d6:	4b49      	ldr	r3, [pc, #292]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x10c>
 80037e2:	e000      	b.n	80037e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 808c 	beq.w	800390c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037f4:	4b41      	ldr	r3, [pc, #260]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037fe:	4b3f      	ldr	r3, [pc, #252]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003802:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003804:	6a3b      	ldr	r3, [r7, #32]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d007      	beq.n	800381a <HAL_RCC_OscConfig+0x162>
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	2b18      	cmp	r3, #24
 800380e:	d137      	bne.n	8003880 <HAL_RCC_OscConfig+0x1c8>
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	f003 0303 	and.w	r3, r3, #3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d132      	bne.n	8003880 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800381a:	4b38      	ldr	r3, [pc, #224]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0304 	and.w	r3, r3, #4
 8003822:	2b00      	cmp	r3, #0
 8003824:	d005      	beq.n	8003832 <HAL_RCC_OscConfig+0x17a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e314      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003832:	4b32      	ldr	r3, [pc, #200]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f023 0219 	bic.w	r2, r3, #25
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	492f      	ldr	r1, [pc, #188]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003840:	4313      	orrs	r3, r2
 8003842:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003844:	f7fe fdb4 	bl	80023b0 <HAL_GetTick>
 8003848:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800384c:	f7fe fdb0 	bl	80023b0 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e2fe      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800385e:	4b27      	ldr	r3, [pc, #156]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800386a:	4b24      	ldr	r3, [pc, #144]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	061b      	lsls	r3, r3, #24
 8003878:	4920      	ldr	r1, [pc, #128]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800387a:	4313      	orrs	r3, r2
 800387c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800387e:	e045      	b.n	800390c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d026      	beq.n	80038d6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003888:	4b1c      	ldr	r3, [pc, #112]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f023 0219 	bic.w	r2, r3, #25
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4919      	ldr	r1, [pc, #100]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 8003896:	4313      	orrs	r3, r2
 8003898:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389a:	f7fe fd89 	bl	80023b0 <HAL_GetTick>
 800389e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038a0:	e008      	b.n	80038b4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a2:	f7fe fd85 	bl	80023b0 <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d901      	bls.n	80038b4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e2d3      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038b4:	4b11      	ldr	r3, [pc, #68]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0f0      	beq.n	80038a2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c0:	4b0e      	ldr	r3, [pc, #56]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	061b      	lsls	r3, r3, #24
 80038ce:	490b      	ldr	r1, [pc, #44]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	604b      	str	r3, [r1, #4]
 80038d4:	e01a      	b.n	800390c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038d6:	4b09      	ldr	r3, [pc, #36]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a08      	ldr	r2, [pc, #32]	@ (80038fc <HAL_RCC_OscConfig+0x244>)
 80038dc:	f023 0301 	bic.w	r3, r3, #1
 80038e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e2:	f7fe fd65 	bl	80023b0 <HAL_GetTick>
 80038e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038e8:	e00a      	b.n	8003900 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ea:	f7fe fd61 	bl	80023b0 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d903      	bls.n	8003900 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e2af      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
 80038fc:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003900:	4b96      	ldr	r3, [pc, #600]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1ee      	bne.n	80038ea <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b00      	cmp	r3, #0
 8003916:	d06a      	beq.n	80039ee <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003918:	4b90      	ldr	r3, [pc, #576]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003920:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003922:	4b8e      	ldr	r3, [pc, #568]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003926:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2b08      	cmp	r3, #8
 800392c:	d007      	beq.n	800393e <HAL_RCC_OscConfig+0x286>
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	2b18      	cmp	r3, #24
 8003932:	d11b      	bne.n	800396c <HAL_RCC_OscConfig+0x2b4>
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	2b01      	cmp	r3, #1
 800393c:	d116      	bne.n	800396c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800393e:	4b87      	ldr	r3, [pc, #540]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003946:	2b00      	cmp	r3, #0
 8003948:	d005      	beq.n	8003956 <HAL_RCC_OscConfig+0x29e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	2b80      	cmp	r3, #128	@ 0x80
 8003950:	d001      	beq.n	8003956 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e282      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003956:	4b81      	ldr	r3, [pc, #516]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	061b      	lsls	r3, r3, #24
 8003964:	497d      	ldr	r1, [pc, #500]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003966:	4313      	orrs	r3, r2
 8003968:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800396a:	e040      	b.n	80039ee <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d023      	beq.n	80039bc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003974:	4b79      	ldr	r3, [pc, #484]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a78      	ldr	r2, [pc, #480]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 800397a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800397e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003980:	f7fe fd16 	bl	80023b0 <HAL_GetTick>
 8003984:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003988:	f7fe fd12 	bl	80023b0 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e260      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800399a:	4b70      	ldr	r3, [pc, #448]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0f0      	beq.n	8003988 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039a6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	061b      	lsls	r3, r3, #24
 80039b4:	4969      	ldr	r1, [pc, #420]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	60cb      	str	r3, [r1, #12]
 80039ba:	e018      	b.n	80039ee <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80039bc:	4b67      	ldr	r3, [pc, #412]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a66      	ldr	r2, [pc, #408]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 80039c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c8:	f7fe fcf2 	bl	80023b0 <HAL_GetTick>
 80039cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80039d0:	f7fe fcee 	bl	80023b0 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e23c      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80039e2:	4b5e      	ldr	r3, [pc, #376]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f0      	bne.n	80039d0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0308 	and.w	r3, r3, #8
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d036      	beq.n	8003a68 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d019      	beq.n	8003a36 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a02:	4b56      	ldr	r3, [pc, #344]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a06:	4a55      	ldr	r2, [pc, #340]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0e:	f7fe fccf 	bl	80023b0 <HAL_GetTick>
 8003a12:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a16:	f7fe fccb 	bl	80023b0 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e219      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a28:	4b4c      	ldr	r3, [pc, #304]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0f0      	beq.n	8003a16 <HAL_RCC_OscConfig+0x35e>
 8003a34:	e018      	b.n	8003a68 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a36:	4b49      	ldr	r3, [pc, #292]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a3a:	4a48      	ldr	r2, [pc, #288]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a3c:	f023 0301 	bic.w	r3, r3, #1
 8003a40:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a42:	f7fe fcb5 	bl	80023b0 <HAL_GetTick>
 8003a46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a4a:	f7fe fcb1 	bl	80023b0 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e1ff      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003a5c:	4b3f      	ldr	r3, [pc, #252]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f0      	bne.n	8003a4a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d036      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d019      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a7c:	4b37      	ldr	r3, [pc, #220]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a36      	ldr	r2, [pc, #216]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003a82:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a86:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003a88:	f7fe fc92 	bl	80023b0 <HAL_GetTick>
 8003a8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a90:	f7fe fc8e 	bl	80023b0 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e1dc      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x3d8>
 8003aae:	e018      	b.n	8003ae2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ab0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a29      	ldr	r2, [pc, #164]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003ab6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003aba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003abc:	f7fe fc78 	bl	80023b0 <HAL_GetTick>
 8003ac0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ac4:	f7fe fc74 	bl	80023b0 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e1c2      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ad6:	4b21      	ldr	r3, [pc, #132]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f0      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 8086 	beq.w	8003bfc <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003af0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b60 <HAL_RCC_OscConfig+0x4a8>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a1a      	ldr	r2, [pc, #104]	@ (8003b60 <HAL_RCC_OscConfig+0x4a8>)
 8003af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003afa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003afc:	f7fe fc58 	bl	80023b0 <HAL_GetTick>
 8003b00:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b04:	f7fe fc54 	bl	80023b0 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b64      	cmp	r3, #100	@ 0x64
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e1a2      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b16:	4b12      	ldr	r3, [pc, #72]	@ (8003b60 <HAL_RCC_OscConfig+0x4a8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d106      	bne.n	8003b38 <HAL_RCC_OscConfig+0x480>
 8003b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003b30:	f043 0301 	orr.w	r3, r3, #1
 8003b34:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b36:	e032      	b.n	8003b9e <HAL_RCC_OscConfig+0x4e6>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d111      	bne.n	8003b64 <HAL_RCC_OscConfig+0x4ac>
 8003b40:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b44:	4a05      	ldr	r2, [pc, #20]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003b46:	f023 0301 	bic.w	r3, r3, #1
 8003b4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b4c:	4b03      	ldr	r3, [pc, #12]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b50:	4a02      	ldr	r2, [pc, #8]	@ (8003b5c <HAL_RCC_OscConfig+0x4a4>)
 8003b52:	f023 0304 	bic.w	r3, r3, #4
 8003b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b58:	e021      	b.n	8003b9e <HAL_RCC_OscConfig+0x4e6>
 8003b5a:	bf00      	nop
 8003b5c:	58024400 	.word	0x58024400
 8003b60:	58024800 	.word	0x58024800
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	2b05      	cmp	r3, #5
 8003b6a:	d10c      	bne.n	8003b86 <HAL_RCC_OscConfig+0x4ce>
 8003b6c:	4b83      	ldr	r3, [pc, #524]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b70:	4a82      	ldr	r2, [pc, #520]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b72:	f043 0304 	orr.w	r3, r3, #4
 8003b76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b78:	4b80      	ldr	r3, [pc, #512]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b7c:	4a7f      	ldr	r2, [pc, #508]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b84:	e00b      	b.n	8003b9e <HAL_RCC_OscConfig+0x4e6>
 8003b86:	4b7d      	ldr	r3, [pc, #500]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b8c:	f023 0301 	bic.w	r3, r3, #1
 8003b90:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b92:	4b7a      	ldr	r3, [pc, #488]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b96:	4a79      	ldr	r2, [pc, #484]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003b98:	f023 0304 	bic.w	r3, r3, #4
 8003b9c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d015      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba6:	f7fe fc03 	bl	80023b0 <HAL_GetTick>
 8003baa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bac:	e00a      	b.n	8003bc4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bae:	f7fe fbff 	bl	80023b0 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e14b      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bc4:	4b6d      	ldr	r3, [pc, #436]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ee      	beq.n	8003bae <HAL_RCC_OscConfig+0x4f6>
 8003bd0:	e014      	b.n	8003bfc <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd2:	f7fe fbed 	bl	80023b0 <HAL_GetTick>
 8003bd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bd8:	e00a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bda:	f7fe fbe9 	bl	80023b0 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d901      	bls.n	8003bf0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e135      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003bf0:	4b62      	ldr	r3, [pc, #392]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1ee      	bne.n	8003bda <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	f000 812a 	beq.w	8003e5a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003c06:	4b5d      	ldr	r3, [pc, #372]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c0e:	2b18      	cmp	r3, #24
 8003c10:	f000 80ba 	beq.w	8003d88 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	f040 8095 	bne.w	8003d48 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c1e:	4b57      	ldr	r3, [pc, #348]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a56      	ldr	r2, [pc, #344]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2a:	f7fe fbc1 	bl	80023b0 <HAL_GetTick>
 8003c2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c32:	f7fe fbbd 	bl	80023b0 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e10b      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c44:	4b4d      	ldr	r3, [pc, #308]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1f0      	bne.n	8003c32 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c50:	4b4a      	ldr	r3, [pc, #296]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c54:	4b4a      	ldr	r3, [pc, #296]	@ (8003d80 <HAL_RCC_OscConfig+0x6c8>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003c60:	0112      	lsls	r2, r2, #4
 8003c62:	430a      	orrs	r2, r1
 8003c64:	4945      	ldr	r1, [pc, #276]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	628b      	str	r3, [r1, #40]	@ 0x28
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	025b      	lsls	r3, r3, #9
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c84:	3b01      	subs	r3, #1
 8003c86:	041b      	lsls	r3, r3, #16
 8003c88:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c92:	3b01      	subs	r3, #1
 8003c94:	061b      	lsls	r3, r3, #24
 8003c96:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003c9a:	4938      	ldr	r1, [pc, #224]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003ca0:	4b36      	ldr	r3, [pc, #216]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca4:	4a35      	ldr	r2, [pc, #212]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003ca6:	f023 0301 	bic.w	r3, r3, #1
 8003caa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cac:	4b33      	ldr	r3, [pc, #204]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cb0:	4b34      	ldr	r3, [pc, #208]	@ (8003d84 <HAL_RCC_OscConfig+0x6cc>)
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003cb8:	00d2      	lsls	r2, r2, #3
 8003cba:	4930      	ldr	r1, [pc, #192]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc4:	f023 020c 	bic.w	r2, r3, #12
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	492b      	ldr	r1, [pc, #172]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd6:	f023 0202 	bic.w	r2, r3, #2
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	4927      	ldr	r1, [pc, #156]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003ce4:	4b25      	ldr	r3, [pc, #148]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce8:	4a24      	ldr	r2, [pc, #144]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cf0:	4b22      	ldr	r3, [pc, #136]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf4:	4a21      	ldr	r2, [pc, #132]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	4a1e      	ldr	r2, [pc, #120]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003d08:	4b1c      	ldr	r3, [pc, #112]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d14:	4b19      	ldr	r3, [pc, #100]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a18      	ldr	r2, [pc, #96]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d20:	f7fe fb46 	bl	80023b0 <HAL_GetTick>
 8003d24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d28:	f7fe fb42 	bl	80023b0 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e090      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d3a:	4b10      	ldr	r3, [pc, #64]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0f0      	beq.n	8003d28 <HAL_RCC_OscConfig+0x670>
 8003d46:	e088      	b.n	8003e5a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d48:	4b0c      	ldr	r3, [pc, #48]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d54:	f7fe fb2c 	bl	80023b0 <HAL_GetTick>
 8003d58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d5a:	e008      	b.n	8003d6e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d5c:	f7fe fb28 	bl	80023b0 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e076      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d6e:	4b03      	ldr	r3, [pc, #12]	@ (8003d7c <HAL_RCC_OscConfig+0x6c4>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1f0      	bne.n	8003d5c <HAL_RCC_OscConfig+0x6a4>
 8003d7a:	e06e      	b.n	8003e5a <HAL_RCC_OscConfig+0x7a2>
 8003d7c:	58024400 	.word	0x58024400
 8003d80:	fffffc0c 	.word	0xfffffc0c
 8003d84:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003d88:	4b36      	ldr	r3, [pc, #216]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003d8e:	4b35      	ldr	r3, [pc, #212]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d92:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d031      	beq.n	8003e00 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f003 0203 	and.w	r2, r3, #3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d12a      	bne.n	8003e00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	091b      	lsrs	r3, r3, #4
 8003dae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d122      	bne.n	8003e00 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d11a      	bne.n	8003e00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	0a5b      	lsrs	r3, r3, #9
 8003dce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d111      	bne.n	8003e00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	0c1b      	lsrs	r3, r3, #16
 8003de0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d108      	bne.n	8003e00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	0e1b      	lsrs	r3, r3, #24
 8003df2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d001      	beq.n	8003e04 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e02b      	b.n	8003e5c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003e04:	4b17      	ldr	r3, [pc, #92]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e08:	08db      	lsrs	r3, r3, #3
 8003e0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e0e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d01f      	beq.n	8003e5a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003e1a:	4b12      	ldr	r3, [pc, #72]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1e:	4a11      	ldr	r2, [pc, #68]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e20:	f023 0301 	bic.w	r3, r3, #1
 8003e24:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e26:	f7fe fac3 	bl	80023b0 <HAL_GetTick>
 8003e2a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003e2c:	bf00      	nop
 8003e2e:	f7fe fabf 	bl	80023b0 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d0f9      	beq.n	8003e2e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e68 <HAL_RCC_OscConfig+0x7b0>)
 8003e40:	4013      	ands	r3, r2
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003e46:	00d2      	lsls	r2, r2, #3
 8003e48:	4906      	ldr	r1, [pc, #24]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003e4e:	4b05      	ldr	r3, [pc, #20]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	4a04      	ldr	r2, [pc, #16]	@ (8003e64 <HAL_RCC_OscConfig+0x7ac>)
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3730      	adds	r7, #48	@ 0x30
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	58024400 	.word	0x58024400
 8003e68:	ffff0007 	.word	0xffff0007

08003e6c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e19c      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e80:	4b8a      	ldr	r3, [pc, #552]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d910      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b87      	ldr	r3, [pc, #540]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 020f 	bic.w	r2, r3, #15
 8003e96:	4985      	ldr	r1, [pc, #532]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b83      	ldr	r3, [pc, #524]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e184      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d010      	beq.n	8003ede <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691a      	ldr	r2, [r3, #16]
 8003ec0:	4b7b      	ldr	r3, [pc, #492]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d908      	bls.n	8003ede <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003ecc:	4b78      	ldr	r3, [pc, #480]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	4975      	ldr	r1, [pc, #468]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d010      	beq.n	8003f0c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	695a      	ldr	r2, [r3, #20]
 8003eee:	4b70      	ldr	r3, [pc, #448]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d908      	bls.n	8003f0c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003efa:	4b6d      	ldr	r3, [pc, #436]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	496a      	ldr	r1, [pc, #424]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d010      	beq.n	8003f3a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699a      	ldr	r2, [r3, #24]
 8003f1c:	4b64      	ldr	r3, [pc, #400]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f1e:	69db      	ldr	r3, [r3, #28]
 8003f20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d908      	bls.n	8003f3a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003f28:	4b61      	ldr	r3, [pc, #388]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	495e      	ldr	r1, [pc, #376]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0320 	and.w	r3, r3, #32
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d010      	beq.n	8003f68 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	69da      	ldr	r2, [r3, #28]
 8003f4a:	4b59      	ldr	r3, [pc, #356]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d908      	bls.n	8003f68 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003f56:	4b56      	ldr	r3, [pc, #344]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	4953      	ldr	r1, [pc, #332]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d010      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68da      	ldr	r2, [r3, #12]
 8003f78:	4b4d      	ldr	r3, [pc, #308]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d908      	bls.n	8003f96 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f84:	4b4a      	ldr	r3, [pc, #296]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	f023 020f 	bic.w	r2, r3, #15
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4947      	ldr	r1, [pc, #284]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d055      	beq.n	800404e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003fa2:	4b43      	ldr	r3, [pc, #268]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	4940      	ldr	r1, [pc, #256]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d107      	bne.n	8003fcc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003fbc:	4b3c      	ldr	r3, [pc, #240]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d121      	bne.n	800400c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0f6      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	2b03      	cmp	r3, #3
 8003fd2:	d107      	bne.n	8003fe4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fd4:	4b36      	ldr	r3, [pc, #216]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d115      	bne.n	800400c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0ea      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d107      	bne.n	8003ffc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003fec:	4b30      	ldr	r3, [pc, #192]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d109      	bne.n	800400c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e0de      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ffc:	4b2c      	ldr	r3, [pc, #176]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0d6      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800400c:	4b28      	ldr	r3, [pc, #160]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	f023 0207 	bic.w	r2, r3, #7
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	4925      	ldr	r1, [pc, #148]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 800401a:	4313      	orrs	r3, r2
 800401c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800401e:	f7fe f9c7 	bl	80023b0 <HAL_GetTick>
 8004022:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004024:	e00a      	b.n	800403c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004026:	f7fe f9c3 	bl	80023b0 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004034:	4293      	cmp	r3, r2
 8004036:	d901      	bls.n	800403c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e0be      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403c:	4b1c      	ldr	r3, [pc, #112]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	429a      	cmp	r2, r3
 800404c:	d1eb      	bne.n	8004026 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d010      	beq.n	800407c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	4b14      	ldr	r3, [pc, #80]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	429a      	cmp	r2, r3
 8004068:	d208      	bcs.n	800407c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800406a:	4b11      	ldr	r3, [pc, #68]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	f023 020f 	bic.w	r2, r3, #15
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	490e      	ldr	r1, [pc, #56]	@ (80040b0 <HAL_RCC_ClockConfig+0x244>)
 8004078:	4313      	orrs	r3, r2
 800407a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800407c:	4b0b      	ldr	r3, [pc, #44]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 030f 	and.w	r3, r3, #15
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d214      	bcs.n	80040b4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800408a:	4b08      	ldr	r3, [pc, #32]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f023 020f 	bic.w	r2, r3, #15
 8004092:	4906      	ldr	r1, [pc, #24]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	4313      	orrs	r3, r2
 8004098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800409a:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <HAL_RCC_ClockConfig+0x240>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e086      	b.n	80041ba <HAL_RCC_ClockConfig+0x34e>
 80040ac:	52002000 	.word	0x52002000
 80040b0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d010      	beq.n	80040e2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691a      	ldr	r2, [r3, #16]
 80040c4:	4b3f      	ldr	r3, [pc, #252]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d208      	bcs.n	80040e2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80040d0:	4b3c      	ldr	r3, [pc, #240]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	4939      	ldr	r1, [pc, #228]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d010      	beq.n	8004110 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695a      	ldr	r2, [r3, #20]
 80040f2:	4b34      	ldr	r3, [pc, #208]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d208      	bcs.n	8004110 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80040fe:	4b31      	ldr	r3, [pc, #196]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	492e      	ldr	r1, [pc, #184]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 800410c:	4313      	orrs	r3, r2
 800410e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	2b00      	cmp	r3, #0
 800411a:	d010      	beq.n	800413e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	699a      	ldr	r2, [r3, #24]
 8004120:	4b28      	ldr	r3, [pc, #160]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 8004122:	69db      	ldr	r3, [r3, #28]
 8004124:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004128:	429a      	cmp	r2, r3
 800412a:	d208      	bcs.n	800413e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800412c:	4b25      	ldr	r3, [pc, #148]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	4922      	ldr	r1, [pc, #136]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 800413a:	4313      	orrs	r3, r2
 800413c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b00      	cmp	r3, #0
 8004148:	d010      	beq.n	800416c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	69da      	ldr	r2, [r3, #28]
 800414e:	4b1d      	ldr	r3, [pc, #116]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004156:	429a      	cmp	r2, r3
 8004158:	d208      	bcs.n	800416c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800415a:	4b1a      	ldr	r3, [pc, #104]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	4917      	ldr	r1, [pc, #92]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 8004168:	4313      	orrs	r3, r2
 800416a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800416c:	f000 f834 	bl	80041d8 <HAL_RCC_GetSysClockFreq>
 8004170:	4602      	mov	r2, r0
 8004172:	4b14      	ldr	r3, [pc, #80]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	0a1b      	lsrs	r3, r3, #8
 8004178:	f003 030f 	and.w	r3, r3, #15
 800417c:	4912      	ldr	r1, [pc, #72]	@ (80041c8 <HAL_RCC_ClockConfig+0x35c>)
 800417e:	5ccb      	ldrb	r3, [r1, r3]
 8004180:	f003 031f 	and.w	r3, r3, #31
 8004184:	fa22 f303 	lsr.w	r3, r2, r3
 8004188:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800418a:	4b0e      	ldr	r3, [pc, #56]	@ (80041c4 <HAL_RCC_ClockConfig+0x358>)
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	4a0d      	ldr	r2, [pc, #52]	@ (80041c8 <HAL_RCC_ClockConfig+0x35c>)
 8004194:	5cd3      	ldrb	r3, [r2, r3]
 8004196:	f003 031f 	and.w	r3, r3, #31
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	fa22 f303 	lsr.w	r3, r2, r3
 80041a0:	4a0a      	ldr	r2, [pc, #40]	@ (80041cc <HAL_RCC_ClockConfig+0x360>)
 80041a2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80041a4:	4a0a      	ldr	r2, [pc, #40]	@ (80041d0 <HAL_RCC_ClockConfig+0x364>)
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80041aa:	4b0a      	ldr	r3, [pc, #40]	@ (80041d4 <HAL_RCC_ClockConfig+0x368>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fd ff7a 	bl	80020a8 <HAL_InitTick>
 80041b4:	4603      	mov	r3, r0
 80041b6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	58024400 	.word	0x58024400
 80041c8:	0800b794 	.word	0x0800b794
 80041cc:	24000004 	.word	0x24000004
 80041d0:	24000000 	.word	0x24000000
 80041d4:	24000008 	.word	0x24000008

080041d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	b089      	sub	sp, #36	@ 0x24
 80041dc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041de:	4bb3      	ldr	r3, [pc, #716]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041e6:	2b18      	cmp	r3, #24
 80041e8:	f200 8155 	bhi.w	8004496 <HAL_RCC_GetSysClockFreq+0x2be>
 80041ec:	a201      	add	r2, pc, #4	@ (adr r2, 80041f4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80041ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f2:	bf00      	nop
 80041f4:	08004259 	.word	0x08004259
 80041f8:	08004497 	.word	0x08004497
 80041fc:	08004497 	.word	0x08004497
 8004200:	08004497 	.word	0x08004497
 8004204:	08004497 	.word	0x08004497
 8004208:	08004497 	.word	0x08004497
 800420c:	08004497 	.word	0x08004497
 8004210:	08004497 	.word	0x08004497
 8004214:	0800427f 	.word	0x0800427f
 8004218:	08004497 	.word	0x08004497
 800421c:	08004497 	.word	0x08004497
 8004220:	08004497 	.word	0x08004497
 8004224:	08004497 	.word	0x08004497
 8004228:	08004497 	.word	0x08004497
 800422c:	08004497 	.word	0x08004497
 8004230:	08004497 	.word	0x08004497
 8004234:	08004285 	.word	0x08004285
 8004238:	08004497 	.word	0x08004497
 800423c:	08004497 	.word	0x08004497
 8004240:	08004497 	.word	0x08004497
 8004244:	08004497 	.word	0x08004497
 8004248:	08004497 	.word	0x08004497
 800424c:	08004497 	.word	0x08004497
 8004250:	08004497 	.word	0x08004497
 8004254:	0800428b 	.word	0x0800428b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004258:	4b94      	ldr	r3, [pc, #592]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0320 	and.w	r3, r3, #32
 8004260:	2b00      	cmp	r3, #0
 8004262:	d009      	beq.n	8004278 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004264:	4b91      	ldr	r3, [pc, #580]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	08db      	lsrs	r3, r3, #3
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	4a90      	ldr	r2, [pc, #576]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
 8004274:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004276:	e111      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004278:	4b8d      	ldr	r3, [pc, #564]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800427a:	61bb      	str	r3, [r7, #24]
      break;
 800427c:	e10e      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800427e:	4b8d      	ldr	r3, [pc, #564]	@ (80044b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004280:	61bb      	str	r3, [r7, #24]
      break;
 8004282:	e10b      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004284:	4b8c      	ldr	r3, [pc, #560]	@ (80044b8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004286:	61bb      	str	r3, [r7, #24]
      break;
 8004288:	e108      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800428a:	4b88      	ldr	r3, [pc, #544]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 800428c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004294:	4b85      	ldr	r3, [pc, #532]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	091b      	lsrs	r3, r3, #4
 800429a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800429e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80042a0:	4b82      	ldr	r3, [pc, #520]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042aa:	4b80      	ldr	r3, [pc, #512]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ae:	08db      	lsrs	r3, r3, #3
 80042b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 80e1 	beq.w	8004490 <HAL_RCC_GetSysClockFreq+0x2b8>
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	f000 8083 	beq.w	80043dc <HAL_RCC_GetSysClockFreq+0x204>
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2b02      	cmp	r3, #2
 80042da:	f200 80a1 	bhi.w	8004420 <HAL_RCC_GetSysClockFreq+0x248>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_RCC_GetSysClockFreq+0x114>
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d056      	beq.n	8004398 <HAL_RCC_GetSysClockFreq+0x1c0>
 80042ea:	e099      	b.n	8004420 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042ec:	4b6f      	ldr	r3, [pc, #444]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0320 	and.w	r3, r3, #32
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d02d      	beq.n	8004354 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042f8:	4b6c      	ldr	r3, [pc, #432]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	08db      	lsrs	r3, r3, #3
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	4a6b      	ldr	r2, [pc, #428]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004304:	fa22 f303 	lsr.w	r3, r2, r3
 8004308:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	ee07 3a90 	vmov	s15, r3
 8004310:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	ee07 3a90 	vmov	s15, r3
 800431a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800431e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004322:	4b62      	ldr	r3, [pc, #392]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432a:	ee07 3a90 	vmov	s15, r3
 800432e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004332:	ed97 6a02 	vldr	s12, [r7, #8]
 8004336:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80044bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800433a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800433e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800434a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004352:	e087      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	ee07 3a90 	vmov	s15, r3
 800435a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800435e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80044c0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004366:	4b51      	ldr	r3, [pc, #324]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800436e:	ee07 3a90 	vmov	s15, r3
 8004372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004376:	ed97 6a02 	vldr	s12, [r7, #8]
 800437a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80044bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800437e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800438a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800438e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004392:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004396:	e065      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	ee07 3a90 	vmov	s15, r3
 800439e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043a2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80044c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80043a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043aa:	4b40      	ldr	r3, [pc, #256]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b2:	ee07 3a90 	vmov	s15, r3
 80043b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80043be:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80044bc <HAL_RCC_GetSysClockFreq+0x2e4>
 80043c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043da:	e043      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	ee07 3a90 	vmov	s15, r3
 80043e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80044c8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80043ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ee:	4b2f      	ldr	r3, [pc, #188]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043f6:	ee07 3a90 	vmov	s15, r3
 80043fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004402:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80044bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800440a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800440e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800441a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800441e:	e021      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	ee07 3a90 	vmov	s15, r3
 8004426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800442a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80044c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800442e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004432:	4b1e      	ldr	r3, [pc, #120]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443a:	ee07 3a90 	vmov	s15, r3
 800443e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004442:	ed97 6a02 	vldr	s12, [r7, #8]
 8004446:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80044bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800444a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800444e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800445a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800445e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004462:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004464:	4b11      	ldr	r3, [pc, #68]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004468:	0a5b      	lsrs	r3, r3, #9
 800446a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800446e:	3301      	adds	r3, #1
 8004470:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	ee07 3a90 	vmov	s15, r3
 8004478:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800447c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004480:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004488:	ee17 3a90 	vmov	r3, s15
 800448c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800448e:	e005      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	61bb      	str	r3, [r7, #24]
      break;
 8004494:	e002      	b.n	800449c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004496:	4b07      	ldr	r3, [pc, #28]	@ (80044b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004498:	61bb      	str	r3, [r7, #24]
      break;
 800449a:	bf00      	nop
  }

  return sysclockfreq;
 800449c:	69bb      	ldr	r3, [r7, #24]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3724      	adds	r7, #36	@ 0x24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	58024400 	.word	0x58024400
 80044b0:	03d09000 	.word	0x03d09000
 80044b4:	003d0900 	.word	0x003d0900
 80044b8:	017d7840 	.word	0x017d7840
 80044bc:	46000000 	.word	0x46000000
 80044c0:	4c742400 	.word	0x4c742400
 80044c4:	4a742400 	.word	0x4a742400
 80044c8:	4bbebc20 	.word	0x4bbebc20

080044cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80044d2:	f7ff fe81 	bl	80041d8 <HAL_RCC_GetSysClockFreq>
 80044d6:	4602      	mov	r2, r0
 80044d8:	4b10      	ldr	r3, [pc, #64]	@ (800451c <HAL_RCC_GetHCLKFreq+0x50>)
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	0a1b      	lsrs	r3, r3, #8
 80044de:	f003 030f 	and.w	r3, r3, #15
 80044e2:	490f      	ldr	r1, [pc, #60]	@ (8004520 <HAL_RCC_GetHCLKFreq+0x54>)
 80044e4:	5ccb      	ldrb	r3, [r1, r3]
 80044e6:	f003 031f 	and.w	r3, r3, #31
 80044ea:	fa22 f303 	lsr.w	r3, r2, r3
 80044ee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80044f0:	4b0a      	ldr	r3, [pc, #40]	@ (800451c <HAL_RCC_GetHCLKFreq+0x50>)
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	f003 030f 	and.w	r3, r3, #15
 80044f8:	4a09      	ldr	r2, [pc, #36]	@ (8004520 <HAL_RCC_GetHCLKFreq+0x54>)
 80044fa:	5cd3      	ldrb	r3, [r2, r3]
 80044fc:	f003 031f 	and.w	r3, r3, #31
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	fa22 f303 	lsr.w	r3, r2, r3
 8004506:	4a07      	ldr	r2, [pc, #28]	@ (8004524 <HAL_RCC_GetHCLKFreq+0x58>)
 8004508:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800450a:	4a07      	ldr	r2, [pc, #28]	@ (8004528 <HAL_RCC_GetHCLKFreq+0x5c>)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004510:	4b04      	ldr	r3, [pc, #16]	@ (8004524 <HAL_RCC_GetHCLKFreq+0x58>)
 8004512:	681b      	ldr	r3, [r3, #0]
}
 8004514:	4618      	mov	r0, r3
 8004516:	3708      	adds	r7, #8
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	58024400 	.word	0x58024400
 8004520:	0800b794 	.word	0x0800b794
 8004524:	24000004 	.word	0x24000004
 8004528:	24000000 	.word	0x24000000

0800452c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004530:	f7ff ffcc 	bl	80044cc <HAL_RCC_GetHCLKFreq>
 8004534:	4602      	mov	r2, r0
 8004536:	4b06      	ldr	r3, [pc, #24]	@ (8004550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	091b      	lsrs	r3, r3, #4
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	4904      	ldr	r1, [pc, #16]	@ (8004554 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004542:	5ccb      	ldrb	r3, [r1, r3]
 8004544:	f003 031f 	and.w	r3, r3, #31
 8004548:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800454c:	4618      	mov	r0, r3
 800454e:	bd80      	pop	{r7, pc}
 8004550:	58024400 	.word	0x58024400
 8004554:	0800b794 	.word	0x0800b794

08004558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800455c:	f7ff ffb6 	bl	80044cc <HAL_RCC_GetHCLKFreq>
 8004560:	4602      	mov	r2, r0
 8004562:	4b06      	ldr	r3, [pc, #24]	@ (800457c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	0a1b      	lsrs	r3, r3, #8
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	4904      	ldr	r1, [pc, #16]	@ (8004580 <HAL_RCC_GetPCLK2Freq+0x28>)
 800456e:	5ccb      	ldrb	r3, [r1, r3]
 8004570:	f003 031f 	and.w	r3, r3, #31
 8004574:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004578:	4618      	mov	r0, r3
 800457a:	bd80      	pop	{r7, pc}
 800457c:	58024400 	.word	0x58024400
 8004580:	0800b794 	.word	0x0800b794

08004584 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	223f      	movs	r2, #63	@ 0x3f
 8004592:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004594:	4b1a      	ldr	r3, [pc, #104]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	f003 0207 	and.w	r2, r3, #7
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80045a0:	4b17      	ldr	r3, [pc, #92]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80045ac:	4b14      	ldr	r3, [pc, #80]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	f003 020f 	and.w	r2, r3, #15
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80045b8:	4b11      	ldr	r3, [pc, #68]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80045c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80045d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80045dc:	4b08      	ldr	r3, [pc, #32]	@ (8004600 <HAL_RCC_GetClockConfig+0x7c>)
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80045e8:	4b06      	ldr	r3, [pc, #24]	@ (8004604 <HAL_RCC_GetClockConfig+0x80>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 020f 	and.w	r2, r3, #15
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	601a      	str	r2, [r3, #0]
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	58024400 	.word	0x58024400
 8004604:	52002000 	.word	0x52002000

08004608 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800460c:	b0c6      	sub	sp, #280	@ 0x118
 800460e:	af00      	add	r7, sp, #0
 8004610:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004614:	2300      	movs	r3, #0
 8004616:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800461a:	2300      	movs	r3, #0
 800461c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004628:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800462c:	2500      	movs	r5, #0
 800462e:	ea54 0305 	orrs.w	r3, r4, r5
 8004632:	d049      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004634:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004638:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800463a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800463e:	d02f      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004640:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004644:	d828      	bhi.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004646:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800464a:	d01a      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800464c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004650:	d822      	bhi.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800465a:	d007      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800465c:	e01c      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800465e:	4bab      	ldr	r3, [pc, #684]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004662:	4aaa      	ldr	r2, [pc, #680]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004664:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004668:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800466a:	e01a      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800466c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004670:	3308      	adds	r3, #8
 8004672:	2102      	movs	r1, #2
 8004674:	4618      	mov	r0, r3
 8004676:	f001 fc25 	bl	8005ec4 <RCCEx_PLL2_Config>
 800467a:	4603      	mov	r3, r0
 800467c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004680:	e00f      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004686:	3328      	adds	r3, #40	@ 0x28
 8004688:	2102      	movs	r1, #2
 800468a:	4618      	mov	r0, r3
 800468c:	f001 fccc 	bl	8006028 <RCCEx_PLL3_Config>
 8004690:	4603      	mov	r3, r0
 8004692:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004696:	e004      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800469e:	e000      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80046a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10a      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80046aa:	4b98      	ldr	r3, [pc, #608]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80046b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046b8:	4a94      	ldr	r2, [pc, #592]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046ba:	430b      	orrs	r3, r1
 80046bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80046be:	e003      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80046d4:	f04f 0900 	mov.w	r9, #0
 80046d8:	ea58 0309 	orrs.w	r3, r8, r9
 80046dc:	d047      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80046de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d82a      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80046e8:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80046ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ee:	bf00      	nop
 80046f0:	08004705 	.word	0x08004705
 80046f4:	08004713 	.word	0x08004713
 80046f8:	08004729 	.word	0x08004729
 80046fc:	08004747 	.word	0x08004747
 8004700:	08004747 	.word	0x08004747
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004704:	4b81      	ldr	r3, [pc, #516]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004708:	4a80      	ldr	r2, [pc, #512]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800470a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800470e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004710:	e01a      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004716:	3308      	adds	r3, #8
 8004718:	2100      	movs	r1, #0
 800471a:	4618      	mov	r0, r3
 800471c:	f001 fbd2 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004720:	4603      	mov	r3, r0
 8004722:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004726:	e00f      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800472c:	3328      	adds	r3, #40	@ 0x28
 800472e:	2100      	movs	r1, #0
 8004730:	4618      	mov	r0, r3
 8004732:	f001 fc79 	bl	8006028 <RCCEx_PLL3_Config>
 8004736:	4603      	mov	r3, r0
 8004738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800473c:	e004      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004744:	e000      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004746:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004748:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800474c:	2b00      	cmp	r3, #0
 800474e:	d10a      	bne.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004750:	4b6e      	ldr	r3, [pc, #440]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004754:	f023 0107 	bic.w	r1, r3, #7
 8004758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800475c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800475e:	4a6b      	ldr	r2, [pc, #428]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004760:	430b      	orrs	r3, r1
 8004762:	6513      	str	r3, [r2, #80]	@ 0x50
 8004764:	e003      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004766:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800476a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800476e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800477a:	f04f 0b00 	mov.w	fp, #0
 800477e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004782:	d05b      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004788:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800478c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004790:	d03b      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004792:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004796:	d834      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004798:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800479c:	d037      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800479e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047a2:	d82e      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80047a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047a8:	d033      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80047aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047ae:	d828      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80047b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047b4:	d01a      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80047b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047ba:	d822      	bhi.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80047c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047c4:	d007      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80047c6:	e01c      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047c8:	4b50      	ldr	r3, [pc, #320]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80047ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047cc:	4a4f      	ldr	r2, [pc, #316]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80047ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047d4:	e01e      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047da:	3308      	adds	r3, #8
 80047dc:	2100      	movs	r1, #0
 80047de:	4618      	mov	r0, r3
 80047e0:	f001 fb70 	bl	8005ec4 <RCCEx_PLL2_Config>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80047ea:	e013      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047f0:	3328      	adds	r3, #40	@ 0x28
 80047f2:	2100      	movs	r1, #0
 80047f4:	4618      	mov	r0, r3
 80047f6:	f001 fc17 	bl	8006028 <RCCEx_PLL3_Config>
 80047fa:	4603      	mov	r3, r0
 80047fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004800:	e008      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004808:	e004      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800480a:	bf00      	nop
 800480c:	e002      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800480e:	bf00      	nop
 8004810:	e000      	b.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004812:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10b      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800481c:	4b3b      	ldr	r3, [pc, #236]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800481e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004820:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004828:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800482c:	4a37      	ldr	r2, [pc, #220]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800482e:	430b      	orrs	r3, r1
 8004830:	6593      	str	r3, [r2, #88]	@ 0x58
 8004832:	e003      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004834:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004838:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800483c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004844:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004848:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800484c:	2300      	movs	r3, #0
 800484e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004852:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004856:	460b      	mov	r3, r1
 8004858:	4313      	orrs	r3, r2
 800485a:	d05d      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800485c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004860:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004864:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004868:	d03b      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800486a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800486e:	d834      	bhi.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004870:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004874:	d037      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8004876:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800487a:	d82e      	bhi.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800487c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004880:	d033      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004882:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004886:	d828      	bhi.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004888:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800488c:	d01a      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800488e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004892:	d822      	bhi.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800489c:	d007      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800489e:	e01c      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048a0:	4b1a      	ldr	r3, [pc, #104]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a4:	4a19      	ldr	r2, [pc, #100]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80048ac:	e01e      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048b2:	3308      	adds	r3, #8
 80048b4:	2100      	movs	r1, #0
 80048b6:	4618      	mov	r0, r3
 80048b8:	f001 fb04 	bl	8005ec4 <RCCEx_PLL2_Config>
 80048bc:	4603      	mov	r3, r0
 80048be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80048c2:	e013      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048c8:	3328      	adds	r3, #40	@ 0x28
 80048ca:	2100      	movs	r1, #0
 80048cc:	4618      	mov	r0, r3
 80048ce:	f001 fbab 	bl	8006028 <RCCEx_PLL3_Config>
 80048d2:	4603      	mov	r3, r0
 80048d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80048d8:	e008      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80048e0:	e004      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80048e2:	bf00      	nop
 80048e4:	e002      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80048e6:	bf00      	nop
 80048e8:	e000      	b.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80048ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10d      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80048f4:	4b05      	ldr	r3, [pc, #20]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80048fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004900:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004904:	4a01      	ldr	r2, [pc, #4]	@ (800490c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004906:	430b      	orrs	r3, r1
 8004908:	6593      	str	r3, [r2, #88]	@ 0x58
 800490a:	e005      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800490c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004910:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004914:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800491c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004920:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004924:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004928:	2300      	movs	r3, #0
 800492a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800492e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004932:	460b      	mov	r3, r1
 8004934:	4313      	orrs	r3, r2
 8004936:	d03a      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800493c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493e:	2b30      	cmp	r3, #48	@ 0x30
 8004940:	d01f      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004942:	2b30      	cmp	r3, #48	@ 0x30
 8004944:	d819      	bhi.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004946:	2b20      	cmp	r3, #32
 8004948:	d00c      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800494a:	2b20      	cmp	r3, #32
 800494c:	d815      	bhi.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800494e:	2b00      	cmp	r3, #0
 8004950:	d019      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004952:	2b10      	cmp	r3, #16
 8004954:	d111      	bne.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004956:	4baa      	ldr	r3, [pc, #680]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495a:	4aa9      	ldr	r2, [pc, #676]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800495c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004962:	e011      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004968:	3308      	adds	r3, #8
 800496a:	2102      	movs	r1, #2
 800496c:	4618      	mov	r0, r3
 800496e:	f001 faa9 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004972:	4603      	mov	r3, r0
 8004974:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004978:	e006      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004980:	e002      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004982:	bf00      	nop
 8004984:	e000      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004988:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800498c:	2b00      	cmp	r3, #0
 800498e:	d10a      	bne.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004990:	4b9b      	ldr	r3, [pc, #620]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004994:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800499c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800499e:	4a98      	ldr	r2, [pc, #608]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049a0:	430b      	orrs	r3, r1
 80049a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049a4:	e003      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80049ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80049ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80049be:	2300      	movs	r3, #0
 80049c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80049c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80049c8:	460b      	mov	r3, r1
 80049ca:	4313      	orrs	r3, r2
 80049cc:	d051      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80049ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049d8:	d035      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80049da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049de:	d82e      	bhi.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80049e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80049e4:	d031      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x442>
 80049e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80049ea:	d828      	bhi.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80049ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f0:	d01a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80049f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f6:	d822      	bhi.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80049fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a00:	d007      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004a02:	e01c      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a04:	4b7e      	ldr	r3, [pc, #504]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a08:	4a7d      	ldr	r2, [pc, #500]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a10:	e01c      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a16:	3308      	adds	r3, #8
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f001 fa52 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004a20:	4603      	mov	r3, r0
 8004a22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a26:	e011      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a2c:	3328      	adds	r3, #40	@ 0x28
 8004a2e:	2100      	movs	r1, #0
 8004a30:	4618      	mov	r0, r3
 8004a32:	f001 faf9 	bl	8006028 <RCCEx_PLL3_Config>
 8004a36:	4603      	mov	r3, r0
 8004a38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a3c:	e006      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a44:	e002      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004a46:	bf00      	nop
 8004a48:	e000      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004a4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10a      	bne.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004a54:	4b6a      	ldr	r3, [pc, #424]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a58:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a62:	4a67      	ldr	r2, [pc, #412]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a64:	430b      	orrs	r3, r1
 8004a66:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a68:	e003      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a6e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004a7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a82:	2300      	movs	r3, #0
 8004a84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a88:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	d053      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004a92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a9c:	d033      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004a9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004aa2:	d82c      	bhi.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004aa4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004aa8:	d02f      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004aaa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004aae:	d826      	bhi.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004ab0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ab4:	d02b      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004ab6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004aba:	d820      	bhi.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004abc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ac0:	d012      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004ac2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ac6:	d81a      	bhi.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d022      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad0:	d115      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ad2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ad6:	3308      	adds	r3, #8
 8004ad8:	2101      	movs	r1, #1
 8004ada:	4618      	mov	r0, r3
 8004adc:	f001 f9f2 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004ae6:	e015      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aec:	3328      	adds	r3, #40	@ 0x28
 8004aee:	2101      	movs	r1, #1
 8004af0:	4618      	mov	r0, r3
 8004af2:	f001 fa99 	bl	8006028 <RCCEx_PLL3_Config>
 8004af6:	4603      	mov	r3, r0
 8004af8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004afc:	e00a      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b04:	e006      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b06:	bf00      	nop
 8004b08:	e004      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b0a:	bf00      	nop
 8004b0c:	e002      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b0e:	bf00      	nop
 8004b10:	e000      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10a      	bne.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004b1c:	4b38      	ldr	r3, [pc, #224]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b20:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b2a:	4a35      	ldr	r2, [pc, #212]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b2c:	430b      	orrs	r3, r1
 8004b2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b30:	e003      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b42:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004b46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004b50:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b54:	460b      	mov	r3, r1
 8004b56:	4313      	orrs	r3, r2
 8004b58:	d058      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b66:	d033      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b6c:	d82c      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b72:	d02f      	beq.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b78:	d826      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004b7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b7e:	d02b      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004b80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b84:	d820      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004b86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b8a:	d012      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b90:	d81a      	bhi.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d022      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004b96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b9a:	d115      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ba0:	3308      	adds	r3, #8
 8004ba2:	2101      	movs	r1, #1
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f001 f98d 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004baa:	4603      	mov	r3, r0
 8004bac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004bb0:	e015      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bb6:	3328      	adds	r3, #40	@ 0x28
 8004bb8:	2101      	movs	r1, #1
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f001 fa34 	bl	8006028 <RCCEx_PLL3_Config>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004bc6:	e00a      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bce:	e006      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004bd0:	bf00      	nop
 8004bd2:	e004      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004bd4:	bf00      	nop
 8004bd6:	e002      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004bd8:	bf00      	nop
 8004bda:	e000      	b.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10e      	bne.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004be6:	4b06      	ldr	r3, [pc, #24]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bf2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004bf6:	4a02      	ldr	r2, [pc, #8]	@ (8004c00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bf8:	430b      	orrs	r3, r1
 8004bfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bfc:	e006      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004bfe:	bf00      	nop
 8004c00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c14:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004c18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004c22:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004c26:	460b      	mov	r3, r1
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	d037      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c36:	d00e      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004c38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c3c:	d816      	bhi.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d018      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004c42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c46:	d111      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c48:	4bc4      	ldr	r3, [pc, #784]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4c:	4ac3      	ldr	r2, [pc, #780]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004c54:	e00f      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c5a:	3308      	adds	r3, #8
 8004c5c:	2101      	movs	r1, #1
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f001 f930 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004c64:	4603      	mov	r3, r0
 8004c66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004c6a:	e004      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c72:	e000      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c7e:	4bb7      	ldr	r3, [pc, #732]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c82:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c8c:	4ab3      	ldr	r2, [pc, #716]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c8e:	430b      	orrs	r3, r1
 8004c90:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c92:	e003      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004ca8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cac:	2300      	movs	r3, #0
 8004cae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004cb2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	d039      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cc2:	2b03      	cmp	r3, #3
 8004cc4:	d81c      	bhi.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ccc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ccc:	08004d09 	.word	0x08004d09
 8004cd0:	08004cdd 	.word	0x08004cdd
 8004cd4:	08004ceb 	.word	0x08004ceb
 8004cd8:	08004d09 	.word	0x08004d09
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cdc:	4b9f      	ldr	r3, [pc, #636]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce0:	4a9e      	ldr	r2, [pc, #632]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ce8:	e00f      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004cea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cee:	3308      	adds	r3, #8
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f001 f8e6 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004cfe:	e004      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d06:	e000      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10a      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004d12:	4b92      	ldr	r3, [pc, #584]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d16:	f023 0103 	bic.w	r1, r3, #3
 8004d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d20:	4a8e      	ldr	r2, [pc, #568]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d22:	430b      	orrs	r3, r1
 8004d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d26:	e003      	b.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d38:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d40:	2300      	movs	r3, #0
 8004d42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d46:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f000 8099 	beq.w	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d52:	4b83      	ldr	r3, [pc, #524]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a82      	ldr	r2, [pc, #520]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d5e:	f7fd fb27 	bl	80023b0 <HAL_GetTick>
 8004d62:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d66:	e00b      	b.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d68:	f7fd fb22 	bl	80023b0 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b64      	cmp	r3, #100	@ 0x64
 8004d76:	d903      	bls.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d7e:	e005      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d80:	4b77      	ldr	r3, [pc, #476]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d0ed      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004d8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d173      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004d94:	4b71      	ldr	r3, [pc, #452]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004da0:	4053      	eors	r3, r2
 8004da2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d015      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004daa:	4b6c      	ldr	r3, [pc, #432]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004db6:	4b69      	ldr	r3, [pc, #420]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dba:	4a68      	ldr	r2, [pc, #416]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004dc2:	4b66      	ldr	r3, [pc, #408]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc6:	4a65      	ldr	r2, [pc, #404]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004dc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dcc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004dce:	4a63      	ldr	r2, [pc, #396]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004dd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004dd4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004dde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004de2:	d118      	bne.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de4:	f7fd fae4 	bl	80023b0 <HAL_GetTick>
 8004de8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004dec:	e00d      	b.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dee:	f7fd fadf 	bl	80023b0 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004df8:	1ad2      	subs	r2, r2, r3
 8004dfa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d903      	bls.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004e08:	e005      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e0a:	4b54      	ldr	r3, [pc, #336]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d0eb      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004e16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d129      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e2e:	d10e      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004e30:	4b4a      	ldr	r3, [pc, #296]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e40:	091a      	lsrs	r2, r3, #4
 8004e42:	4b48      	ldr	r3, [pc, #288]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	4a45      	ldr	r2, [pc, #276]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6113      	str	r3, [r2, #16]
 8004e4c:	e005      	b.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004e4e:	4b43      	ldr	r3, [pc, #268]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	4a42      	ldr	r2, [pc, #264]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004e58:	6113      	str	r3, [r2, #16]
 8004e5a:	4b40      	ldr	r3, [pc, #256]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e5c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004e5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e6a:	4a3c      	ldr	r2, [pc, #240]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e70:	e008      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8004e7a:	e003      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8c:	f002 0301 	and.w	r3, r2, #1
 8004e90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e94:	2300      	movs	r3, #0
 8004e96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004e9a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	f000 808f 	beq.w	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004eac:	2b28      	cmp	r3, #40	@ 0x28
 8004eae:	d871      	bhi.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004eb0:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb6:	bf00      	nop
 8004eb8:	08004f9d 	.word	0x08004f9d
 8004ebc:	08004f95 	.word	0x08004f95
 8004ec0:	08004f95 	.word	0x08004f95
 8004ec4:	08004f95 	.word	0x08004f95
 8004ec8:	08004f95 	.word	0x08004f95
 8004ecc:	08004f95 	.word	0x08004f95
 8004ed0:	08004f95 	.word	0x08004f95
 8004ed4:	08004f95 	.word	0x08004f95
 8004ed8:	08004f69 	.word	0x08004f69
 8004edc:	08004f95 	.word	0x08004f95
 8004ee0:	08004f95 	.word	0x08004f95
 8004ee4:	08004f95 	.word	0x08004f95
 8004ee8:	08004f95 	.word	0x08004f95
 8004eec:	08004f95 	.word	0x08004f95
 8004ef0:	08004f95 	.word	0x08004f95
 8004ef4:	08004f95 	.word	0x08004f95
 8004ef8:	08004f7f 	.word	0x08004f7f
 8004efc:	08004f95 	.word	0x08004f95
 8004f00:	08004f95 	.word	0x08004f95
 8004f04:	08004f95 	.word	0x08004f95
 8004f08:	08004f95 	.word	0x08004f95
 8004f0c:	08004f95 	.word	0x08004f95
 8004f10:	08004f95 	.word	0x08004f95
 8004f14:	08004f95 	.word	0x08004f95
 8004f18:	08004f9d 	.word	0x08004f9d
 8004f1c:	08004f95 	.word	0x08004f95
 8004f20:	08004f95 	.word	0x08004f95
 8004f24:	08004f95 	.word	0x08004f95
 8004f28:	08004f95 	.word	0x08004f95
 8004f2c:	08004f95 	.word	0x08004f95
 8004f30:	08004f95 	.word	0x08004f95
 8004f34:	08004f95 	.word	0x08004f95
 8004f38:	08004f9d 	.word	0x08004f9d
 8004f3c:	08004f95 	.word	0x08004f95
 8004f40:	08004f95 	.word	0x08004f95
 8004f44:	08004f95 	.word	0x08004f95
 8004f48:	08004f95 	.word	0x08004f95
 8004f4c:	08004f95 	.word	0x08004f95
 8004f50:	08004f95 	.word	0x08004f95
 8004f54:	08004f95 	.word	0x08004f95
 8004f58:	08004f9d 	.word	0x08004f9d
 8004f5c:	58024400 	.word	0x58024400
 8004f60:	58024800 	.word	0x58024800
 8004f64:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	2101      	movs	r1, #1
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 ffa7 	bl	8005ec4 <RCCEx_PLL2_Config>
 8004f76:	4603      	mov	r3, r0
 8004f78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004f7c:	e00f      	b.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f82:	3328      	adds	r3, #40	@ 0x28
 8004f84:	2101      	movs	r1, #1
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 f84e 	bl	8006028 <RCCEx_PLL3_Config>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004f92:	e004      	b.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f9a:	e000      	b.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10a      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004fa6:	4bbf      	ldr	r3, [pc, #764]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004faa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004fae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004fb4:	4abb      	ldr	r2, [pc, #748]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004fb6:	430b      	orrs	r3, r1
 8004fb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004fba:	e003      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fc0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fcc:	f002 0302 	and.w	r3, r2, #2
 8004fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fda:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004fde:	460b      	mov	r3, r1
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	d041      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004fe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fea:	2b05      	cmp	r3, #5
 8004fec:	d824      	bhi.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004fee:	a201      	add	r2, pc, #4	@ (adr r2, 8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff4:	08005041 	.word	0x08005041
 8004ff8:	0800500d 	.word	0x0800500d
 8004ffc:	08005023 	.word	0x08005023
 8005000:	08005041 	.word	0x08005041
 8005004:	08005041 	.word	0x08005041
 8005008:	08005041 	.word	0x08005041
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800500c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005010:	3308      	adds	r3, #8
 8005012:	2101      	movs	r1, #1
 8005014:	4618      	mov	r0, r3
 8005016:	f000 ff55 	bl	8005ec4 <RCCEx_PLL2_Config>
 800501a:	4603      	mov	r3, r0
 800501c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005020:	e00f      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005022:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005026:	3328      	adds	r3, #40	@ 0x28
 8005028:	2101      	movs	r1, #1
 800502a:	4618      	mov	r0, r3
 800502c:	f000 fffc 	bl	8006028 <RCCEx_PLL3_Config>
 8005030:	4603      	mov	r3, r0
 8005032:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005036:	e004      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800503e:	e000      	b.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005042:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10a      	bne.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800504a:	4b96      	ldr	r3, [pc, #600]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800504c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800504e:	f023 0107 	bic.w	r1, r3, #7
 8005052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005056:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005058:	4a92      	ldr	r2, [pc, #584]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800505a:	430b      	orrs	r3, r1
 800505c:	6553      	str	r3, [r2, #84]	@ 0x54
 800505e:	e003      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005060:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005064:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800506c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005070:	f002 0304 	and.w	r3, r2, #4
 8005074:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005078:	2300      	movs	r3, #0
 800507a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800507e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005082:	460b      	mov	r3, r1
 8005084:	4313      	orrs	r3, r2
 8005086:	d044      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800508c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005090:	2b05      	cmp	r3, #5
 8005092:	d825      	bhi.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8005094:	a201      	add	r2, pc, #4	@ (adr r2, 800509c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8005096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509a:	bf00      	nop
 800509c:	080050e9 	.word	0x080050e9
 80050a0:	080050b5 	.word	0x080050b5
 80050a4:	080050cb 	.word	0x080050cb
 80050a8:	080050e9 	.word	0x080050e9
 80050ac:	080050e9 	.word	0x080050e9
 80050b0:	080050e9 	.word	0x080050e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050b8:	3308      	adds	r3, #8
 80050ba:	2101      	movs	r1, #1
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 ff01 	bl	8005ec4 <RCCEx_PLL2_Config>
 80050c2:	4603      	mov	r3, r0
 80050c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80050c8:	e00f      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ce:	3328      	adds	r3, #40	@ 0x28
 80050d0:	2101      	movs	r1, #1
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 ffa8 	bl	8006028 <RCCEx_PLL3_Config>
 80050d8:	4603      	mov	r3, r0
 80050da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80050de:	e004      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050e6:	e000      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80050e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10b      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050f2:	4b6c      	ldr	r3, [pc, #432]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80050f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f6:	f023 0107 	bic.w	r1, r3, #7
 80050fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005102:	4a68      	ldr	r2, [pc, #416]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005104:	430b      	orrs	r3, r1
 8005106:	6593      	str	r3, [r2, #88]	@ 0x58
 8005108:	e003      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800510e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	f002 0320 	and.w	r3, r2, #32
 800511e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005122:	2300      	movs	r3, #0
 8005124:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005128:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800512c:	460b      	mov	r3, r1
 800512e:	4313      	orrs	r3, r2
 8005130:	d055      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005136:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800513a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800513e:	d033      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005140:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005144:	d82c      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005146:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800514a:	d02f      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800514c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005150:	d826      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005152:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005156:	d02b      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005158:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800515c:	d820      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800515e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005162:	d012      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8005164:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005168:	d81a      	bhi.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800516a:	2b00      	cmp	r3, #0
 800516c:	d022      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800516e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005172:	d115      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005178:	3308      	adds	r3, #8
 800517a:	2100      	movs	r1, #0
 800517c:	4618      	mov	r0, r3
 800517e:	f000 fea1 	bl	8005ec4 <RCCEx_PLL2_Config>
 8005182:	4603      	mov	r3, r0
 8005184:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005188:	e015      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800518a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800518e:	3328      	adds	r3, #40	@ 0x28
 8005190:	2102      	movs	r1, #2
 8005192:	4618      	mov	r0, r3
 8005194:	f000 ff48 	bl	8006028 <RCCEx_PLL3_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800519e:	e00a      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80051a6:	e006      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80051a8:	bf00      	nop
 80051aa:	e004      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80051ac:	bf00      	nop
 80051ae:	e002      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80051b0:	bf00      	nop
 80051b2:	e000      	b.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80051b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10b      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051be:	4b39      	ldr	r3, [pc, #228]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80051c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80051c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051ce:	4a35      	ldr	r2, [pc, #212]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80051d0:	430b      	orrs	r3, r1
 80051d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80051d4:	e003      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80051de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80051ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051ee:	2300      	movs	r3, #0
 80051f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051f4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80051f8:	460b      	mov	r3, r1
 80051fa:	4313      	orrs	r3, r2
 80051fc:	d058      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80051fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005202:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005206:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800520a:	d033      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800520c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005210:	d82c      	bhi.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005216:	d02f      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800521c:	d826      	bhi.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800521e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005222:	d02b      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005224:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005228:	d820      	bhi.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800522a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800522e:	d012      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005234:	d81a      	bhi.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005236:	2b00      	cmp	r3, #0
 8005238:	d022      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800523a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800523e:	d115      	bne.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005244:	3308      	adds	r3, #8
 8005246:	2100      	movs	r1, #0
 8005248:	4618      	mov	r0, r3
 800524a:	f000 fe3b 	bl	8005ec4 <RCCEx_PLL2_Config>
 800524e:	4603      	mov	r3, r0
 8005250:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005254:	e015      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005256:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800525a:	3328      	adds	r3, #40	@ 0x28
 800525c:	2102      	movs	r1, #2
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fee2 	bl	8006028 <RCCEx_PLL3_Config>
 8005264:	4603      	mov	r3, r0
 8005266:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800526a:	e00a      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005272:	e006      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005274:	bf00      	nop
 8005276:	e004      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005278:	bf00      	nop
 800527a:	e002      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800527c:	bf00      	nop
 800527e:	e000      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005282:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10e      	bne.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800528a:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800528c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800528e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005296:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800529a:	4a02      	ldr	r2, [pc, #8]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800529c:	430b      	orrs	r3, r1
 800529e:	6593      	str	r3, [r2, #88]	@ 0x58
 80052a0:	e006      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80052a2:	bf00      	nop
 80052a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80052b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80052bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80052c0:	2300      	movs	r3, #0
 80052c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80052ca:	460b      	mov	r3, r1
 80052cc:	4313      	orrs	r3, r2
 80052ce:	d055      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80052d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052d8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80052dc:	d033      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80052de:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80052e2:	d82c      	bhi.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80052e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e8:	d02f      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80052ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052ee:	d826      	bhi.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80052f0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80052f4:	d02b      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80052f6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80052fa:	d820      	bhi.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80052fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005300:	d012      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005306:	d81a      	bhi.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005308:	2b00      	cmp	r3, #0
 800530a:	d022      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800530c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005310:	d115      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005316:	3308      	adds	r3, #8
 8005318:	2100      	movs	r1, #0
 800531a:	4618      	mov	r0, r3
 800531c:	f000 fdd2 	bl	8005ec4 <RCCEx_PLL2_Config>
 8005320:	4603      	mov	r3, r0
 8005322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005326:	e015      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800532c:	3328      	adds	r3, #40	@ 0x28
 800532e:	2102      	movs	r1, #2
 8005330:	4618      	mov	r0, r3
 8005332:	f000 fe79 	bl	8006028 <RCCEx_PLL3_Config>
 8005336:	4603      	mov	r3, r0
 8005338:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800533c:	e00a      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005344:	e006      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005346:	bf00      	nop
 8005348:	e004      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800534a:	bf00      	nop
 800534c:	e002      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800534e:	bf00      	nop
 8005350:	e000      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005352:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005354:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10b      	bne.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800535c:	4ba0      	ldr	r3, [pc, #640]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800535e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005360:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005368:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800536c:	4a9c      	ldr	r2, [pc, #624]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800536e:	430b      	orrs	r3, r1
 8005370:	6593      	str	r3, [r2, #88]	@ 0x58
 8005372:	e003      	b.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005374:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005378:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800537c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005384:	f002 0308 	and.w	r3, r2, #8
 8005388:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800538c:	2300      	movs	r3, #0
 800538e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005392:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005396:	460b      	mov	r3, r1
 8005398:	4313      	orrs	r3, r2
 800539a:	d01e      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800539c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a8:	d10c      	bne.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ae:	3328      	adds	r3, #40	@ 0x28
 80053b0:	2102      	movs	r1, #2
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fe38 	bl	8006028 <RCCEx_PLL3_Config>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80053c4:	4b86      	ldr	r3, [pc, #536]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053d4:	4a82      	ldr	r2, [pc, #520]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053d6:	430b      	orrs	r3, r1
 80053d8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e2:	f002 0310 	and.w	r3, r2, #16
 80053e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053ea:	2300      	movs	r3, #0
 80053ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053f0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80053f4:	460b      	mov	r3, r1
 80053f6:	4313      	orrs	r3, r2
 80053f8:	d01e      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80053fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005406:	d10c      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800540c:	3328      	adds	r3, #40	@ 0x28
 800540e:	2102      	movs	r1, #2
 8005410:	4618      	mov	r0, r3
 8005412:	f000 fe09 	bl	8006028 <RCCEx_PLL3_Config>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005422:	4b6f      	ldr	r3, [pc, #444]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005426:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800542a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800542e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005432:	4a6b      	ldr	r2, [pc, #428]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005434:	430b      	orrs	r3, r1
 8005436:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005444:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005446:	2300      	movs	r3, #0
 8005448:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800544a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800544e:	460b      	mov	r3, r1
 8005450:	4313      	orrs	r3, r2
 8005452:	d03e      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005458:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800545c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005460:	d022      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005462:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005466:	d81b      	bhi.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8005468:	2b00      	cmp	r3, #0
 800546a:	d003      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800546c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005470:	d00b      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8005472:	e015      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005478:	3308      	adds	r3, #8
 800547a:	2100      	movs	r1, #0
 800547c:	4618      	mov	r0, r3
 800547e:	f000 fd21 	bl	8005ec4 <RCCEx_PLL2_Config>
 8005482:	4603      	mov	r3, r0
 8005484:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005488:	e00f      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800548a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800548e:	3328      	adds	r3, #40	@ 0x28
 8005490:	2102      	movs	r1, #2
 8005492:	4618      	mov	r0, r3
 8005494:	f000 fdc8 	bl	8006028 <RCCEx_PLL3_Config>
 8005498:	4603      	mov	r3, r0
 800549a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800549e:	e004      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80054a6:	e000      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80054a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10b      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054b2:	4b4b      	ldr	r3, [pc, #300]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80054b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80054ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80054c2:	4a47      	ldr	r2, [pc, #284]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80054c4:	430b      	orrs	r3, r1
 80054c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80054c8:	e003      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80054de:	673b      	str	r3, [r7, #112]	@ 0x70
 80054e0:	2300      	movs	r3, #0
 80054e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80054e4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80054e8:	460b      	mov	r3, r1
 80054ea:	4313      	orrs	r3, r2
 80054ec:	d03b      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80054ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80054fa:	d01f      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80054fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005500:	d818      	bhi.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005502:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005506:	d003      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8005508:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800550c:	d007      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800550e:	e011      	b.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005510:	4b33      	ldr	r3, [pc, #204]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005514:	4a32      	ldr	r2, [pc, #200]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800551a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800551c:	e00f      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800551e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005522:	3328      	adds	r3, #40	@ 0x28
 8005524:	2101      	movs	r1, #1
 8005526:	4618      	mov	r0, r3
 8005528:	f000 fd7e 	bl	8006028 <RCCEx_PLL3_Config>
 800552c:	4603      	mov	r3, r0
 800552e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8005532:	e004      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800553a:	e000      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800553c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800553e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10b      	bne.n	800555e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005546:	4b26      	ldr	r3, [pc, #152]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800554a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800554e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005552:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005556:	4a22      	ldr	r2, [pc, #136]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005558:	430b      	orrs	r3, r1
 800555a:	6553      	str	r3, [r2, #84]	@ 0x54
 800555c:	e003      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800555e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005562:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800556a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005572:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005574:	2300      	movs	r3, #0
 8005576:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005578:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800557c:	460b      	mov	r3, r1
 800557e:	4313      	orrs	r3, r2
 8005580:	d034      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005582:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800558c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005590:	d007      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8005592:	e011      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005594:	4b12      	ldr	r3, [pc, #72]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005598:	4a11      	ldr	r2, [pc, #68]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800559a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800559e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80055a0:	e00e      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a6:	3308      	adds	r3, #8
 80055a8:	2102      	movs	r1, #2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fc8a 	bl	8005ec4 <RCCEx_PLL2_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80055b6:	e003      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80055be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10d      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80055c8:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80055d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d6:	4a02      	ldr	r2, [pc, #8]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055d8:	430b      	orrs	r3, r1
 80055da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055dc:	e006      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80055de:	bf00      	nop
 80055e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80055ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80055f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80055fa:	2300      	movs	r3, #0
 80055fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80055fe:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005602:	460b      	mov	r3, r1
 8005604:	4313      	orrs	r3, r2
 8005606:	d00c      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800560c:	3328      	adds	r3, #40	@ 0x28
 800560e:	2102      	movs	r1, #2
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fd09 	bl	8006028 <RCCEx_PLL3_Config>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d002      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800562e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005630:	2300      	movs	r3, #0
 8005632:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005634:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005638:	460b      	mov	r3, r1
 800563a:	4313      	orrs	r3, r2
 800563c:	d036      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800563e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005642:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005648:	d018      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800564a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800564e:	d811      	bhi.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005654:	d014      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8005656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800565a:	d80b      	bhi.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800565c:	2b00      	cmp	r3, #0
 800565e:	d011      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005664:	d106      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005666:	4bb7      	ldr	r3, [pc, #732]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566a:	4ab6      	ldr	r2, [pc, #728]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800566c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005670:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005672:	e008      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800567a:	e004      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800567c:	bf00      	nop
 800567e:	e002      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005680:	bf00      	nop
 8005682:	e000      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005684:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005686:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10a      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800568e:	4bad      	ldr	r3, [pc, #692]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005692:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005696:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800569c:	4aa9      	ldr	r2, [pc, #676]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800569e:	430b      	orrs	r3, r1
 80056a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80056a2:	e003      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80056ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80056b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80056ba:	2300      	movs	r3, #0
 80056bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80056be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80056c2:	460b      	mov	r3, r1
 80056c4:	4313      	orrs	r3, r2
 80056c6:	d009      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056c8:	4b9e      	ldr	r3, [pc, #632]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80056d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d6:	4a9b      	ldr	r2, [pc, #620]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056d8:	430b      	orrs	r3, r1
 80056da:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80056e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056ea:	2300      	movs	r3, #0
 80056ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056ee:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80056f2:	460b      	mov	r3, r1
 80056f4:	4313      	orrs	r3, r2
 80056f6:	d009      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056f8:	4b92      	ldr	r3, [pc, #584]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056fc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005704:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005706:	4a8f      	ldr	r2, [pc, #572]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005708:	430b      	orrs	r3, r1
 800570a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800570c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005714:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005718:	643b      	str	r3, [r7, #64]	@ 0x40
 800571a:	2300      	movs	r3, #0
 800571c:	647b      	str	r3, [r7, #68]	@ 0x44
 800571e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005722:	460b      	mov	r3, r1
 8005724:	4313      	orrs	r3, r2
 8005726:	d00e      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005728:	4b86      	ldr	r3, [pc, #536]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	4a85      	ldr	r2, [pc, #532]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800572e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005732:	6113      	str	r3, [r2, #16]
 8005734:	4b83      	ldr	r3, [pc, #524]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005736:	6919      	ldr	r1, [r3, #16]
 8005738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800573c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005740:	4a80      	ldr	r2, [pc, #512]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005742:	430b      	orrs	r3, r1
 8005744:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005752:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005754:	2300      	movs	r3, #0
 8005756:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005758:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800575c:	460b      	mov	r3, r1
 800575e:	4313      	orrs	r3, r2
 8005760:	d009      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005762:	4b78      	ldr	r3, [pc, #480]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005766:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800576a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800576e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005770:	4a74      	ldr	r2, [pc, #464]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005772:	430b      	orrs	r3, r1
 8005774:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005776:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800577a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005782:	633b      	str	r3, [r7, #48]	@ 0x30
 8005784:	2300      	movs	r3, #0
 8005786:	637b      	str	r3, [r7, #52]	@ 0x34
 8005788:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800578c:	460b      	mov	r3, r1
 800578e:	4313      	orrs	r3, r2
 8005790:	d00a      	beq.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005792:	4b6c      	ldr	r3, [pc, #432]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005796:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800579a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800579e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a2:	4a68      	ldr	r2, [pc, #416]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80057a4:	430b      	orrs	r3, r1
 80057a6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80057a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	2100      	movs	r1, #0
 80057b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057ba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80057be:	460b      	mov	r3, r1
 80057c0:	4313      	orrs	r3, r2
 80057c2:	d011      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c8:	3308      	adds	r3, #8
 80057ca:	2100      	movs	r1, #0
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fb79 	bl	8005ec4 <RCCEx_PLL2_Config>
 80057d2:	4603      	mov	r3, r0
 80057d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80057d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80057e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f0:	2100      	movs	r1, #0
 80057f2:	6239      	str	r1, [r7, #32]
 80057f4:	f003 0302 	and.w	r3, r3, #2
 80057f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057fa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80057fe:	460b      	mov	r3, r1
 8005800:	4313      	orrs	r3, r2
 8005802:	d011      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005804:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005808:	3308      	adds	r3, #8
 800580a:	2101      	movs	r1, #1
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fb59 	bl	8005ec4 <RCCEx_PLL2_Config>
 8005812:	4603      	mov	r3, r0
 8005814:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005818:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800581c:	2b00      	cmp	r3, #0
 800581e:	d003      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005820:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	2100      	movs	r1, #0
 8005832:	61b9      	str	r1, [r7, #24]
 8005834:	f003 0304 	and.w	r3, r3, #4
 8005838:	61fb      	str	r3, [r7, #28]
 800583a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800583e:	460b      	mov	r3, r1
 8005840:	4313      	orrs	r3, r2
 8005842:	d011      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005848:	3308      	adds	r3, #8
 800584a:	2102      	movs	r1, #2
 800584c:	4618      	mov	r0, r3
 800584e:	f000 fb39 	bl	8005ec4 <RCCEx_PLL2_Config>
 8005852:	4603      	mov	r3, r0
 8005854:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005858:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800585c:	2b00      	cmp	r3, #0
 800585e:	d003      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005860:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005864:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	2100      	movs	r1, #0
 8005872:	6139      	str	r1, [r7, #16]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800587e:	460b      	mov	r3, r1
 8005880:	4313      	orrs	r3, r2
 8005882:	d011      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005888:	3328      	adds	r3, #40	@ 0x28
 800588a:	2100      	movs	r1, #0
 800588c:	4618      	mov	r0, r3
 800588e:	f000 fbcb 	bl	8006028 <RCCEx_PLL3_Config>
 8005892:	4603      	mov	r3, r0
 8005894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005898:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80058a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b0:	2100      	movs	r1, #0
 80058b2:	60b9      	str	r1, [r7, #8]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	60fb      	str	r3, [r7, #12]
 80058ba:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80058be:	460b      	mov	r3, r1
 80058c0:	4313      	orrs	r3, r2
 80058c2:	d011      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c8:	3328      	adds	r3, #40	@ 0x28
 80058ca:	2101      	movs	r1, #1
 80058cc:	4618      	mov	r0, r3
 80058ce:	f000 fbab 	bl	8006028 <RCCEx_PLL3_Config>
 80058d2:	4603      	mov	r3, r0
 80058d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80058d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d003      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80058e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f0:	2100      	movs	r1, #0
 80058f2:	6039      	str	r1, [r7, #0]
 80058f4:	f003 0320 	and.w	r3, r3, #32
 80058f8:	607b      	str	r3, [r7, #4]
 80058fa:	e9d7 1200 	ldrd	r1, r2, [r7]
 80058fe:	460b      	mov	r3, r1
 8005900:	4313      	orrs	r3, r2
 8005902:	d011      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005908:	3328      	adds	r3, #40	@ 0x28
 800590a:	2102      	movs	r1, #2
 800590c:	4618      	mov	r0, r3
 800590e:	f000 fb8b 	bl	8006028 <RCCEx_PLL3_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005920:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005924:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005928:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	e000      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
}
 8005936:	4618      	mov	r0, r3
 8005938:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800593c:	46bd      	mov	sp, r7
 800593e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005942:	bf00      	nop
 8005944:	58024400 	.word	0x58024400

08005948 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800594c:	f7fe fdbe 	bl	80044cc <HAL_RCC_GetHCLKFreq>
 8005950:	4602      	mov	r2, r0
 8005952:	4b06      	ldr	r3, [pc, #24]	@ (800596c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	091b      	lsrs	r3, r3, #4
 8005958:	f003 0307 	and.w	r3, r3, #7
 800595c:	4904      	ldr	r1, [pc, #16]	@ (8005970 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800595e:	5ccb      	ldrb	r3, [r1, r3]
 8005960:	f003 031f 	and.w	r3, r3, #31
 8005964:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005968:	4618      	mov	r0, r3
 800596a:	bd80      	pop	{r7, pc}
 800596c:	58024400 	.word	0x58024400
 8005970:	0800b794 	.word	0x0800b794

08005974 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005974:	b480      	push	{r7}
 8005976:	b089      	sub	sp, #36	@ 0x24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800597c:	4ba1      	ldr	r3, [pc, #644]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800597e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005980:	f003 0303 	and.w	r3, r3, #3
 8005984:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005986:	4b9f      	ldr	r3, [pc, #636]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598a:	0b1b      	lsrs	r3, r3, #12
 800598c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005990:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005992:	4b9c      	ldr	r3, [pc, #624]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005996:	091b      	lsrs	r3, r3, #4
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800599e:	4b99      	ldr	r3, [pc, #612]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a2:	08db      	lsrs	r3, r3, #3
 80059a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	fb02 f303 	mul.w	r3, r2, r3
 80059ae:	ee07 3a90 	vmov	s15, r3
 80059b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f000 8111 	beq.w	8005be4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	2b02      	cmp	r3, #2
 80059c6:	f000 8083 	beq.w	8005ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	f200 80a1 	bhi.w	8005b14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d003      	beq.n	80059e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d056      	beq.n	8005a8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80059de:	e099      	b.n	8005b14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059e0:	4b88      	ldr	r3, [pc, #544]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d02d      	beq.n	8005a48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059ec:	4b85      	ldr	r3, [pc, #532]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	08db      	lsrs	r3, r3, #3
 80059f2:	f003 0303 	and.w	r3, r3, #3
 80059f6:	4a84      	ldr	r2, [pc, #528]	@ (8005c08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80059f8:	fa22 f303 	lsr.w	r3, r2, r3
 80059fc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	ee07 3a90 	vmov	s15, r3
 8005a04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	ee07 3a90 	vmov	s15, r3
 8005a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a16:	4b7b      	ldr	r3, [pc, #492]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a1e:	ee07 3a90 	vmov	s15, r3
 8005a22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a26:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005a46:	e087      	b.n	8005b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	ee07 3a90 	vmov	s15, r3
 8005a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005c10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005a56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a5a:	4b6a      	ldr	r3, [pc, #424]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a62:	ee07 3a90 	vmov	s15, r3
 8005a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a8a:	e065      	b.n	8005b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	ee07 3a90 	vmov	s15, r3
 8005a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005c14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a9e:	4b59      	ldr	r3, [pc, #356]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aa6:	ee07 3a90 	vmov	s15, r3
 8005aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005aae:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ab2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005aba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005abe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ace:	e043      	b.n	8005b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	ee07 3a90 	vmov	s15, r3
 8005ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ada:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005c18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ae2:	4b48      	ldr	r3, [pc, #288]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aea:	ee07 3a90 	vmov	s15, r3
 8005aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005af2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005af6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005afa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b12:	e021      	b.n	8005b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	ee07 3a90 	vmov	s15, r3
 8005b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005c14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b26:	4b37      	ldr	r3, [pc, #220]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b2e:	ee07 3a90 	vmov	s15, r3
 8005b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b36:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005c0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005b56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005b58:	4b2a      	ldr	r3, [pc, #168]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5c:	0a5b      	lsrs	r3, r3, #9
 8005b5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b62:	ee07 3a90 	vmov	s15, r3
 8005b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b72:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b7e:	ee17 2a90 	vmov	r2, s15
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005b86:	4b1f      	ldr	r3, [pc, #124]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b8a:	0c1b      	lsrs	r3, r3, #16
 8005b8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b90:	ee07 3a90 	vmov	s15, r3
 8005b94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ba0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ba4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ba8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bac:	ee17 2a90 	vmov	r2, s15
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005bb4:	4b13      	ldr	r3, [pc, #76]	@ (8005c04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb8:	0e1b      	lsrs	r3, r3, #24
 8005bba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bbe:	ee07 3a90 	vmov	s15, r3
 8005bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005bca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005bce:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bda:	ee17 2a90 	vmov	r2, s15
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005be2:	e008      	b.n	8005bf6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	609a      	str	r2, [r3, #8]
}
 8005bf6:	bf00      	nop
 8005bf8:	3724      	adds	r7, #36	@ 0x24
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	58024400 	.word	0x58024400
 8005c08:	03d09000 	.word	0x03d09000
 8005c0c:	46000000 	.word	0x46000000
 8005c10:	4c742400 	.word	0x4c742400
 8005c14:	4a742400 	.word	0x4a742400
 8005c18:	4bbebc20 	.word	0x4bbebc20

08005c1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b089      	sub	sp, #36	@ 0x24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005c24:	4ba1      	ldr	r3, [pc, #644]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c28:	f003 0303 	and.w	r3, r3, #3
 8005c2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005c2e:	4b9f      	ldr	r3, [pc, #636]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c32:	0d1b      	lsrs	r3, r3, #20
 8005c34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005c3a:	4b9c      	ldr	r3, [pc, #624]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c3e:	0a1b      	lsrs	r3, r3, #8
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005c46:	4b99      	ldr	r3, [pc, #612]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c4a:	08db      	lsrs	r3, r3, #3
 8005c4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	fb02 f303 	mul.w	r3, r2, r3
 8005c56:	ee07 3a90 	vmov	s15, r3
 8005c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 8111 	beq.w	8005e8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	f000 8083 	beq.w	8005d78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	f200 80a1 	bhi.w	8005dbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d056      	beq.n	8005d34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005c86:	e099      	b.n	8005dbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c88:	4b88      	ldr	r3, [pc, #544]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d02d      	beq.n	8005cf0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c94:	4b85      	ldr	r3, [pc, #532]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	08db      	lsrs	r3, r3, #3
 8005c9a:	f003 0303 	and.w	r3, r3, #3
 8005c9e:	4a84      	ldr	r2, [pc, #528]	@ (8005eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ca4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	ee07 3a90 	vmov	s15, r3
 8005cac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	ee07 3a90 	vmov	s15, r3
 8005cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cbe:	4b7b      	ldr	r3, [pc, #492]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cc6:	ee07 3a90 	vmov	s15, r3
 8005cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cce:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005cee:	e087      	b.n	8005e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	ee07 3a90 	vmov	s15, r3
 8005cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cfa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d02:	4b6a      	ldr	r3, [pc, #424]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d0a:	ee07 3a90 	vmov	s15, r3
 8005d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d12:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d32:	e065      	b.n	8005e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	ee07 3a90 	vmov	s15, r3
 8005d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005ebc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d46:	4b59      	ldr	r3, [pc, #356]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d4e:	ee07 3a90 	vmov	s15, r3
 8005d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d56:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d76:	e043      	b.n	8005e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	ee07 3a90 	vmov	s15, r3
 8005d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d8a:	4b48      	ldr	r3, [pc, #288]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d92:	ee07 3a90 	vmov	s15, r3
 8005d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005db6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005dba:	e021      	b.n	8005e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	ee07 3a90 	vmov	s15, r3
 8005dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005ebc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dce:	4b37      	ldr	r3, [pc, #220]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd6:	ee07 3a90 	vmov	s15, r3
 8005dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8005de2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005dfe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005e00:	4b2a      	ldr	r3, [pc, #168]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e04:	0a5b      	lsrs	r3, r3, #9
 8005e06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e26:	ee17 2a90 	vmov	r2, s15
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e32:	0c1b      	lsrs	r3, r3, #16
 8005e34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e38:	ee07 3a90 	vmov	s15, r3
 8005e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e48:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e54:	ee17 2a90 	vmov	r2, s15
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005e5c:	4b13      	ldr	r3, [pc, #76]	@ (8005eac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e60:	0e1b      	lsrs	r3, r3, #24
 8005e62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e66:	ee07 3a90 	vmov	s15, r3
 8005e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e76:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e82:	ee17 2a90 	vmov	r2, s15
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005e8a:	e008      	b.n	8005e9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	609a      	str	r2, [r3, #8]
}
 8005e9e:	bf00      	nop
 8005ea0:	3724      	adds	r7, #36	@ 0x24
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	58024400 	.word	0x58024400
 8005eb0:	03d09000 	.word	0x03d09000
 8005eb4:	46000000 	.word	0x46000000
 8005eb8:	4c742400 	.word	0x4c742400
 8005ebc:	4a742400 	.word	0x4a742400
 8005ec0:	4bbebc20 	.word	0x4bbebc20

08005ec4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ed2:	4b53      	ldr	r3, [pc, #332]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed6:	f003 0303 	and.w	r3, r3, #3
 8005eda:	2b03      	cmp	r3, #3
 8005edc:	d101      	bne.n	8005ee2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e099      	b.n	8006016 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005ee2:	4b4f      	ldr	r3, [pc, #316]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a4e      	ldr	r2, [pc, #312]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005ee8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005eec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eee:	f7fc fa5f 	bl	80023b0 <HAL_GetTick>
 8005ef2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005ef4:	e008      	b.n	8005f08 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ef6:	f7fc fa5b 	bl	80023b0 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d901      	bls.n	8005f08 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e086      	b.n	8006016 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005f08:	4b45      	ldr	r3, [pc, #276]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d1f0      	bne.n	8005ef6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005f14:	4b42      	ldr	r3, [pc, #264]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f18:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	031b      	lsls	r3, r3, #12
 8005f22:	493f      	ldr	r1, [pc, #252]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	628b      	str	r3, [r1, #40]	@ 0x28
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	3b01      	subs	r3, #1
 8005f38:	025b      	lsls	r3, r3, #9
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	041b      	lsls	r3, r3, #16
 8005f46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005f4a:	431a      	orrs	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	3b01      	subs	r3, #1
 8005f52:	061b      	lsls	r3, r3, #24
 8005f54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005f58:	4931      	ldr	r1, [pc, #196]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005f5e:	4b30      	ldr	r3, [pc, #192]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	492d      	ldr	r1, [pc, #180]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005f70:	4b2b      	ldr	r3, [pc, #172]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f74:	f023 0220 	bic.w	r2, r3, #32
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	4928      	ldr	r1, [pc, #160]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005f82:	4b27      	ldr	r3, [pc, #156]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f86:	4a26      	ldr	r2, [pc, #152]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f88:	f023 0310 	bic.w	r3, r3, #16
 8005f8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005f8e:	4b24      	ldr	r3, [pc, #144]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f92:	4b24      	ldr	r3, [pc, #144]	@ (8006024 <RCCEx_PLL2_Config+0x160>)
 8005f94:	4013      	ands	r3, r2
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	69d2      	ldr	r2, [r2, #28]
 8005f9a:	00d2      	lsls	r2, r2, #3
 8005f9c:	4920      	ldr	r1, [pc, #128]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fa8:	f043 0310 	orr.w	r3, r3, #16
 8005fac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d106      	bne.n	8005fc2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb8:	4a19      	ldr	r2, [pc, #100]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005fc0:	e00f      	b.n	8005fe2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d106      	bne.n	8005fd6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005fc8:	4b15      	ldr	r3, [pc, #84]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fcc:	4a14      	ldr	r2, [pc, #80]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005fd4:	e005      	b.n	8005fe2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005fd6:	4b12      	ldr	r3, [pc, #72]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fda:	4a11      	ldr	r2, [pc, #68]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fdc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 8005fe8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005fec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fee:	f7fc f9df 	bl	80023b0 <HAL_GetTick>
 8005ff2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005ff4:	e008      	b.n	8006008 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ff6:	f7fc f9db 	bl	80023b0 <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d901      	bls.n	8006008 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e006      	b.n	8006016 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006008:	4b05      	ldr	r3, [pc, #20]	@ (8006020 <RCCEx_PLL2_Config+0x15c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0f0      	beq.n	8005ff6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006014:	7bfb      	ldrb	r3, [r7, #15]
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	58024400 	.word	0x58024400
 8006024:	ffff0007 	.word	0xffff0007

08006028 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006032:	2300      	movs	r3, #0
 8006034:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006036:	4b53      	ldr	r3, [pc, #332]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603a:	f003 0303 	and.w	r3, r3, #3
 800603e:	2b03      	cmp	r3, #3
 8006040:	d101      	bne.n	8006046 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e099      	b.n	800617a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006046:	4b4f      	ldr	r3, [pc, #316]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a4e      	ldr	r2, [pc, #312]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800604c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006050:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006052:	f7fc f9ad 	bl	80023b0 <HAL_GetTick>
 8006056:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006058:	e008      	b.n	800606c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800605a:	f7fc f9a9 	bl	80023b0 <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	2b02      	cmp	r3, #2
 8006066:	d901      	bls.n	800606c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e086      	b.n	800617a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800606c:	4b45      	ldr	r3, [pc, #276]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1f0      	bne.n	800605a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006078:	4b42      	ldr	r3, [pc, #264]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800607a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	051b      	lsls	r3, r3, #20
 8006086:	493f      	ldr	r1, [pc, #252]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006088:	4313      	orrs	r3, r2
 800608a:	628b      	str	r3, [r1, #40]	@ 0x28
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	3b01      	subs	r3, #1
 8006092:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	3b01      	subs	r3, #1
 800609c:	025b      	lsls	r3, r3, #9
 800609e:	b29b      	uxth	r3, r3
 80060a0:	431a      	orrs	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	3b01      	subs	r3, #1
 80060a8:	041b      	lsls	r3, r3, #16
 80060aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	3b01      	subs	r3, #1
 80060b6:	061b      	lsls	r3, r3, #24
 80060b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80060bc:	4931      	ldr	r1, [pc, #196]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80060c2:	4b30      	ldr	r3, [pc, #192]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	492d      	ldr	r1, [pc, #180]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80060d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060d8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	4928      	ldr	r1, [pc, #160]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060e2:	4313      	orrs	r3, r2
 80060e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80060e6:	4b27      	ldr	r3, [pc, #156]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ea:	4a26      	ldr	r2, [pc, #152]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80060f2:	4b24      	ldr	r3, [pc, #144]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 80060f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060f6:	4b24      	ldr	r3, [pc, #144]	@ (8006188 <RCCEx_PLL3_Config+0x160>)
 80060f8:	4013      	ands	r3, r2
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	69d2      	ldr	r2, [r2, #28]
 80060fe:	00d2      	lsls	r2, r2, #3
 8006100:	4920      	ldr	r1, [pc, #128]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006102:	4313      	orrs	r3, r2
 8006104:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006106:	4b1f      	ldr	r3, [pc, #124]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	4a1e      	ldr	r2, [pc, #120]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800610c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006110:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d106      	bne.n	8006126 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006118:	4b1a      	ldr	r3, [pc, #104]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800611a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611c:	4a19      	ldr	r2, [pc, #100]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800611e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006122:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006124:	e00f      	b.n	8006146 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d106      	bne.n	800613a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800612c:	4b15      	ldr	r3, [pc, #84]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	4a14      	ldr	r2, [pc, #80]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006132:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006136:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006138:	e005      	b.n	8006146 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800613a:	4b12      	ldr	r3, [pc, #72]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800613c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800613e:	4a11      	ldr	r2, [pc, #68]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006140:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006144:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006146:	4b0f      	ldr	r3, [pc, #60]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a0e      	ldr	r2, [pc, #56]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800614c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006150:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006152:	f7fc f92d 	bl	80023b0 <HAL_GetTick>
 8006156:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006158:	e008      	b.n	800616c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800615a:	f7fc f929 	bl	80023b0 <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	2b02      	cmp	r3, #2
 8006166:	d901      	bls.n	800616c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e006      	b.n	800617a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800616c:	4b05      	ldr	r3, [pc, #20]	@ (8006184 <RCCEx_PLL3_Config+0x15c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d0f0      	beq.n	800615a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006178:	7bfb      	ldrb	r3, [r7, #15]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	58024400 	.word	0x58024400
 8006188:	ffff0007 	.word	0xffff0007

0800618c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e10f      	b.n	80063be <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a87      	ldr	r2, [pc, #540]	@ (80063c8 <HAL_SPI_Init+0x23c>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d00f      	beq.n	80061ce <HAL_SPI_Init+0x42>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a86      	ldr	r2, [pc, #536]	@ (80063cc <HAL_SPI_Init+0x240>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d00a      	beq.n	80061ce <HAL_SPI_Init+0x42>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a84      	ldr	r2, [pc, #528]	@ (80063d0 <HAL_SPI_Init+0x244>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d005      	beq.n	80061ce <HAL_SPI_Init+0x42>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	2b0f      	cmp	r3, #15
 80061c8:	d901      	bls.n	80061ce <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e0f7      	b.n	80063be <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fe2e 	bl	8006e30 <SPI_GetPacketSize>
 80061d4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a7b      	ldr	r2, [pc, #492]	@ (80063c8 <HAL_SPI_Init+0x23c>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00c      	beq.n	80061fa <HAL_SPI_Init+0x6e>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a79      	ldr	r2, [pc, #484]	@ (80063cc <HAL_SPI_Init+0x240>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d007      	beq.n	80061fa <HAL_SPI_Init+0x6e>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a78      	ldr	r2, [pc, #480]	@ (80063d0 <HAL_SPI_Init+0x244>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d002      	beq.n	80061fa <HAL_SPI_Init+0x6e>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2b08      	cmp	r3, #8
 80061f8:	d811      	bhi.n	800621e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80061fe:	4a72      	ldr	r2, [pc, #456]	@ (80063c8 <HAL_SPI_Init+0x23c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d009      	beq.n	8006218 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a70      	ldr	r2, [pc, #448]	@ (80063cc <HAL_SPI_Init+0x240>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d004      	beq.n	8006218 <HAL_SPI_Init+0x8c>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a6f      	ldr	r2, [pc, #444]	@ (80063d0 <HAL_SPI_Init+0x244>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d104      	bne.n	8006222 <HAL_SPI_Init+0x96>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2b10      	cmp	r3, #16
 800621c:	d901      	bls.n	8006222 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e0cd      	b.n	80063be <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d106      	bne.n	800623c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fb fe64 	bl	8001f04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2202      	movs	r2, #2
 8006240:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f022 0201 	bic.w	r2, r2, #1
 8006252:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800625e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006268:	d119      	bne.n	800629e <HAL_SPI_Init+0x112>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006272:	d103      	bne.n	800627c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006278:	2b00      	cmp	r3, #0
 800627a:	d008      	beq.n	800628e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10c      	bne.n	800629e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006288:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800628c:	d107      	bne.n	800629e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800629c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00f      	beq.n	80062ca <HAL_SPI_Init+0x13e>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	2b06      	cmp	r3, #6
 80062b0:	d90b      	bls.n	80062ca <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	430a      	orrs	r2, r1
 80062c6:	601a      	str	r2, [r3, #0]
 80062c8:	e007      	b.n	80062da <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	69da      	ldr	r2, [r3, #28]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e2:	431a      	orrs	r2, r3
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062ec:	ea42 0103 	orr.w	r1, r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68da      	ldr	r2, [r3, #12]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	431a      	orrs	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	431a      	orrs	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	695b      	ldr	r3, [r3, #20]
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	431a      	orrs	r2, r3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	431a      	orrs	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	431a      	orrs	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633a:	ea42 0103 	orr.w	r1, r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	430a      	orrs	r2, r1
 8006348:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d113      	bne.n	800637a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006364:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006378:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 0201 	bic.w	r2, r2, #1
 8006388:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2200      	movs	r2, #0
 80063b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	40013000 	.word	0x40013000
 80063cc:	40003800 	.word	0x40003800
 80063d0:	40003c00 	.word	0x40003c00

080063d4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b088      	sub	sp, #32
 80063d8:	af02      	add	r7, sp, #8
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	603b      	str	r3, [r7, #0]
 80063e0:	4613      	mov	r3, r2
 80063e2:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3320      	adds	r3, #32
 80063ea:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063ec:	f7fb ffe0 	bl	80023b0 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d001      	beq.n	8006402 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80063fe:	2302      	movs	r3, #2
 8006400:	e1d1      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <HAL_SPI_Transmit+0x3a>
 8006408:	88fb      	ldrh	r3, [r7, #6]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e1c9      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_SPI_Transmit+0x4c>
 800641c:	2302      	movs	r3, #2
 800641e:	e1c2      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2203      	movs	r2, #3
 800642c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	88fa      	ldrh	r2, [r7, #6]
 8006442:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	88fa      	ldrh	r2, [r7, #6]
 800644a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006478:	d108      	bne.n	800648c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006488:	601a      	str	r2, [r3, #0]
 800648a:	e009      	b.n	80064a0 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800649e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685a      	ldr	r2, [r3, #4]
 80064a6:	4b96      	ldr	r3, [pc, #600]	@ (8006700 <HAL_SPI_Transmit+0x32c>)
 80064a8:	4013      	ands	r3, r2
 80064aa:	88f9      	ldrh	r1, [r7, #6]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	6812      	ldr	r2, [r2, #0]
 80064b0:	430b      	orrs	r3, r1
 80064b2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064cc:	d107      	bne.n	80064de <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	2b0f      	cmp	r3, #15
 80064e4:	d947      	bls.n	8006576 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80064e6:	e03f      	b.n	8006568 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	f003 0302 	and.w	r3, r3, #2
 80064f2:	2b02      	cmp	r3, #2
 80064f4:	d114      	bne.n	8006520 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	6812      	ldr	r2, [r2, #0]
 8006500:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006506:	1d1a      	adds	r2, r3, #4
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800651e:	e023      	b.n	8006568 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006520:	f7fb ff46 	bl	80023b0 <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	429a      	cmp	r2, r3
 800652e:	d803      	bhi.n	8006538 <HAL_SPI_Transmit+0x164>
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006536:	d102      	bne.n	800653e <HAL_SPI_Transmit+0x16a>
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d114      	bne.n	8006568 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f000 fba8 	bl	8006c94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800654a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e11e      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800656e:	b29b      	uxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1b9      	bne.n	80064e8 <HAL_SPI_Transmit+0x114>
 8006574:	e0f1      	b.n	800675a <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	2b07      	cmp	r3, #7
 800657c:	f240 80e6 	bls.w	800674c <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006580:	e05d      	b.n	800663e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	f003 0302 	and.w	r3, r3, #2
 800658c:	2b02      	cmp	r3, #2
 800658e:	d132      	bne.n	80065f6 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006596:	b29b      	uxth	r3, r3
 8006598:	2b01      	cmp	r3, #1
 800659a:	d918      	bls.n	80065ce <HAL_SPI_Transmit+0x1fa>
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d014      	beq.n	80065ce <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6812      	ldr	r2, [r2, #0]
 80065ae:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b4:	1d1a      	adds	r2, r3, #4
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b02      	subs	r3, #2
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80065cc:	e037      	b.n	800663e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065d2:	881a      	ldrh	r2, [r3, #0]
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065dc:	1c9a      	adds	r2, r3, #2
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	3b01      	subs	r3, #1
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80065f4:	e023      	b.n	800663e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065f6:	f7fb fedb 	bl	80023b0 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	429a      	cmp	r2, r3
 8006604:	d803      	bhi.n	800660e <HAL_SPI_Transmit+0x23a>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d102      	bne.n	8006614 <HAL_SPI_Transmit+0x240>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d114      	bne.n	800663e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 fb3d 	bl	8006c94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006620:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e0b3      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006644:	b29b      	uxth	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d19b      	bne.n	8006582 <HAL_SPI_Transmit+0x1ae>
 800664a:	e086      	b.n	800675a <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b02      	cmp	r3, #2
 8006658:	d154      	bne.n	8006704 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006660:	b29b      	uxth	r3, r3
 8006662:	2b03      	cmp	r3, #3
 8006664:	d918      	bls.n	8006698 <HAL_SPI_Transmit+0x2c4>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800666a:	2b40      	cmp	r3, #64	@ 0x40
 800666c:	d914      	bls.n	8006698 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	6812      	ldr	r2, [r2, #0]
 8006678:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800667e:	1d1a      	adds	r2, r3, #4
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800668a:	b29b      	uxth	r3, r3
 800668c:	3b04      	subs	r3, #4
 800668e:	b29a      	uxth	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006696:	e059      	b.n	800674c <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d917      	bls.n	80066d4 <HAL_SPI_Transmit+0x300>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d013      	beq.n	80066d4 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b0:	881a      	ldrh	r2, [r3, #0]
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ba:	1c9a      	adds	r2, r3, #2
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	3b02      	subs	r3, #2
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80066d2:	e03b      	b.n	800674c <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	3320      	adds	r3, #32
 80066de:	7812      	ldrb	r2, [r2, #0]
 80066e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80066fe:	e025      	b.n	800674c <HAL_SPI_Transmit+0x378>
 8006700:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006704:	f7fb fe54 	bl	80023b0 <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	429a      	cmp	r2, r3
 8006712:	d803      	bhi.n	800671c <HAL_SPI_Transmit+0x348>
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800671a:	d102      	bne.n	8006722 <HAL_SPI_Transmit+0x34e>
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d114      	bne.n	800674c <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006722:	68f8      	ldr	r0, [r7, #12]
 8006724:	f000 fab6 	bl	8006c94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800672e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e02c      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006752:	b29b      	uxth	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	f47f af79 	bne.w	800664c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	9300      	str	r3, [sp, #0]
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	2200      	movs	r2, #0
 8006762:	2108      	movs	r1, #8
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f000 fb35 	bl	8006dd4 <SPI_WaitOnFlagUntilTimeout>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d007      	beq.n	8006780 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006776:	f043 0220 	orr.w	r2, r3, #32
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f000 fa87 	bl	8006c94 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800679c:	2b00      	cmp	r3, #0
 800679e:	d001      	beq.n	80067a4 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e000      	b.n	80067a6 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80067a4:	2300      	movs	r3, #0
  }
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3718      	adds	r7, #24
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop

080067b0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	603b      	str	r3, [r7, #0]
 80067bc:	4613      	mov	r3, r2
 80067be:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c4:	095b      	lsrs	r3, r3, #5
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	3301      	adds	r3, #1
 80067ca:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3330      	adds	r3, #48	@ 0x30
 80067d2:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067d4:	f7fb fdec 	bl	80023b0 <HAL_GetTick>
 80067d8:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d001      	beq.n	80067ea <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80067e6:	2302      	movs	r3, #2
 80067e8:	e250      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d002      	beq.n	80067f6 <HAL_SPI_Receive+0x46>
 80067f0:	88fb      	ldrh	r3, [r7, #6]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e248      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006800:	2b01      	cmp	r3, #1
 8006802:	d101      	bne.n	8006808 <HAL_SPI_Receive+0x58>
 8006804:	2302      	movs	r3, #2
 8006806:	e241      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2204      	movs	r2, #4
 8006814:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	88fa      	ldrh	r2, [r7, #6]
 800682a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	88fa      	ldrh	r2, [r7, #6]
 8006832:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006860:	d108      	bne.n	8006874 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	e009      	b.n	8006888 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006886:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	4b95      	ldr	r3, [pc, #596]	@ (8006ae4 <HAL_SPI_Receive+0x334>)
 8006890:	4013      	ands	r3, r2
 8006892:	88f9      	ldrh	r1, [r7, #6]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	6812      	ldr	r2, [r2, #0]
 8006898:	430b      	orrs	r3, r1
 800689a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f042 0201 	orr.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068b4:	d107      	bne.n	80068c6 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	2b0f      	cmp	r3, #15
 80068cc:	d96c      	bls.n	80069a8 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80068ce:	e064      	b.n	800699a <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d114      	bne.n	8006910 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068ee:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80068f0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068f6:	1d1a      	adds	r2, r3, #4
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800690e:	e044      	b.n	800699a <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006916:	b29b      	uxth	r3, r3
 8006918:	8bfa      	ldrh	r2, [r7, #30]
 800691a:	429a      	cmp	r2, r3
 800691c:	d919      	bls.n	8006952 <HAL_SPI_Receive+0x1a2>
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d014      	beq.n	8006952 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006930:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006932:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006944:	b29b      	uxth	r3, r3
 8006946:	3b01      	subs	r3, #1
 8006948:	b29a      	uxth	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006950:	e023      	b.n	800699a <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006952:	f7fb fd2d 	bl	80023b0 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	429a      	cmp	r2, r3
 8006960:	d803      	bhi.n	800696a <HAL_SPI_Receive+0x1ba>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006968:	d102      	bne.n	8006970 <HAL_SPI_Receive+0x1c0>
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d114      	bne.n	800699a <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f000 f98f 	bl	8006c94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800697c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e178      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d194      	bne.n	80068d0 <HAL_SPI_Receive+0x120>
 80069a6:	e15e      	b.n	8006c66 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	2b07      	cmp	r3, #7
 80069ae:	f240 8153 	bls.w	8006c58 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80069b2:	e08f      	b.n	8006ad4 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	f003 0301 	and.w	r3, r3, #1
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d114      	bne.n	80069f4 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069ce:	69ba      	ldr	r2, [r7, #24]
 80069d0:	8812      	ldrh	r2, [r2, #0]
 80069d2:	b292      	uxth	r2, r2
 80069d4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069da:	1c9a      	adds	r2, r3, #2
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	3b01      	subs	r3, #1
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80069f2:	e06f      	b.n	8006ad4 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	8bfa      	ldrh	r2, [r7, #30]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d924      	bls.n	8006a4c <HAL_SPI_Receive+0x29c>
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d01f      	beq.n	8006a4c <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	8812      	ldrh	r2, [r2, #0]
 8006a14:	b292      	uxth	r2, r2
 8006a16:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a1c:	1c9a      	adds	r2, r3, #2
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a26:	69ba      	ldr	r2, [r7, #24]
 8006a28:	8812      	ldrh	r2, [r2, #0]
 8006a2a:	b292      	uxth	r2, r2
 8006a2c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a32:	1c9a      	adds	r2, r3, #2
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	3b02      	subs	r3, #2
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006a4a:	e043      	b.n	8006ad4 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d119      	bne.n	8006a8c <HAL_SPI_Receive+0x2dc>
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d014      	beq.n	8006a8c <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a66:	69ba      	ldr	r2, [r7, #24]
 8006a68:	8812      	ldrh	r2, [r2, #0]
 8006a6a:	b292      	uxth	r2, r2
 8006a6c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a72:	1c9a      	adds	r2, r3, #2
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006a8a:	e023      	b.n	8006ad4 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a8c:	f7fb fc90 	bl	80023b0 <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d803      	bhi.n	8006aa4 <HAL_SPI_Receive+0x2f4>
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa2:	d102      	bne.n	8006aaa <HAL_SPI_Receive+0x2fa>
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d114      	bne.n	8006ad4 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f000 f8f2 	bl	8006c94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ab6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e0db      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f47f af69 	bne.w	80069b4 <HAL_SPI_Receive+0x204>
 8006ae2:	e0c0      	b.n	8006c66 <HAL_SPI_Receive+0x4b6>
 8006ae4:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d117      	bne.n	8006b2e <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b0a:	7812      	ldrb	r2, [r2, #0]
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006b2c:	e094      	b.n	8006c58 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	8bfa      	ldrh	r2, [r7, #30]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d946      	bls.n	8006bca <HAL_SPI_Receive+0x41a>
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d041      	beq.n	8006bca <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b52:	7812      	ldrb	r2, [r2, #0]
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b6e:	7812      	ldrb	r2, [r2, #0]
 8006b70:	b2d2      	uxtb	r2, r2
 8006b72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b78:	1c5a      	adds	r2, r3, #1
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b8a:	7812      	ldrb	r2, [r2, #0]
 8006b8c:	b2d2      	uxtb	r2, r2
 8006b8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b94:	1c5a      	adds	r2, r3, #1
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ba6:	7812      	ldrb	r2, [r2, #0]
 8006ba8:	b2d2      	uxtb	r2, r2
 8006baa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006bb0:	1c5a      	adds	r2, r3, #1
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	3b04      	subs	r3, #4
 8006bc0:	b29a      	uxth	r2, r3
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006bc8:	e046      	b.n	8006c58 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	2b03      	cmp	r3, #3
 8006bd4:	d81c      	bhi.n	8006c10 <HAL_SPI_Receive+0x460>
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d017      	beq.n	8006c10 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006bec:	7812      	ldrb	r2, [r2, #0]
 8006bee:	b2d2      	uxtb	r2, r2
 8006bf0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006bf6:	1c5a      	adds	r2, r3, #1
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	3b01      	subs	r3, #1
 8006c06:	b29a      	uxth	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8006c0e:	e023      	b.n	8006c58 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c10:	f7fb fbce 	bl	80023b0 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	683a      	ldr	r2, [r7, #0]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d803      	bhi.n	8006c28 <HAL_SPI_Receive+0x478>
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c26:	d102      	bne.n	8006c2e <HAL_SPI_Receive+0x47e>
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d114      	bne.n	8006c58 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 f830 	bl	8006c94 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e019      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f47f af41 	bne.w	8006ae8 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 f814 	bl	8006c94 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d001      	beq.n	8006c8a <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e000      	b.n	8006c8c <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
  }
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3720      	adds	r7, #32
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	699a      	ldr	r2, [r3, #24]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0208 	orr.w	r2, r2, #8
 8006cb2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	699a      	ldr	r2, [r3, #24]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0210 	orr.w	r2, r2, #16
 8006cc2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0201 	bic.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6919      	ldr	r1, [r3, #16]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	4b3c      	ldr	r3, [pc, #240]	@ (8006dd0 <SPI_CloseTransfer+0x13c>)
 8006ce0:	400b      	ands	r3, r1
 8006ce2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	689a      	ldr	r2, [r3, #8]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006cf2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d014      	beq.n	8006d2a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f003 0320 	and.w	r3, r3, #32
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00f      	beq.n	8006d2a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d10:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	699a      	ldr	r2, [r3, #24]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0220 	orr.w	r2, r2, #32
 8006d28:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b03      	cmp	r3, #3
 8006d34:	d014      	beq.n	8006d60 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00f      	beq.n	8006d60 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d46:	f043 0204 	orr.w	r2, r3, #4
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	699a      	ldr	r2, [r3, #24]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d5e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00f      	beq.n	8006d8a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d70:	f043 0201 	orr.w	r2, r3, #1
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	699a      	ldr	r2, [r3, #24]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d88:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00f      	beq.n	8006db4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d9a:	f043 0208 	orr.w	r2, r3, #8
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	699a      	ldr	r2, [r3, #24]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006db2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006dc4:	bf00      	nop
 8006dc6:	3714      	adds	r7, #20
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr
 8006dd0:	fffffc90 	.word	0xfffffc90

08006dd4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	603b      	str	r3, [r7, #0]
 8006de0:	4613      	mov	r3, r2
 8006de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006de4:	e010      	b.n	8006e08 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006de6:	f7fb fae3 	bl	80023b0 <HAL_GetTick>
 8006dea:	4602      	mov	r2, r0
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	1ad3      	subs	r3, r2, r3
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d803      	bhi.n	8006dfe <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfc:	d102      	bne.n	8006e04 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e00f      	b.n	8006e28 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	695a      	ldr	r2, [r3, #20]
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	4013      	ands	r3, r2
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	bf0c      	ite	eq
 8006e18:	2301      	moveq	r3, #1
 8006e1a:	2300      	movne	r3, #0
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	461a      	mov	r2, r3
 8006e20:	79fb      	ldrb	r3, [r7, #7]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d0df      	beq.n	8006de6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e3c:	095b      	lsrs	r3, r3, #5
 8006e3e:	3301      	adds	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	3301      	adds	r3, #1
 8006e48:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	3307      	adds	r3, #7
 8006e4e:	08db      	lsrs	r3, r3, #3
 8006e50:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	fb02 f303 	mul.w	r3, r2, r3
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3714      	adds	r7, #20
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b082      	sub	sp, #8
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d101      	bne.n	8006e78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e049      	b.n	8006f0c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d106      	bne.n	8006e92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f841 	bl	8006f14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2202      	movs	r2, #2
 8006e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	f000 f9f5 	bl	8007294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2201      	movs	r2, #1
 8006f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3708      	adds	r7, #8
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006f1c:	bf00      	nop
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b085      	sub	sp, #20
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d001      	beq.n	8006f40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e05e      	b.n	8006ffe <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2202      	movs	r2, #2
 8006f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68da      	ldr	r2, [r3, #12]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f042 0201 	orr.w	r2, r2, #1
 8006f56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a2b      	ldr	r2, [pc, #172]	@ (800700c <HAL_TIM_Base_Start_IT+0xe4>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d02c      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f6a:	d027      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a27      	ldr	r2, [pc, #156]	@ (8007010 <HAL_TIM_Base_Start_IT+0xe8>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d022      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a26      	ldr	r2, [pc, #152]	@ (8007014 <HAL_TIM_Base_Start_IT+0xec>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d01d      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a24      	ldr	r2, [pc, #144]	@ (8007018 <HAL_TIM_Base_Start_IT+0xf0>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d018      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a23      	ldr	r2, [pc, #140]	@ (800701c <HAL_TIM_Base_Start_IT+0xf4>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d013      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a21      	ldr	r2, [pc, #132]	@ (8007020 <HAL_TIM_Base_Start_IT+0xf8>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d00e      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a20      	ldr	r2, [pc, #128]	@ (8007024 <HAL_TIM_Base_Start_IT+0xfc>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d009      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1e      	ldr	r2, [pc, #120]	@ (8007028 <HAL_TIM_Base_Start_IT+0x100>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d004      	beq.n	8006fbc <HAL_TIM_Base_Start_IT+0x94>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800702c <HAL_TIM_Base_Start_IT+0x104>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d115      	bne.n	8006fe8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689a      	ldr	r2, [r3, #8]
 8006fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8007030 <HAL_TIM_Base_Start_IT+0x108>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2b06      	cmp	r3, #6
 8006fcc:	d015      	beq.n	8006ffa <HAL_TIM_Base_Start_IT+0xd2>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fd4:	d011      	beq.n	8006ffa <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f042 0201 	orr.w	r2, r2, #1
 8006fe4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fe6:	e008      	b.n	8006ffa <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 0201 	orr.w	r2, r2, #1
 8006ff6:	601a      	str	r2, [r3, #0]
 8006ff8:	e000      	b.n	8006ffc <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ffa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3714      	adds	r7, #20
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	40010000 	.word	0x40010000
 8007010:	40000400 	.word	0x40000400
 8007014:	40000800 	.word	0x40000800
 8007018:	40000c00 	.word	0x40000c00
 800701c:	40010400 	.word	0x40010400
 8007020:	40001800 	.word	0x40001800
 8007024:	40014000 	.word	0x40014000
 8007028:	4000e000 	.word	0x4000e000
 800702c:	4000e400 	.word	0x4000e400
 8007030:	00010007 	.word	0x00010007

08007034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f003 0302 	and.w	r3, r3, #2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d020      	beq.n	8007098 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f003 0302 	and.w	r3, r3, #2
 800705c:	2b00      	cmp	r3, #0
 800705e:	d01b      	beq.n	8007098 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f06f 0202 	mvn.w	r2, #2
 8007068:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2201      	movs	r2, #1
 800706e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	699b      	ldr	r3, [r3, #24]
 8007076:	f003 0303 	and.w	r3, r3, #3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f8e9 	bl	8007256 <HAL_TIM_IC_CaptureCallback>
 8007084:	e005      	b.n	8007092 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f8db 	bl	8007242 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f8ec 	bl	800726a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f003 0304 	and.w	r3, r3, #4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d020      	beq.n	80070e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f003 0304 	and.w	r3, r3, #4
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d01b      	beq.n	80070e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f06f 0204 	mvn.w	r2, #4
 80070b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2202      	movs	r2, #2
 80070ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f8c3 	bl	8007256 <HAL_TIM_IC_CaptureCallback>
 80070d0:	e005      	b.n	80070de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f8b5 	bl	8007242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f8c6 	bl	800726a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	f003 0308 	and.w	r3, r3, #8
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d020      	beq.n	8007130 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f003 0308 	and.w	r3, r3, #8
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d01b      	beq.n	8007130 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f06f 0208 	mvn.w	r2, #8
 8007100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2204      	movs	r2, #4
 8007106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	f003 0303 	and.w	r3, r3, #3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d003      	beq.n	800711e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 f89d 	bl	8007256 <HAL_TIM_IC_CaptureCallback>
 800711c:	e005      	b.n	800712a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f88f 	bl	8007242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 f8a0 	bl	800726a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	f003 0310 	and.w	r3, r3, #16
 8007136:	2b00      	cmp	r3, #0
 8007138:	d020      	beq.n	800717c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f003 0310 	and.w	r3, r3, #16
 8007140:	2b00      	cmp	r3, #0
 8007142:	d01b      	beq.n	800717c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f06f 0210 	mvn.w	r2, #16
 800714c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2208      	movs	r2, #8
 8007152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	69db      	ldr	r3, [r3, #28]
 800715a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800715e:	2b00      	cmp	r3, #0
 8007160:	d003      	beq.n	800716a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 f877 	bl	8007256 <HAL_TIM_IC_CaptureCallback>
 8007168:	e005      	b.n	8007176 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f869 	bl	8007242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 f87a 	bl	800726a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00c      	beq.n	80071a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	2b00      	cmp	r3, #0
 800718e:	d007      	beq.n	80071a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f06f 0201 	mvn.w	r2, #1
 8007198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f7fa fe14 	bl	8001dc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d104      	bne.n	80071b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00c      	beq.n	80071ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d007      	beq.n	80071ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80071c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f91f 	bl	800740c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00c      	beq.n	80071f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d007      	beq.n	80071f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80071ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f917 	bl	8007420 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00c      	beq.n	8007216 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007202:	2b00      	cmp	r3, #0
 8007204:	d007      	beq.n	8007216 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800720e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f834 	bl	800727e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	f003 0320 	and.w	r3, r3, #32
 800721c:	2b00      	cmp	r3, #0
 800721e:	d00c      	beq.n	800723a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f003 0320 	and.w	r3, r3, #32
 8007226:	2b00      	cmp	r3, #0
 8007228:	d007      	beq.n	800723a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f06f 0220 	mvn.w	r2, #32
 8007232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f8df 	bl	80073f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800723a:	bf00      	nop
 800723c:	3710      	adds	r7, #16
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007242:	b480      	push	{r7}
 8007244:	b083      	sub	sp, #12
 8007246:	af00      	add	r7, sp, #0
 8007248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800724a:	bf00      	nop
 800724c:	370c      	adds	r7, #12
 800724e:	46bd      	mov	sp, r7
 8007250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007254:	4770      	bx	lr

08007256 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800725e:	bf00      	nop
 8007260:	370c      	adds	r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr

0800726a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007272:	bf00      	nop
 8007274:	370c      	adds	r7, #12
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800727e:	b480      	push	{r7}
 8007280:	b083      	sub	sp, #12
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007286:	bf00      	nop
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
	...

08007294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007294:	b480      	push	{r7}
 8007296:	b085      	sub	sp, #20
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a4a      	ldr	r2, [pc, #296]	@ (80073d0 <TIM_Base_SetConfig+0x13c>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d013      	beq.n	80072d4 <TIM_Base_SetConfig+0x40>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072b2:	d00f      	beq.n	80072d4 <TIM_Base_SetConfig+0x40>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a47      	ldr	r2, [pc, #284]	@ (80073d4 <TIM_Base_SetConfig+0x140>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d00b      	beq.n	80072d4 <TIM_Base_SetConfig+0x40>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a46      	ldr	r2, [pc, #280]	@ (80073d8 <TIM_Base_SetConfig+0x144>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d007      	beq.n	80072d4 <TIM_Base_SetConfig+0x40>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a45      	ldr	r2, [pc, #276]	@ (80073dc <TIM_Base_SetConfig+0x148>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d003      	beq.n	80072d4 <TIM_Base_SetConfig+0x40>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a44      	ldr	r2, [pc, #272]	@ (80073e0 <TIM_Base_SetConfig+0x14c>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d108      	bne.n	80072e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	4a39      	ldr	r2, [pc, #228]	@ (80073d0 <TIM_Base_SetConfig+0x13c>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d027      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072f4:	d023      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4a36      	ldr	r2, [pc, #216]	@ (80073d4 <TIM_Base_SetConfig+0x140>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d01f      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a35      	ldr	r2, [pc, #212]	@ (80073d8 <TIM_Base_SetConfig+0x144>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d01b      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a34      	ldr	r2, [pc, #208]	@ (80073dc <TIM_Base_SetConfig+0x148>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d017      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a33      	ldr	r2, [pc, #204]	@ (80073e0 <TIM_Base_SetConfig+0x14c>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d013      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a32      	ldr	r2, [pc, #200]	@ (80073e4 <TIM_Base_SetConfig+0x150>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d00f      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a31      	ldr	r2, [pc, #196]	@ (80073e8 <TIM_Base_SetConfig+0x154>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d00b      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a30      	ldr	r2, [pc, #192]	@ (80073ec <TIM_Base_SetConfig+0x158>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d007      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a2f      	ldr	r2, [pc, #188]	@ (80073f0 <TIM_Base_SetConfig+0x15c>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d003      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a2e      	ldr	r2, [pc, #184]	@ (80073f4 <TIM_Base_SetConfig+0x160>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d108      	bne.n	8007350 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4313      	orrs	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	695b      	ldr	r3, [r3, #20]
 800735a:	4313      	orrs	r3, r2
 800735c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	689a      	ldr	r2, [r3, #8]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a16      	ldr	r2, [pc, #88]	@ (80073d0 <TIM_Base_SetConfig+0x13c>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d00f      	beq.n	800739c <TIM_Base_SetConfig+0x108>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a18      	ldr	r2, [pc, #96]	@ (80073e0 <TIM_Base_SetConfig+0x14c>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d00b      	beq.n	800739c <TIM_Base_SetConfig+0x108>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a17      	ldr	r2, [pc, #92]	@ (80073e4 <TIM_Base_SetConfig+0x150>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d007      	beq.n	800739c <TIM_Base_SetConfig+0x108>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4a16      	ldr	r2, [pc, #88]	@ (80073e8 <TIM_Base_SetConfig+0x154>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d003      	beq.n	800739c <TIM_Base_SetConfig+0x108>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4a15      	ldr	r2, [pc, #84]	@ (80073ec <TIM_Base_SetConfig+0x158>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d103      	bne.n	80073a4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	691a      	ldr	r2, [r3, #16]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d105      	bne.n	80073c2 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	f023 0201 	bic.w	r2, r3, #1
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	611a      	str	r2, [r3, #16]
  }
}
 80073c2:	bf00      	nop
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop
 80073d0:	40010000 	.word	0x40010000
 80073d4:	40000400 	.word	0x40000400
 80073d8:	40000800 	.word	0x40000800
 80073dc:	40000c00 	.word	0x40000c00
 80073e0:	40010400 	.word	0x40010400
 80073e4:	40014000 	.word	0x40014000
 80073e8:	40014400 	.word	0x40014400
 80073ec:	40014800 	.word	0x40014800
 80073f0:	4000e000 	.word	0x4000e000
 80073f4:	4000e400 	.word	0x4000e400

080073f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e042      	b.n	80074cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744c:	2b00      	cmp	r3, #0
 800744e:	d106      	bne.n	800745e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f7fa fdbb 	bl	8001fd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2224      	movs	r2, #36	@ 0x24
 8007462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 0201 	bic.w	r2, r2, #1
 8007474:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 ff22 	bl	80082c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f8b3 	bl	80075f0 <UART_SetConfig>
 800748a:	4603      	mov	r3, r0
 800748c:	2b01      	cmp	r3, #1
 800748e:	d101      	bne.n	8007494 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e01b      	b.n	80074cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	685a      	ldr	r2, [r3, #4]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689a      	ldr	r2, [r3, #8]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f042 0201 	orr.w	r2, r2, #1
 80074c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 ffa1 	bl	800840c <UART_CheckIdleState>
 80074ca:	4603      	mov	r3, r0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3708      	adds	r7, #8
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b08a      	sub	sp, #40	@ 0x28
 80074d8:	af02      	add	r7, sp, #8
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	603b      	str	r3, [r7, #0]
 80074e0:	4613      	mov	r3, r2
 80074e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ea:	2b20      	cmp	r3, #32
 80074ec:	d17b      	bne.n	80075e6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d002      	beq.n	80074fa <HAL_UART_Transmit+0x26>
 80074f4:	88fb      	ldrh	r3, [r7, #6]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e074      	b.n	80075e8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2221      	movs	r2, #33	@ 0x21
 800750a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800750e:	f7fa ff4f 	bl	80023b0 <HAL_GetTick>
 8007512:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	88fa      	ldrh	r2, [r7, #6]
 8007518:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	88fa      	ldrh	r2, [r7, #6]
 8007520:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800752c:	d108      	bne.n	8007540 <HAL_UART_Transmit+0x6c>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d104      	bne.n	8007540 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007536:	2300      	movs	r3, #0
 8007538:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	61bb      	str	r3, [r7, #24]
 800753e:	e003      	b.n	8007548 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007544:	2300      	movs	r3, #0
 8007546:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007548:	e030      	b.n	80075ac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	2200      	movs	r2, #0
 8007552:	2180      	movs	r1, #128	@ 0x80
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f001 f803 	bl	8008560 <UART_WaitOnFlagUntilTimeout>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d005      	beq.n	800756c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2220      	movs	r2, #32
 8007564:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	e03d      	b.n	80075e8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d10b      	bne.n	800758a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	881b      	ldrh	r3, [r3, #0]
 8007576:	461a      	mov	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007580:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	3302      	adds	r3, #2
 8007586:	61bb      	str	r3, [r7, #24]
 8007588:	e007      	b.n	800759a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	781a      	ldrb	r2, [r3, #0]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	3301      	adds	r3, #1
 8007598:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	3b01      	subs	r3, #1
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1c8      	bne.n	800754a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	2200      	movs	r2, #0
 80075c0:	2140      	movs	r1, #64	@ 0x40
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f000 ffcc 	bl	8008560 <UART_WaitOnFlagUntilTimeout>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d005      	beq.n	80075da <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2220      	movs	r2, #32
 80075d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e006      	b.n	80075e8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2220      	movs	r2, #32
 80075de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	e000      	b.n	80075e8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80075e6:	2302      	movs	r3, #2
  }
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3720      	adds	r7, #32
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075f4:	b092      	sub	sp, #72	@ 0x48
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	689a      	ldr	r2, [r3, #8]
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	431a      	orrs	r2, r3
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	695b      	ldr	r3, [r3, #20]
 800760e:	431a      	orrs	r2, r3
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	69db      	ldr	r3, [r3, #28]
 8007614:	4313      	orrs	r3, r2
 8007616:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	4bbe      	ldr	r3, [pc, #760]	@ (8007918 <UART_SetConfig+0x328>)
 8007620:	4013      	ands	r3, r2
 8007622:	697a      	ldr	r2, [r7, #20]
 8007624:	6812      	ldr	r2, [r2, #0]
 8007626:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007628:	430b      	orrs	r3, r1
 800762a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	68da      	ldr	r2, [r3, #12]
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	699b      	ldr	r3, [r3, #24]
 8007646:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4ab3      	ldr	r2, [pc, #716]	@ (800791c <UART_SetConfig+0x32c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d004      	beq.n	800765c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007658:	4313      	orrs	r3, r2
 800765a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689a      	ldr	r2, [r3, #8]
 8007662:	4baf      	ldr	r3, [pc, #700]	@ (8007920 <UART_SetConfig+0x330>)
 8007664:	4013      	ands	r3, r2
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	6812      	ldr	r2, [r2, #0]
 800766a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800766c:	430b      	orrs	r3, r1
 800766e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007676:	f023 010f 	bic.w	r1, r3, #15
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	430a      	orrs	r2, r1
 8007684:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4aa6      	ldr	r2, [pc, #664]	@ (8007924 <UART_SetConfig+0x334>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d177      	bne.n	8007780 <UART_SetConfig+0x190>
 8007690:	4ba5      	ldr	r3, [pc, #660]	@ (8007928 <UART_SetConfig+0x338>)
 8007692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007694:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007698:	2b28      	cmp	r3, #40	@ 0x28
 800769a:	d86d      	bhi.n	8007778 <UART_SetConfig+0x188>
 800769c:	a201      	add	r2, pc, #4	@ (adr r2, 80076a4 <UART_SetConfig+0xb4>)
 800769e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a2:	bf00      	nop
 80076a4:	08007749 	.word	0x08007749
 80076a8:	08007779 	.word	0x08007779
 80076ac:	08007779 	.word	0x08007779
 80076b0:	08007779 	.word	0x08007779
 80076b4:	08007779 	.word	0x08007779
 80076b8:	08007779 	.word	0x08007779
 80076bc:	08007779 	.word	0x08007779
 80076c0:	08007779 	.word	0x08007779
 80076c4:	08007751 	.word	0x08007751
 80076c8:	08007779 	.word	0x08007779
 80076cc:	08007779 	.word	0x08007779
 80076d0:	08007779 	.word	0x08007779
 80076d4:	08007779 	.word	0x08007779
 80076d8:	08007779 	.word	0x08007779
 80076dc:	08007779 	.word	0x08007779
 80076e0:	08007779 	.word	0x08007779
 80076e4:	08007759 	.word	0x08007759
 80076e8:	08007779 	.word	0x08007779
 80076ec:	08007779 	.word	0x08007779
 80076f0:	08007779 	.word	0x08007779
 80076f4:	08007779 	.word	0x08007779
 80076f8:	08007779 	.word	0x08007779
 80076fc:	08007779 	.word	0x08007779
 8007700:	08007779 	.word	0x08007779
 8007704:	08007761 	.word	0x08007761
 8007708:	08007779 	.word	0x08007779
 800770c:	08007779 	.word	0x08007779
 8007710:	08007779 	.word	0x08007779
 8007714:	08007779 	.word	0x08007779
 8007718:	08007779 	.word	0x08007779
 800771c:	08007779 	.word	0x08007779
 8007720:	08007779 	.word	0x08007779
 8007724:	08007769 	.word	0x08007769
 8007728:	08007779 	.word	0x08007779
 800772c:	08007779 	.word	0x08007779
 8007730:	08007779 	.word	0x08007779
 8007734:	08007779 	.word	0x08007779
 8007738:	08007779 	.word	0x08007779
 800773c:	08007779 	.word	0x08007779
 8007740:	08007779 	.word	0x08007779
 8007744:	08007771 	.word	0x08007771
 8007748:	2301      	movs	r3, #1
 800774a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800774e:	e326      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007750:	2304      	movs	r3, #4
 8007752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007756:	e322      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007758:	2308      	movs	r3, #8
 800775a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800775e:	e31e      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007760:	2310      	movs	r3, #16
 8007762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007766:	e31a      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007768:	2320      	movs	r3, #32
 800776a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800776e:	e316      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007770:	2340      	movs	r3, #64	@ 0x40
 8007772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007776:	e312      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007778:	2380      	movs	r3, #128	@ 0x80
 800777a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800777e:	e30e      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a69      	ldr	r2, [pc, #420]	@ (800792c <UART_SetConfig+0x33c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d130      	bne.n	80077ec <UART_SetConfig+0x1fc>
 800778a:	4b67      	ldr	r3, [pc, #412]	@ (8007928 <UART_SetConfig+0x338>)
 800778c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	2b05      	cmp	r3, #5
 8007794:	d826      	bhi.n	80077e4 <UART_SetConfig+0x1f4>
 8007796:	a201      	add	r2, pc, #4	@ (adr r2, 800779c <UART_SetConfig+0x1ac>)
 8007798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779c:	080077b5 	.word	0x080077b5
 80077a0:	080077bd 	.word	0x080077bd
 80077a4:	080077c5 	.word	0x080077c5
 80077a8:	080077cd 	.word	0x080077cd
 80077ac:	080077d5 	.word	0x080077d5
 80077b0:	080077dd 	.word	0x080077dd
 80077b4:	2300      	movs	r3, #0
 80077b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ba:	e2f0      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077bc:	2304      	movs	r3, #4
 80077be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077c2:	e2ec      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077c4:	2308      	movs	r3, #8
 80077c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ca:	e2e8      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077cc:	2310      	movs	r3, #16
 80077ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d2:	e2e4      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077d4:	2320      	movs	r3, #32
 80077d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077da:	e2e0      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077dc:	2340      	movs	r3, #64	@ 0x40
 80077de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077e2:	e2dc      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077e4:	2380      	movs	r3, #128	@ 0x80
 80077e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ea:	e2d8      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a4f      	ldr	r2, [pc, #316]	@ (8007930 <UART_SetConfig+0x340>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d130      	bne.n	8007858 <UART_SetConfig+0x268>
 80077f6:	4b4c      	ldr	r3, [pc, #304]	@ (8007928 <UART_SetConfig+0x338>)
 80077f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077fa:	f003 0307 	and.w	r3, r3, #7
 80077fe:	2b05      	cmp	r3, #5
 8007800:	d826      	bhi.n	8007850 <UART_SetConfig+0x260>
 8007802:	a201      	add	r2, pc, #4	@ (adr r2, 8007808 <UART_SetConfig+0x218>)
 8007804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007808:	08007821 	.word	0x08007821
 800780c:	08007829 	.word	0x08007829
 8007810:	08007831 	.word	0x08007831
 8007814:	08007839 	.word	0x08007839
 8007818:	08007841 	.word	0x08007841
 800781c:	08007849 	.word	0x08007849
 8007820:	2300      	movs	r3, #0
 8007822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007826:	e2ba      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007828:	2304      	movs	r3, #4
 800782a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800782e:	e2b6      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007830:	2308      	movs	r3, #8
 8007832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007836:	e2b2      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007838:	2310      	movs	r3, #16
 800783a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800783e:	e2ae      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007840:	2320      	movs	r3, #32
 8007842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007846:	e2aa      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007848:	2340      	movs	r3, #64	@ 0x40
 800784a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800784e:	e2a6      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007850:	2380      	movs	r3, #128	@ 0x80
 8007852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007856:	e2a2      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a35      	ldr	r2, [pc, #212]	@ (8007934 <UART_SetConfig+0x344>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d130      	bne.n	80078c4 <UART_SetConfig+0x2d4>
 8007862:	4b31      	ldr	r3, [pc, #196]	@ (8007928 <UART_SetConfig+0x338>)
 8007864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007866:	f003 0307 	and.w	r3, r3, #7
 800786a:	2b05      	cmp	r3, #5
 800786c:	d826      	bhi.n	80078bc <UART_SetConfig+0x2cc>
 800786e:	a201      	add	r2, pc, #4	@ (adr r2, 8007874 <UART_SetConfig+0x284>)
 8007870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007874:	0800788d 	.word	0x0800788d
 8007878:	08007895 	.word	0x08007895
 800787c:	0800789d 	.word	0x0800789d
 8007880:	080078a5 	.word	0x080078a5
 8007884:	080078ad 	.word	0x080078ad
 8007888:	080078b5 	.word	0x080078b5
 800788c:	2300      	movs	r3, #0
 800788e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007892:	e284      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007894:	2304      	movs	r3, #4
 8007896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800789a:	e280      	b.n	8007d9e <UART_SetConfig+0x7ae>
 800789c:	2308      	movs	r3, #8
 800789e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078a2:	e27c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80078a4:	2310      	movs	r3, #16
 80078a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078aa:	e278      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80078ac:	2320      	movs	r3, #32
 80078ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078b2:	e274      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80078b4:	2340      	movs	r3, #64	@ 0x40
 80078b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ba:	e270      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80078bc:	2380      	movs	r3, #128	@ 0x80
 80078be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078c2:	e26c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007938 <UART_SetConfig+0x348>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d142      	bne.n	8007954 <UART_SetConfig+0x364>
 80078ce:	4b16      	ldr	r3, [pc, #88]	@ (8007928 <UART_SetConfig+0x338>)
 80078d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078d2:	f003 0307 	and.w	r3, r3, #7
 80078d6:	2b05      	cmp	r3, #5
 80078d8:	d838      	bhi.n	800794c <UART_SetConfig+0x35c>
 80078da:	a201      	add	r2, pc, #4	@ (adr r2, 80078e0 <UART_SetConfig+0x2f0>)
 80078dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e0:	080078f9 	.word	0x080078f9
 80078e4:	08007901 	.word	0x08007901
 80078e8:	08007909 	.word	0x08007909
 80078ec:	08007911 	.word	0x08007911
 80078f0:	0800793d 	.word	0x0800793d
 80078f4:	08007945 	.word	0x08007945
 80078f8:	2300      	movs	r3, #0
 80078fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078fe:	e24e      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007900:	2304      	movs	r3, #4
 8007902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007906:	e24a      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007908:	2308      	movs	r3, #8
 800790a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800790e:	e246      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007910:	2310      	movs	r3, #16
 8007912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007916:	e242      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007918:	cfff69f3 	.word	0xcfff69f3
 800791c:	58000c00 	.word	0x58000c00
 8007920:	11fff4ff 	.word	0x11fff4ff
 8007924:	40011000 	.word	0x40011000
 8007928:	58024400 	.word	0x58024400
 800792c:	40004400 	.word	0x40004400
 8007930:	40004800 	.word	0x40004800
 8007934:	40004c00 	.word	0x40004c00
 8007938:	40005000 	.word	0x40005000
 800793c:	2320      	movs	r3, #32
 800793e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007942:	e22c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007944:	2340      	movs	r3, #64	@ 0x40
 8007946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800794a:	e228      	b.n	8007d9e <UART_SetConfig+0x7ae>
 800794c:	2380      	movs	r3, #128	@ 0x80
 800794e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007952:	e224      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4ab1      	ldr	r2, [pc, #708]	@ (8007c20 <UART_SetConfig+0x630>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d176      	bne.n	8007a4c <UART_SetConfig+0x45c>
 800795e:	4bb1      	ldr	r3, [pc, #708]	@ (8007c24 <UART_SetConfig+0x634>)
 8007960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007962:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007966:	2b28      	cmp	r3, #40	@ 0x28
 8007968:	d86c      	bhi.n	8007a44 <UART_SetConfig+0x454>
 800796a:	a201      	add	r2, pc, #4	@ (adr r2, 8007970 <UART_SetConfig+0x380>)
 800796c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007970:	08007a15 	.word	0x08007a15
 8007974:	08007a45 	.word	0x08007a45
 8007978:	08007a45 	.word	0x08007a45
 800797c:	08007a45 	.word	0x08007a45
 8007980:	08007a45 	.word	0x08007a45
 8007984:	08007a45 	.word	0x08007a45
 8007988:	08007a45 	.word	0x08007a45
 800798c:	08007a45 	.word	0x08007a45
 8007990:	08007a1d 	.word	0x08007a1d
 8007994:	08007a45 	.word	0x08007a45
 8007998:	08007a45 	.word	0x08007a45
 800799c:	08007a45 	.word	0x08007a45
 80079a0:	08007a45 	.word	0x08007a45
 80079a4:	08007a45 	.word	0x08007a45
 80079a8:	08007a45 	.word	0x08007a45
 80079ac:	08007a45 	.word	0x08007a45
 80079b0:	08007a25 	.word	0x08007a25
 80079b4:	08007a45 	.word	0x08007a45
 80079b8:	08007a45 	.word	0x08007a45
 80079bc:	08007a45 	.word	0x08007a45
 80079c0:	08007a45 	.word	0x08007a45
 80079c4:	08007a45 	.word	0x08007a45
 80079c8:	08007a45 	.word	0x08007a45
 80079cc:	08007a45 	.word	0x08007a45
 80079d0:	08007a2d 	.word	0x08007a2d
 80079d4:	08007a45 	.word	0x08007a45
 80079d8:	08007a45 	.word	0x08007a45
 80079dc:	08007a45 	.word	0x08007a45
 80079e0:	08007a45 	.word	0x08007a45
 80079e4:	08007a45 	.word	0x08007a45
 80079e8:	08007a45 	.word	0x08007a45
 80079ec:	08007a45 	.word	0x08007a45
 80079f0:	08007a35 	.word	0x08007a35
 80079f4:	08007a45 	.word	0x08007a45
 80079f8:	08007a45 	.word	0x08007a45
 80079fc:	08007a45 	.word	0x08007a45
 8007a00:	08007a45 	.word	0x08007a45
 8007a04:	08007a45 	.word	0x08007a45
 8007a08:	08007a45 	.word	0x08007a45
 8007a0c:	08007a45 	.word	0x08007a45
 8007a10:	08007a3d 	.word	0x08007a3d
 8007a14:	2301      	movs	r3, #1
 8007a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1a:	e1c0      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a1c:	2304      	movs	r3, #4
 8007a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a22:	e1bc      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a24:	2308      	movs	r3, #8
 8007a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a2a:	e1b8      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a2c:	2310      	movs	r3, #16
 8007a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a32:	e1b4      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a34:	2320      	movs	r3, #32
 8007a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a3a:	e1b0      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a3c:	2340      	movs	r3, #64	@ 0x40
 8007a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a42:	e1ac      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a44:	2380      	movs	r3, #128	@ 0x80
 8007a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a4a:	e1a8      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a75      	ldr	r2, [pc, #468]	@ (8007c28 <UART_SetConfig+0x638>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d130      	bne.n	8007ab8 <UART_SetConfig+0x4c8>
 8007a56:	4b73      	ldr	r3, [pc, #460]	@ (8007c24 <UART_SetConfig+0x634>)
 8007a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a5a:	f003 0307 	and.w	r3, r3, #7
 8007a5e:	2b05      	cmp	r3, #5
 8007a60:	d826      	bhi.n	8007ab0 <UART_SetConfig+0x4c0>
 8007a62:	a201      	add	r2, pc, #4	@ (adr r2, 8007a68 <UART_SetConfig+0x478>)
 8007a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a68:	08007a81 	.word	0x08007a81
 8007a6c:	08007a89 	.word	0x08007a89
 8007a70:	08007a91 	.word	0x08007a91
 8007a74:	08007a99 	.word	0x08007a99
 8007a78:	08007aa1 	.word	0x08007aa1
 8007a7c:	08007aa9 	.word	0x08007aa9
 8007a80:	2300      	movs	r3, #0
 8007a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a86:	e18a      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a88:	2304      	movs	r3, #4
 8007a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a8e:	e186      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a90:	2308      	movs	r3, #8
 8007a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a96:	e182      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007a98:	2310      	movs	r3, #16
 8007a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a9e:	e17e      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007aa0:	2320      	movs	r3, #32
 8007aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aa6:	e17a      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007aa8:	2340      	movs	r3, #64	@ 0x40
 8007aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aae:	e176      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007ab0:	2380      	movs	r3, #128	@ 0x80
 8007ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ab6:	e172      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a5b      	ldr	r2, [pc, #364]	@ (8007c2c <UART_SetConfig+0x63c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d130      	bne.n	8007b24 <UART_SetConfig+0x534>
 8007ac2:	4b58      	ldr	r3, [pc, #352]	@ (8007c24 <UART_SetConfig+0x634>)
 8007ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac6:	f003 0307 	and.w	r3, r3, #7
 8007aca:	2b05      	cmp	r3, #5
 8007acc:	d826      	bhi.n	8007b1c <UART_SetConfig+0x52c>
 8007ace:	a201      	add	r2, pc, #4	@ (adr r2, 8007ad4 <UART_SetConfig+0x4e4>)
 8007ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad4:	08007aed 	.word	0x08007aed
 8007ad8:	08007af5 	.word	0x08007af5
 8007adc:	08007afd 	.word	0x08007afd
 8007ae0:	08007b05 	.word	0x08007b05
 8007ae4:	08007b0d 	.word	0x08007b0d
 8007ae8:	08007b15 	.word	0x08007b15
 8007aec:	2300      	movs	r3, #0
 8007aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007af2:	e154      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007af4:	2304      	movs	r3, #4
 8007af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007afa:	e150      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007afc:	2308      	movs	r3, #8
 8007afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b02:	e14c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007b04:	2310      	movs	r3, #16
 8007b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0a:	e148      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007b0c:	2320      	movs	r3, #32
 8007b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b12:	e144      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007b14:	2340      	movs	r3, #64	@ 0x40
 8007b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b1a:	e140      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007b1c:	2380      	movs	r3, #128	@ 0x80
 8007b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b22:	e13c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a41      	ldr	r2, [pc, #260]	@ (8007c30 <UART_SetConfig+0x640>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	f040 8082 	bne.w	8007c34 <UART_SetConfig+0x644>
 8007b30:	4b3c      	ldr	r3, [pc, #240]	@ (8007c24 <UART_SetConfig+0x634>)
 8007b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b38:	2b28      	cmp	r3, #40	@ 0x28
 8007b3a:	d86d      	bhi.n	8007c18 <UART_SetConfig+0x628>
 8007b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007b44 <UART_SetConfig+0x554>)
 8007b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b42:	bf00      	nop
 8007b44:	08007be9 	.word	0x08007be9
 8007b48:	08007c19 	.word	0x08007c19
 8007b4c:	08007c19 	.word	0x08007c19
 8007b50:	08007c19 	.word	0x08007c19
 8007b54:	08007c19 	.word	0x08007c19
 8007b58:	08007c19 	.word	0x08007c19
 8007b5c:	08007c19 	.word	0x08007c19
 8007b60:	08007c19 	.word	0x08007c19
 8007b64:	08007bf1 	.word	0x08007bf1
 8007b68:	08007c19 	.word	0x08007c19
 8007b6c:	08007c19 	.word	0x08007c19
 8007b70:	08007c19 	.word	0x08007c19
 8007b74:	08007c19 	.word	0x08007c19
 8007b78:	08007c19 	.word	0x08007c19
 8007b7c:	08007c19 	.word	0x08007c19
 8007b80:	08007c19 	.word	0x08007c19
 8007b84:	08007bf9 	.word	0x08007bf9
 8007b88:	08007c19 	.word	0x08007c19
 8007b8c:	08007c19 	.word	0x08007c19
 8007b90:	08007c19 	.word	0x08007c19
 8007b94:	08007c19 	.word	0x08007c19
 8007b98:	08007c19 	.word	0x08007c19
 8007b9c:	08007c19 	.word	0x08007c19
 8007ba0:	08007c19 	.word	0x08007c19
 8007ba4:	08007c01 	.word	0x08007c01
 8007ba8:	08007c19 	.word	0x08007c19
 8007bac:	08007c19 	.word	0x08007c19
 8007bb0:	08007c19 	.word	0x08007c19
 8007bb4:	08007c19 	.word	0x08007c19
 8007bb8:	08007c19 	.word	0x08007c19
 8007bbc:	08007c19 	.word	0x08007c19
 8007bc0:	08007c19 	.word	0x08007c19
 8007bc4:	08007c09 	.word	0x08007c09
 8007bc8:	08007c19 	.word	0x08007c19
 8007bcc:	08007c19 	.word	0x08007c19
 8007bd0:	08007c19 	.word	0x08007c19
 8007bd4:	08007c19 	.word	0x08007c19
 8007bd8:	08007c19 	.word	0x08007c19
 8007bdc:	08007c19 	.word	0x08007c19
 8007be0:	08007c19 	.word	0x08007c19
 8007be4:	08007c11 	.word	0x08007c11
 8007be8:	2301      	movs	r3, #1
 8007bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bee:	e0d6      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007bf0:	2304      	movs	r3, #4
 8007bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bf6:	e0d2      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007bf8:	2308      	movs	r3, #8
 8007bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bfe:	e0ce      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007c00:	2310      	movs	r3, #16
 8007c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c06:	e0ca      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007c08:	2320      	movs	r3, #32
 8007c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c0e:	e0c6      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007c10:	2340      	movs	r3, #64	@ 0x40
 8007c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c16:	e0c2      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007c18:	2380      	movs	r3, #128	@ 0x80
 8007c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c1e:	e0be      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007c20:	40011400 	.word	0x40011400
 8007c24:	58024400 	.word	0x58024400
 8007c28:	40007800 	.word	0x40007800
 8007c2c:	40007c00 	.word	0x40007c00
 8007c30:	40011800 	.word	0x40011800
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4aad      	ldr	r2, [pc, #692]	@ (8007ef0 <UART_SetConfig+0x900>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d176      	bne.n	8007d2c <UART_SetConfig+0x73c>
 8007c3e:	4bad      	ldr	r3, [pc, #692]	@ (8007ef4 <UART_SetConfig+0x904>)
 8007c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c46:	2b28      	cmp	r3, #40	@ 0x28
 8007c48:	d86c      	bhi.n	8007d24 <UART_SetConfig+0x734>
 8007c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c50 <UART_SetConfig+0x660>)
 8007c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c50:	08007cf5 	.word	0x08007cf5
 8007c54:	08007d25 	.word	0x08007d25
 8007c58:	08007d25 	.word	0x08007d25
 8007c5c:	08007d25 	.word	0x08007d25
 8007c60:	08007d25 	.word	0x08007d25
 8007c64:	08007d25 	.word	0x08007d25
 8007c68:	08007d25 	.word	0x08007d25
 8007c6c:	08007d25 	.word	0x08007d25
 8007c70:	08007cfd 	.word	0x08007cfd
 8007c74:	08007d25 	.word	0x08007d25
 8007c78:	08007d25 	.word	0x08007d25
 8007c7c:	08007d25 	.word	0x08007d25
 8007c80:	08007d25 	.word	0x08007d25
 8007c84:	08007d25 	.word	0x08007d25
 8007c88:	08007d25 	.word	0x08007d25
 8007c8c:	08007d25 	.word	0x08007d25
 8007c90:	08007d05 	.word	0x08007d05
 8007c94:	08007d25 	.word	0x08007d25
 8007c98:	08007d25 	.word	0x08007d25
 8007c9c:	08007d25 	.word	0x08007d25
 8007ca0:	08007d25 	.word	0x08007d25
 8007ca4:	08007d25 	.word	0x08007d25
 8007ca8:	08007d25 	.word	0x08007d25
 8007cac:	08007d25 	.word	0x08007d25
 8007cb0:	08007d0d 	.word	0x08007d0d
 8007cb4:	08007d25 	.word	0x08007d25
 8007cb8:	08007d25 	.word	0x08007d25
 8007cbc:	08007d25 	.word	0x08007d25
 8007cc0:	08007d25 	.word	0x08007d25
 8007cc4:	08007d25 	.word	0x08007d25
 8007cc8:	08007d25 	.word	0x08007d25
 8007ccc:	08007d25 	.word	0x08007d25
 8007cd0:	08007d15 	.word	0x08007d15
 8007cd4:	08007d25 	.word	0x08007d25
 8007cd8:	08007d25 	.word	0x08007d25
 8007cdc:	08007d25 	.word	0x08007d25
 8007ce0:	08007d25 	.word	0x08007d25
 8007ce4:	08007d25 	.word	0x08007d25
 8007ce8:	08007d25 	.word	0x08007d25
 8007cec:	08007d25 	.word	0x08007d25
 8007cf0:	08007d1d 	.word	0x08007d1d
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfa:	e050      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007cfc:	2304      	movs	r3, #4
 8007cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d02:	e04c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d04:	2308      	movs	r3, #8
 8007d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d0a:	e048      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d0c:	2310      	movs	r3, #16
 8007d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d12:	e044      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d14:	2320      	movs	r3, #32
 8007d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d1a:	e040      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d1c:	2340      	movs	r3, #64	@ 0x40
 8007d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d22:	e03c      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d24:	2380      	movs	r3, #128	@ 0x80
 8007d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d2a:	e038      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a71      	ldr	r2, [pc, #452]	@ (8007ef8 <UART_SetConfig+0x908>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d130      	bne.n	8007d98 <UART_SetConfig+0x7a8>
 8007d36:	4b6f      	ldr	r3, [pc, #444]	@ (8007ef4 <UART_SetConfig+0x904>)
 8007d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d3a:	f003 0307 	and.w	r3, r3, #7
 8007d3e:	2b05      	cmp	r3, #5
 8007d40:	d826      	bhi.n	8007d90 <UART_SetConfig+0x7a0>
 8007d42:	a201      	add	r2, pc, #4	@ (adr r2, 8007d48 <UART_SetConfig+0x758>)
 8007d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d48:	08007d61 	.word	0x08007d61
 8007d4c:	08007d69 	.word	0x08007d69
 8007d50:	08007d71 	.word	0x08007d71
 8007d54:	08007d79 	.word	0x08007d79
 8007d58:	08007d81 	.word	0x08007d81
 8007d5c:	08007d89 	.word	0x08007d89
 8007d60:	2302      	movs	r3, #2
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e01a      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d68:	2304      	movs	r3, #4
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	e016      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d70:	2308      	movs	r3, #8
 8007d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d76:	e012      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d78:	2310      	movs	r3, #16
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	e00e      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d80:	2320      	movs	r3, #32
 8007d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d86:	e00a      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d88:	2340      	movs	r3, #64	@ 0x40
 8007d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d8e:	e006      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d90:	2380      	movs	r3, #128	@ 0x80
 8007d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d96:	e002      	b.n	8007d9e <UART_SetConfig+0x7ae>
 8007d98:	2380      	movs	r3, #128	@ 0x80
 8007d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a55      	ldr	r2, [pc, #340]	@ (8007ef8 <UART_SetConfig+0x908>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	f040 80f8 	bne.w	8007f9a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007daa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007dae:	2b20      	cmp	r3, #32
 8007db0:	dc46      	bgt.n	8007e40 <UART_SetConfig+0x850>
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	db75      	blt.n	8007ea2 <UART_SetConfig+0x8b2>
 8007db6:	3b02      	subs	r3, #2
 8007db8:	2b1e      	cmp	r3, #30
 8007dba:	d872      	bhi.n	8007ea2 <UART_SetConfig+0x8b2>
 8007dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8007dc4 <UART_SetConfig+0x7d4>)
 8007dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc2:	bf00      	nop
 8007dc4:	08007e47 	.word	0x08007e47
 8007dc8:	08007ea3 	.word	0x08007ea3
 8007dcc:	08007e4f 	.word	0x08007e4f
 8007dd0:	08007ea3 	.word	0x08007ea3
 8007dd4:	08007ea3 	.word	0x08007ea3
 8007dd8:	08007ea3 	.word	0x08007ea3
 8007ddc:	08007e5f 	.word	0x08007e5f
 8007de0:	08007ea3 	.word	0x08007ea3
 8007de4:	08007ea3 	.word	0x08007ea3
 8007de8:	08007ea3 	.word	0x08007ea3
 8007dec:	08007ea3 	.word	0x08007ea3
 8007df0:	08007ea3 	.word	0x08007ea3
 8007df4:	08007ea3 	.word	0x08007ea3
 8007df8:	08007ea3 	.word	0x08007ea3
 8007dfc:	08007e6f 	.word	0x08007e6f
 8007e00:	08007ea3 	.word	0x08007ea3
 8007e04:	08007ea3 	.word	0x08007ea3
 8007e08:	08007ea3 	.word	0x08007ea3
 8007e0c:	08007ea3 	.word	0x08007ea3
 8007e10:	08007ea3 	.word	0x08007ea3
 8007e14:	08007ea3 	.word	0x08007ea3
 8007e18:	08007ea3 	.word	0x08007ea3
 8007e1c:	08007ea3 	.word	0x08007ea3
 8007e20:	08007ea3 	.word	0x08007ea3
 8007e24:	08007ea3 	.word	0x08007ea3
 8007e28:	08007ea3 	.word	0x08007ea3
 8007e2c:	08007ea3 	.word	0x08007ea3
 8007e30:	08007ea3 	.word	0x08007ea3
 8007e34:	08007ea3 	.word	0x08007ea3
 8007e38:	08007ea3 	.word	0x08007ea3
 8007e3c:	08007e95 	.word	0x08007e95
 8007e40:	2b40      	cmp	r3, #64	@ 0x40
 8007e42:	d02a      	beq.n	8007e9a <UART_SetConfig+0x8aa>
 8007e44:	e02d      	b.n	8007ea2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e46:	f7fd fd7f 	bl	8005948 <HAL_RCCEx_GetD3PCLK1Freq>
 8007e4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e4c:	e02f      	b.n	8007eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fd fd8e 	bl	8005974 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e5c:	e027      	b.n	8007eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e5e:	f107 0318 	add.w	r3, r7, #24
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7fd feda 	bl	8005c1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e6c:	e01f      	b.n	8007eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e6e:	4b21      	ldr	r3, [pc, #132]	@ (8007ef4 <UART_SetConfig+0x904>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 0320 	and.w	r3, r3, #32
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d009      	beq.n	8007e8e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ef4 <UART_SetConfig+0x904>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	08db      	lsrs	r3, r3, #3
 8007e80:	f003 0303 	and.w	r3, r3, #3
 8007e84:	4a1d      	ldr	r2, [pc, #116]	@ (8007efc <UART_SetConfig+0x90c>)
 8007e86:	fa22 f303 	lsr.w	r3, r2, r3
 8007e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e8c:	e00f      	b.n	8007eae <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8007efc <UART_SetConfig+0x90c>)
 8007e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e92:	e00c      	b.n	8007eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e94:	4b1a      	ldr	r3, [pc, #104]	@ (8007f00 <UART_SetConfig+0x910>)
 8007e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e98:	e009      	b.n	8007eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ea0:	e005      	b.n	8007eae <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007eac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f000 81ee 	beq.w	8008292 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eba:	4a12      	ldr	r2, [pc, #72]	@ (8007f04 <UART_SetConfig+0x914>)
 8007ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ec4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ec8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	685a      	ldr	r2, [r3, #4]
 8007ece:	4613      	mov	r3, r2
 8007ed0:	005b      	lsls	r3, r3, #1
 8007ed2:	4413      	add	r3, r2
 8007ed4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d305      	bcc.n	8007ee6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ee0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d910      	bls.n	8007f08 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007eec:	e1d1      	b.n	8008292 <UART_SetConfig+0xca2>
 8007eee:	bf00      	nop
 8007ef0:	40011c00 	.word	0x40011c00
 8007ef4:	58024400 	.word	0x58024400
 8007ef8:	58000c00 	.word	0x58000c00
 8007efc:	03d09000 	.word	0x03d09000
 8007f00:	003d0900 	.word	0x003d0900
 8007f04:	0800b7a4 	.word	0x0800b7a4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	60bb      	str	r3, [r7, #8]
 8007f0e:	60fa      	str	r2, [r7, #12]
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f14:	4ac0      	ldr	r2, [pc, #768]	@ (8008218 <UART_SetConfig+0xc28>)
 8007f16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	603b      	str	r3, [r7, #0]
 8007f20:	607a      	str	r2, [r7, #4]
 8007f22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f2a:	f7f8 f9f1 	bl	8000310 <__aeabi_uldivmod>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	460b      	mov	r3, r1
 8007f32:	4610      	mov	r0, r2
 8007f34:	4619      	mov	r1, r3
 8007f36:	f04f 0200 	mov.w	r2, #0
 8007f3a:	f04f 0300 	mov.w	r3, #0
 8007f3e:	020b      	lsls	r3, r1, #8
 8007f40:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f44:	0202      	lsls	r2, r0, #8
 8007f46:	6979      	ldr	r1, [r7, #20]
 8007f48:	6849      	ldr	r1, [r1, #4]
 8007f4a:	0849      	lsrs	r1, r1, #1
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	460c      	mov	r4, r1
 8007f50:	4605      	mov	r5, r0
 8007f52:	eb12 0804 	adds.w	r8, r2, r4
 8007f56:	eb43 0905 	adc.w	r9, r3, r5
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	469a      	mov	sl, r3
 8007f62:	4693      	mov	fp, r2
 8007f64:	4652      	mov	r2, sl
 8007f66:	465b      	mov	r3, fp
 8007f68:	4640      	mov	r0, r8
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	f7f8 f9d0 	bl	8000310 <__aeabi_uldivmod>
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	4613      	mov	r3, r2
 8007f76:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f7e:	d308      	bcc.n	8007f92 <UART_SetConfig+0x9a2>
 8007f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f86:	d204      	bcs.n	8007f92 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f8e:	60da      	str	r2, [r3, #12]
 8007f90:	e17f      	b.n	8008292 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007f98:	e17b      	b.n	8008292 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	69db      	ldr	r3, [r3, #28]
 8007f9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fa2:	f040 80bd 	bne.w	8008120 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007fa6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007faa:	2b20      	cmp	r3, #32
 8007fac:	dc48      	bgt.n	8008040 <UART_SetConfig+0xa50>
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	db7b      	blt.n	80080aa <UART_SetConfig+0xaba>
 8007fb2:	2b20      	cmp	r3, #32
 8007fb4:	d879      	bhi.n	80080aa <UART_SetConfig+0xaba>
 8007fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fbc <UART_SetConfig+0x9cc>)
 8007fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fbc:	08008047 	.word	0x08008047
 8007fc0:	0800804f 	.word	0x0800804f
 8007fc4:	080080ab 	.word	0x080080ab
 8007fc8:	080080ab 	.word	0x080080ab
 8007fcc:	08008057 	.word	0x08008057
 8007fd0:	080080ab 	.word	0x080080ab
 8007fd4:	080080ab 	.word	0x080080ab
 8007fd8:	080080ab 	.word	0x080080ab
 8007fdc:	08008067 	.word	0x08008067
 8007fe0:	080080ab 	.word	0x080080ab
 8007fe4:	080080ab 	.word	0x080080ab
 8007fe8:	080080ab 	.word	0x080080ab
 8007fec:	080080ab 	.word	0x080080ab
 8007ff0:	080080ab 	.word	0x080080ab
 8007ff4:	080080ab 	.word	0x080080ab
 8007ff8:	080080ab 	.word	0x080080ab
 8007ffc:	08008077 	.word	0x08008077
 8008000:	080080ab 	.word	0x080080ab
 8008004:	080080ab 	.word	0x080080ab
 8008008:	080080ab 	.word	0x080080ab
 800800c:	080080ab 	.word	0x080080ab
 8008010:	080080ab 	.word	0x080080ab
 8008014:	080080ab 	.word	0x080080ab
 8008018:	080080ab 	.word	0x080080ab
 800801c:	080080ab 	.word	0x080080ab
 8008020:	080080ab 	.word	0x080080ab
 8008024:	080080ab 	.word	0x080080ab
 8008028:	080080ab 	.word	0x080080ab
 800802c:	080080ab 	.word	0x080080ab
 8008030:	080080ab 	.word	0x080080ab
 8008034:	080080ab 	.word	0x080080ab
 8008038:	080080ab 	.word	0x080080ab
 800803c:	0800809d 	.word	0x0800809d
 8008040:	2b40      	cmp	r3, #64	@ 0x40
 8008042:	d02e      	beq.n	80080a2 <UART_SetConfig+0xab2>
 8008044:	e031      	b.n	80080aa <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008046:	f7fc fa71 	bl	800452c <HAL_RCC_GetPCLK1Freq>
 800804a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800804c:	e033      	b.n	80080b6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800804e:	f7fc fa83 	bl	8004558 <HAL_RCC_GetPCLK2Freq>
 8008052:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008054:	e02f      	b.n	80080b6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800805a:	4618      	mov	r0, r3
 800805c:	f7fd fc8a 	bl	8005974 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008064:	e027      	b.n	80080b6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008066:	f107 0318 	add.w	r3, r7, #24
 800806a:	4618      	mov	r0, r3
 800806c:	f7fd fdd6 	bl	8005c1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008070:	69fb      	ldr	r3, [r7, #28]
 8008072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008074:	e01f      	b.n	80080b6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008076:	4b69      	ldr	r3, [pc, #420]	@ (800821c <UART_SetConfig+0xc2c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f003 0320 	and.w	r3, r3, #32
 800807e:	2b00      	cmp	r3, #0
 8008080:	d009      	beq.n	8008096 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008082:	4b66      	ldr	r3, [pc, #408]	@ (800821c <UART_SetConfig+0xc2c>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	08db      	lsrs	r3, r3, #3
 8008088:	f003 0303 	and.w	r3, r3, #3
 800808c:	4a64      	ldr	r2, [pc, #400]	@ (8008220 <UART_SetConfig+0xc30>)
 800808e:	fa22 f303 	lsr.w	r3, r2, r3
 8008092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008094:	e00f      	b.n	80080b6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8008096:	4b62      	ldr	r3, [pc, #392]	@ (8008220 <UART_SetConfig+0xc30>)
 8008098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800809a:	e00c      	b.n	80080b6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800809c:	4b61      	ldr	r3, [pc, #388]	@ (8008224 <UART_SetConfig+0xc34>)
 800809e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080a0:	e009      	b.n	80080b6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080a8:	e005      	b.n	80080b6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80080aa:	2300      	movs	r3, #0
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80080b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f000 80ea 	beq.w	8008292 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080c2:	4a55      	ldr	r2, [pc, #340]	@ (8008218 <UART_SetConfig+0xc28>)
 80080c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080c8:	461a      	mov	r2, r3
 80080ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80080d0:	005a      	lsls	r2, r3, #1
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	085b      	lsrs	r3, r3, #1
 80080d8:	441a      	add	r2, r3
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e6:	2b0f      	cmp	r3, #15
 80080e8:	d916      	bls.n	8008118 <UART_SetConfig+0xb28>
 80080ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080f0:	d212      	bcs.n	8008118 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	f023 030f 	bic.w	r3, r3, #15
 80080fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fe:	085b      	lsrs	r3, r3, #1
 8008100:	b29b      	uxth	r3, r3
 8008102:	f003 0307 	and.w	r3, r3, #7
 8008106:	b29a      	uxth	r2, r3
 8008108:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800810a:	4313      	orrs	r3, r2
 800810c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008114:	60da      	str	r2, [r3, #12]
 8008116:	e0bc      	b.n	8008292 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800811e:	e0b8      	b.n	8008292 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008120:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008124:	2b20      	cmp	r3, #32
 8008126:	dc4b      	bgt.n	80081c0 <UART_SetConfig+0xbd0>
 8008128:	2b00      	cmp	r3, #0
 800812a:	f2c0 8087 	blt.w	800823c <UART_SetConfig+0xc4c>
 800812e:	2b20      	cmp	r3, #32
 8008130:	f200 8084 	bhi.w	800823c <UART_SetConfig+0xc4c>
 8008134:	a201      	add	r2, pc, #4	@ (adr r2, 800813c <UART_SetConfig+0xb4c>)
 8008136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813a:	bf00      	nop
 800813c:	080081c7 	.word	0x080081c7
 8008140:	080081cf 	.word	0x080081cf
 8008144:	0800823d 	.word	0x0800823d
 8008148:	0800823d 	.word	0x0800823d
 800814c:	080081d7 	.word	0x080081d7
 8008150:	0800823d 	.word	0x0800823d
 8008154:	0800823d 	.word	0x0800823d
 8008158:	0800823d 	.word	0x0800823d
 800815c:	080081e7 	.word	0x080081e7
 8008160:	0800823d 	.word	0x0800823d
 8008164:	0800823d 	.word	0x0800823d
 8008168:	0800823d 	.word	0x0800823d
 800816c:	0800823d 	.word	0x0800823d
 8008170:	0800823d 	.word	0x0800823d
 8008174:	0800823d 	.word	0x0800823d
 8008178:	0800823d 	.word	0x0800823d
 800817c:	080081f7 	.word	0x080081f7
 8008180:	0800823d 	.word	0x0800823d
 8008184:	0800823d 	.word	0x0800823d
 8008188:	0800823d 	.word	0x0800823d
 800818c:	0800823d 	.word	0x0800823d
 8008190:	0800823d 	.word	0x0800823d
 8008194:	0800823d 	.word	0x0800823d
 8008198:	0800823d 	.word	0x0800823d
 800819c:	0800823d 	.word	0x0800823d
 80081a0:	0800823d 	.word	0x0800823d
 80081a4:	0800823d 	.word	0x0800823d
 80081a8:	0800823d 	.word	0x0800823d
 80081ac:	0800823d 	.word	0x0800823d
 80081b0:	0800823d 	.word	0x0800823d
 80081b4:	0800823d 	.word	0x0800823d
 80081b8:	0800823d 	.word	0x0800823d
 80081bc:	0800822f 	.word	0x0800822f
 80081c0:	2b40      	cmp	r3, #64	@ 0x40
 80081c2:	d037      	beq.n	8008234 <UART_SetConfig+0xc44>
 80081c4:	e03a      	b.n	800823c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081c6:	f7fc f9b1 	bl	800452c <HAL_RCC_GetPCLK1Freq>
 80081ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081cc:	e03c      	b.n	8008248 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081ce:	f7fc f9c3 	bl	8004558 <HAL_RCC_GetPCLK2Freq>
 80081d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081d4:	e038      	b.n	8008248 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081da:	4618      	mov	r0, r3
 80081dc:	f7fd fbca 	bl	8005974 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081e4:	e030      	b.n	8008248 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081e6:	f107 0318 	add.w	r3, r7, #24
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7fd fd16 	bl	8005c1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081f4:	e028      	b.n	8008248 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081f6:	4b09      	ldr	r3, [pc, #36]	@ (800821c <UART_SetConfig+0xc2c>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0320 	and.w	r3, r3, #32
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d012      	beq.n	8008228 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008202:	4b06      	ldr	r3, [pc, #24]	@ (800821c <UART_SetConfig+0xc2c>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	08db      	lsrs	r3, r3, #3
 8008208:	f003 0303 	and.w	r3, r3, #3
 800820c:	4a04      	ldr	r2, [pc, #16]	@ (8008220 <UART_SetConfig+0xc30>)
 800820e:	fa22 f303 	lsr.w	r3, r2, r3
 8008212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008214:	e018      	b.n	8008248 <UART_SetConfig+0xc58>
 8008216:	bf00      	nop
 8008218:	0800b7a4 	.word	0x0800b7a4
 800821c:	58024400 	.word	0x58024400
 8008220:	03d09000 	.word	0x03d09000
 8008224:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8008228:	4b24      	ldr	r3, [pc, #144]	@ (80082bc <UART_SetConfig+0xccc>)
 800822a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800822c:	e00c      	b.n	8008248 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800822e:	4b24      	ldr	r3, [pc, #144]	@ (80082c0 <UART_SetConfig+0xcd0>)
 8008230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008232:	e009      	b.n	8008248 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008234:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008238:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800823a:	e005      	b.n	8008248 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800823c:	2300      	movs	r3, #0
 800823e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008246:	bf00      	nop
    }

    if (pclk != 0U)
 8008248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800824a:	2b00      	cmp	r3, #0
 800824c:	d021      	beq.n	8008292 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008252:	4a1c      	ldr	r2, [pc, #112]	@ (80082c4 <UART_SetConfig+0xcd4>)
 8008254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008258:	461a      	mov	r2, r3
 800825a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800825c:	fbb3 f2f2 	udiv	r2, r3, r2
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	085b      	lsrs	r3, r3, #1
 8008266:	441a      	add	r2, r3
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008270:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008274:	2b0f      	cmp	r3, #15
 8008276:	d909      	bls.n	800828c <UART_SetConfig+0xc9c>
 8008278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800827a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800827e:	d205      	bcs.n	800828c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008282:	b29a      	uxth	r2, r3
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	60da      	str	r2, [r3, #12]
 800828a:	e002      	b.n	8008292 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	2201      	movs	r2, #1
 8008296:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	2201      	movs	r2, #1
 800829e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	2200      	movs	r2, #0
 80082a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	2200      	movs	r2, #0
 80082ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80082ae:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3748      	adds	r7, #72	@ 0x48
 80082b6:	46bd      	mov	sp, r7
 80082b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082bc:	03d09000 	.word	0x03d09000
 80082c0:	003d0900 	.word	0x003d0900
 80082c4:	0800b7a4 	.word	0x0800b7a4

080082c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d4:	f003 0308 	and.w	r3, r3, #8
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00a      	beq.n	80082f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f6:	f003 0301 	and.w	r3, r3, #1
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008318:	f003 0302 	and.w	r3, r3, #2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833a:	f003 0304 	and.w	r3, r3, #4
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00a      	beq.n	8008358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	430a      	orrs	r2, r1
 8008356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835c:	f003 0310 	and.w	r3, r3, #16
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00a      	beq.n	800837a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800837e:	f003 0320 	and.w	r3, r3, #32
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00a      	beq.n	800839c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	430a      	orrs	r2, r1
 800839a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d01a      	beq.n	80083de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	430a      	orrs	r2, r1
 80083bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083c6:	d10a      	bne.n	80083de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	605a      	str	r2, [r3, #4]
  }
}
 8008400:	bf00      	nop
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b098      	sub	sp, #96	@ 0x60
 8008410:	af02      	add	r7, sp, #8
 8008412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800841c:	f7f9 ffc8 	bl	80023b0 <HAL_GetTick>
 8008420:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0308 	and.w	r3, r3, #8
 800842c:	2b08      	cmp	r3, #8
 800842e:	d12f      	bne.n	8008490 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008430:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008438:	2200      	movs	r2, #0
 800843a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f88e 	bl	8008560 <UART_WaitOnFlagUntilTimeout>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d022      	beq.n	8008490 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008452:	e853 3f00 	ldrex	r3, [r3]
 8008456:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800845a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800845e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	461a      	mov	r2, r3
 8008466:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008468:	647b      	str	r3, [r7, #68]	@ 0x44
 800846a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800846e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008470:	e841 2300 	strex	r3, r2, [r1]
 8008474:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008478:	2b00      	cmp	r3, #0
 800847a:	d1e6      	bne.n	800844a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2220      	movs	r2, #32
 8008480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800848c:	2303      	movs	r3, #3
 800848e:	e063      	b.n	8008558 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f003 0304 	and.w	r3, r3, #4
 800849a:	2b04      	cmp	r3, #4
 800849c:	d149      	bne.n	8008532 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800849e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084a6:	2200      	movs	r2, #0
 80084a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 f857 	bl	8008560 <UART_WaitOnFlagUntilTimeout>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d03c      	beq.n	8008532 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c0:	e853 3f00 	ldrex	r3, [r3]
 80084c4:	623b      	str	r3, [r7, #32]
   return(result);
 80084c6:	6a3b      	ldr	r3, [r7, #32]
 80084c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	461a      	mov	r2, r3
 80084d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084de:	e841 2300 	strex	r3, r2, [r1]
 80084e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1e6      	bne.n	80084b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3308      	adds	r3, #8
 80084f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f023 0301 	bic.w	r3, r3, #1
 8008500:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3308      	adds	r3, #8
 8008508:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800850a:	61fa      	str	r2, [r7, #28]
 800850c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850e:	69b9      	ldr	r1, [r7, #24]
 8008510:	69fa      	ldr	r2, [r7, #28]
 8008512:	e841 2300 	strex	r3, r2, [r1]
 8008516:	617b      	str	r3, [r7, #20]
   return(result);
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1e5      	bne.n	80084ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2220      	movs	r2, #32
 8008522:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e012      	b.n	8008558 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2220      	movs	r2, #32
 8008536:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2220      	movs	r2, #32
 800853e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3758      	adds	r7, #88	@ 0x58
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b084      	sub	sp, #16
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	603b      	str	r3, [r7, #0]
 800856c:	4613      	mov	r3, r2
 800856e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008570:	e04f      	b.n	8008612 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008572:	69bb      	ldr	r3, [r7, #24]
 8008574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008578:	d04b      	beq.n	8008612 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800857a:	f7f9 ff19 	bl	80023b0 <HAL_GetTick>
 800857e:	4602      	mov	r2, r0
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	1ad3      	subs	r3, r2, r3
 8008584:	69ba      	ldr	r2, [r7, #24]
 8008586:	429a      	cmp	r2, r3
 8008588:	d302      	bcc.n	8008590 <UART_WaitOnFlagUntilTimeout+0x30>
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e04e      	b.n	8008632 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0304 	and.w	r3, r3, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d037      	beq.n	8008612 <UART_WaitOnFlagUntilTimeout+0xb2>
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	2b80      	cmp	r3, #128	@ 0x80
 80085a6:	d034      	beq.n	8008612 <UART_WaitOnFlagUntilTimeout+0xb2>
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	2b40      	cmp	r3, #64	@ 0x40
 80085ac:	d031      	beq.n	8008612 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69db      	ldr	r3, [r3, #28]
 80085b4:	f003 0308 	and.w	r3, r3, #8
 80085b8:	2b08      	cmp	r3, #8
 80085ba:	d110      	bne.n	80085de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2208      	movs	r2, #8
 80085c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f000 f839 	bl	800863c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2208      	movs	r2, #8
 80085ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2200      	movs	r2, #0
 80085d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e029      	b.n	8008632 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	69db      	ldr	r3, [r3, #28]
 80085e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085ec:	d111      	bne.n	8008612 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f000 f81f 	bl	800863c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2220      	movs	r2, #32
 8008602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e00f      	b.n	8008632 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	69da      	ldr	r2, [r3, #28]
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	4013      	ands	r3, r2
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	429a      	cmp	r2, r3
 8008620:	bf0c      	ite	eq
 8008622:	2301      	moveq	r3, #1
 8008624:	2300      	movne	r3, #0
 8008626:	b2db      	uxtb	r3, r3
 8008628:	461a      	mov	r2, r3
 800862a:	79fb      	ldrb	r3, [r7, #7]
 800862c:	429a      	cmp	r2, r3
 800862e:	d0a0      	beq.n	8008572 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800863c:	b480      	push	{r7}
 800863e:	b095      	sub	sp, #84	@ 0x54
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008658:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	461a      	mov	r2, r3
 8008660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008662:	643b      	str	r3, [r7, #64]	@ 0x40
 8008664:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008666:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008668:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1e6      	bne.n	8008644 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3308      	adds	r3, #8
 800867c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867e:	6a3b      	ldr	r3, [r7, #32]
 8008680:	e853 3f00 	ldrex	r3, [r3]
 8008684:	61fb      	str	r3, [r7, #28]
   return(result);
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	4b1e      	ldr	r3, [pc, #120]	@ (8008704 <UART_EndRxTransfer+0xc8>)
 800868a:	4013      	ands	r3, r2
 800868c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	3308      	adds	r3, #8
 8008694:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008696:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008698:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800869c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800869e:	e841 2300 	strex	r3, r2, [r1]
 80086a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e5      	bne.n	8008676 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d118      	bne.n	80086e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	e853 3f00 	ldrex	r3, [r3]
 80086be:	60bb      	str	r3, [r7, #8]
   return(result);
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	f023 0310 	bic.w	r3, r3, #16
 80086c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	461a      	mov	r2, r3
 80086ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086d0:	61bb      	str	r3, [r7, #24]
 80086d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d4:	6979      	ldr	r1, [r7, #20]
 80086d6:	69ba      	ldr	r2, [r7, #24]
 80086d8:	e841 2300 	strex	r3, r2, [r1]
 80086dc:	613b      	str	r3, [r7, #16]
   return(result);
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1e6      	bne.n	80086b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2220      	movs	r2, #32
 80086e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80086f8:	bf00      	nop
 80086fa:	3754      	adds	r7, #84	@ 0x54
 80086fc:	46bd      	mov	sp, r7
 80086fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008702:	4770      	bx	lr
 8008704:	effffffe 	.word	0xeffffffe

08008708 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008708:	b480      	push	{r7}
 800870a:	b085      	sub	sp, #20
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008716:	2b01      	cmp	r3, #1
 8008718:	d101      	bne.n	800871e <HAL_UARTEx_DisableFifoMode+0x16>
 800871a:	2302      	movs	r3, #2
 800871c:	e027      	b.n	800876e <HAL_UARTEx_DisableFifoMode+0x66>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2201      	movs	r2, #1
 8008722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2224      	movs	r2, #36	@ 0x24
 800872a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	681a      	ldr	r2, [r3, #0]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f022 0201 	bic.w	r2, r2, #1
 8008744:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800874c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2220      	movs	r2, #32
 8008760:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3714      	adds	r7, #20
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr

0800877a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b084      	sub	sp, #16
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
 8008782:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800878a:	2b01      	cmp	r3, #1
 800878c:	d101      	bne.n	8008792 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800878e:	2302      	movs	r3, #2
 8008790:	e02d      	b.n	80087ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2224      	movs	r2, #36	@ 0x24
 800879e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f022 0201 	bic.w	r2, r2, #1
 80087b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	683a      	ldr	r2, [r7, #0]
 80087ca:	430a      	orrs	r2, r1
 80087cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f000 f850 	bl	8008874 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2220      	movs	r2, #32
 80087e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b084      	sub	sp, #16
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
 80087fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800880a:	2302      	movs	r3, #2
 800880c:	e02d      	b.n	800886a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2224      	movs	r2, #36	@ 0x24
 800881a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f022 0201 	bic.w	r2, r2, #1
 8008834:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	683a      	ldr	r2, [r7, #0]
 8008846:	430a      	orrs	r2, r1
 8008848:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f812 	bl	8008874 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2220      	movs	r2, #32
 800885c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008868:	2300      	movs	r3, #0
}
 800886a:	4618      	mov	r0, r3
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
	...

08008874 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008880:	2b00      	cmp	r3, #0
 8008882:	d108      	bne.n	8008896 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008894:	e031      	b.n	80088fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008896:	2310      	movs	r3, #16
 8008898:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800889a:	2310      	movs	r3, #16
 800889c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	0e5b      	lsrs	r3, r3, #25
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	f003 0307 	and.w	r3, r3, #7
 80088ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	0f5b      	lsrs	r3, r3, #29
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	f003 0307 	and.w	r3, r3, #7
 80088bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088be:	7bbb      	ldrb	r3, [r7, #14]
 80088c0:	7b3a      	ldrb	r2, [r7, #12]
 80088c2:	4911      	ldr	r1, [pc, #68]	@ (8008908 <UARTEx_SetNbDataToProcess+0x94>)
 80088c4:	5c8a      	ldrb	r2, [r1, r2]
 80088c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80088ca:	7b3a      	ldrb	r2, [r7, #12]
 80088cc:	490f      	ldr	r1, [pc, #60]	@ (800890c <UARTEx_SetNbDataToProcess+0x98>)
 80088ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80088d4:	b29a      	uxth	r2, r3
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088dc:	7bfb      	ldrb	r3, [r7, #15]
 80088de:	7b7a      	ldrb	r2, [r7, #13]
 80088e0:	4909      	ldr	r1, [pc, #36]	@ (8008908 <UARTEx_SetNbDataToProcess+0x94>)
 80088e2:	5c8a      	ldrb	r2, [r1, r2]
 80088e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088e8:	7b7a      	ldrb	r2, [r7, #13]
 80088ea:	4908      	ldr	r1, [pc, #32]	@ (800890c <UARTEx_SetNbDataToProcess+0x98>)
 80088ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80088fa:	bf00      	nop
 80088fc:	3714      	adds	r7, #20
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr
 8008906:	bf00      	nop
 8008908:	0800b7bc 	.word	0x0800b7bc
 800890c:	0800b7c4 	.word	0x0800b7c4

08008910 <__NVIC_SetPriority>:
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	4603      	mov	r3, r0
 8008918:	6039      	str	r1, [r7, #0]
 800891a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800891c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008920:	2b00      	cmp	r3, #0
 8008922:	db0a      	blt.n	800893a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	b2da      	uxtb	r2, r3
 8008928:	490c      	ldr	r1, [pc, #48]	@ (800895c <__NVIC_SetPriority+0x4c>)
 800892a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800892e:	0112      	lsls	r2, r2, #4
 8008930:	b2d2      	uxtb	r2, r2
 8008932:	440b      	add	r3, r1
 8008934:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008938:	e00a      	b.n	8008950 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	b2da      	uxtb	r2, r3
 800893e:	4908      	ldr	r1, [pc, #32]	@ (8008960 <__NVIC_SetPriority+0x50>)
 8008940:	88fb      	ldrh	r3, [r7, #6]
 8008942:	f003 030f 	and.w	r3, r3, #15
 8008946:	3b04      	subs	r3, #4
 8008948:	0112      	lsls	r2, r2, #4
 800894a:	b2d2      	uxtb	r2, r2
 800894c:	440b      	add	r3, r1
 800894e:	761a      	strb	r2, [r3, #24]
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	e000e100 	.word	0xe000e100
 8008960:	e000ed00 	.word	0xe000ed00

08008964 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008964:	b580      	push	{r7, lr}
 8008966:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008968:	4b05      	ldr	r3, [pc, #20]	@ (8008980 <SysTick_Handler+0x1c>)
 800896a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800896c:	f001 fd74 	bl	800a458 <xTaskGetSchedulerState>
 8008970:	4603      	mov	r3, r0
 8008972:	2b01      	cmp	r3, #1
 8008974:	d001      	beq.n	800897a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008976:	f002 fb6f 	bl	800b058 <xPortSysTickHandler>
  }
}
 800897a:	bf00      	nop
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	e000e010 	.word	0xe000e010

08008984 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008984:	b580      	push	{r7, lr}
 8008986:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008988:	2100      	movs	r1, #0
 800898a:	f06f 0004 	mvn.w	r0, #4
 800898e:	f7ff ffbf 	bl	8008910 <__NVIC_SetPriority>
#endif
}
 8008992:	bf00      	nop
 8008994:	bd80      	pop	{r7, pc}
	...

08008998 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800899e:	f3ef 8305 	mrs	r3, IPSR
 80089a2:	603b      	str	r3, [r7, #0]
  return(result);
 80089a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80089aa:	f06f 0305 	mvn.w	r3, #5
 80089ae:	607b      	str	r3, [r7, #4]
 80089b0:	e00c      	b.n	80089cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80089b2:	4b0a      	ldr	r3, [pc, #40]	@ (80089dc <osKernelInitialize+0x44>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d105      	bne.n	80089c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80089ba:	4b08      	ldr	r3, [pc, #32]	@ (80089dc <osKernelInitialize+0x44>)
 80089bc:	2201      	movs	r2, #1
 80089be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80089c0:	2300      	movs	r3, #0
 80089c2:	607b      	str	r3, [r7, #4]
 80089c4:	e002      	b.n	80089cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80089c6:	f04f 33ff 	mov.w	r3, #4294967295
 80089ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80089cc:	687b      	ldr	r3, [r7, #4]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	370c      	adds	r7, #12
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	24000244 	.word	0x24000244

080089e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089e6:	f3ef 8305 	mrs	r3, IPSR
 80089ea:	603b      	str	r3, [r7, #0]
  return(result);
 80089ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d003      	beq.n	80089fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80089f2:	f06f 0305 	mvn.w	r3, #5
 80089f6:	607b      	str	r3, [r7, #4]
 80089f8:	e010      	b.n	8008a1c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80089fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008a28 <osKernelStart+0x48>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d109      	bne.n	8008a16 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008a02:	f7ff ffbf 	bl	8008984 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008a06:	4b08      	ldr	r3, [pc, #32]	@ (8008a28 <osKernelStart+0x48>)
 8008a08:	2202      	movs	r2, #2
 8008a0a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008a0c:	f001 f8c0 	bl	8009b90 <vTaskStartScheduler>
      stat = osOK;
 8008a10:	2300      	movs	r3, #0
 8008a12:	607b      	str	r3, [r7, #4]
 8008a14:	e002      	b.n	8008a1c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008a16:	f04f 33ff 	mov.w	r3, #4294967295
 8008a1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a1c:	687b      	ldr	r3, [r7, #4]
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3708      	adds	r7, #8
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	24000244 	.word	0x24000244

08008a2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b08e      	sub	sp, #56	@ 0x38
 8008a30:	af04      	add	r7, sp, #16
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a3c:	f3ef 8305 	mrs	r3, IPSR
 8008a40:	617b      	str	r3, [r7, #20]
  return(result);
 8008a42:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d17e      	bne.n	8008b46 <osThreadNew+0x11a>
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d07b      	beq.n	8008b46 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008a4e:	2380      	movs	r3, #128	@ 0x80
 8008a50:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008a52:	2318      	movs	r3, #24
 8008a54:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008a56:	2300      	movs	r3, #0
 8008a58:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d045      	beq.n	8008af2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d002      	beq.n	8008a74 <osThreadNew+0x48>
        name = attr->name;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	699b      	ldr	r3, [r3, #24]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d002      	beq.n	8008a82 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	699b      	ldr	r3, [r3, #24]
 8008a80:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d008      	beq.n	8008a9a <osThreadNew+0x6e>
 8008a88:	69fb      	ldr	r3, [r7, #28]
 8008a8a:	2b38      	cmp	r3, #56	@ 0x38
 8008a8c:	d805      	bhi.n	8008a9a <osThreadNew+0x6e>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d001      	beq.n	8008a9e <osThreadNew+0x72>
        return (NULL);
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	e054      	b.n	8008b48 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	695b      	ldr	r3, [r3, #20]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d003      	beq.n	8008aae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	089b      	lsrs	r3, r3, #2
 8008aac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00e      	beq.n	8008ad4 <osThreadNew+0xa8>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	2ba7      	cmp	r3, #167	@ 0xa7
 8008abc:	d90a      	bls.n	8008ad4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d006      	beq.n	8008ad4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	695b      	ldr	r3, [r3, #20]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d002      	beq.n	8008ad4 <osThreadNew+0xa8>
        mem = 1;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	61bb      	str	r3, [r7, #24]
 8008ad2:	e010      	b.n	8008af6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d10c      	bne.n	8008af6 <osThreadNew+0xca>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d108      	bne.n	8008af6 <osThreadNew+0xca>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	691b      	ldr	r3, [r3, #16]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d104      	bne.n	8008af6 <osThreadNew+0xca>
          mem = 0;
 8008aec:	2300      	movs	r3, #0
 8008aee:	61bb      	str	r3, [r7, #24]
 8008af0:	e001      	b.n	8008af6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008af2:	2300      	movs	r3, #0
 8008af4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d110      	bne.n	8008b1e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b04:	9202      	str	r2, [sp, #8]
 8008b06:	9301      	str	r3, [sp, #4]
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	9300      	str	r3, [sp, #0]
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	6a3a      	ldr	r2, [r7, #32]
 8008b10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f000 fdfe 	bl	8009714 <xTaskCreateStatic>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	613b      	str	r3, [r7, #16]
 8008b1c:	e013      	b.n	8008b46 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d110      	bne.n	8008b46 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008b24:	6a3b      	ldr	r3, [r7, #32]
 8008b26:	b29a      	uxth	r2, r3
 8008b28:	f107 0310 	add.w	r3, r7, #16
 8008b2c:	9301      	str	r3, [sp, #4]
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	9300      	str	r3, [sp, #0]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b36:	68f8      	ldr	r0, [r7, #12]
 8008b38:	f000 fe4c 	bl	80097d4 <xTaskCreate>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d001      	beq.n	8008b46 <osThreadNew+0x11a>
            hTask = NULL;
 8008b42:	2300      	movs	r3, #0
 8008b44:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008b46:	693b      	ldr	r3, [r7, #16]
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3728      	adds	r7, #40	@ 0x28
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	4a07      	ldr	r2, [pc, #28]	@ (8008b7c <vApplicationGetIdleTaskMemory+0x2c>)
 8008b60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	4a06      	ldr	r2, [pc, #24]	@ (8008b80 <vApplicationGetIdleTaskMemory+0x30>)
 8008b66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2280      	movs	r2, #128	@ 0x80
 8008b6c:	601a      	str	r2, [r3, #0]
}
 8008b6e:	bf00      	nop
 8008b70:	3714      	adds	r7, #20
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop
 8008b7c:	24000248 	.word	0x24000248
 8008b80:	240002f0 	.word	0x240002f0

08008b84 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	4a07      	ldr	r2, [pc, #28]	@ (8008bb0 <vApplicationGetTimerTaskMemory+0x2c>)
 8008b94:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	4a06      	ldr	r2, [pc, #24]	@ (8008bb4 <vApplicationGetTimerTaskMemory+0x30>)
 8008b9a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ba2:	601a      	str	r2, [r3, #0]
}
 8008ba4:	bf00      	nop
 8008ba6:	3714      	adds	r7, #20
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr
 8008bb0:	240004f0 	.word	0x240004f0
 8008bb4:	24000598 	.word	0x24000598

08008bb8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f103 0208 	add.w	r2, r3, #8
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f103 0208 	add.w	r2, r3, #8
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f103 0208 	add.w	r2, r3, #8
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c06:	bf00      	nop
 8008c08:	370c      	adds	r7, #12
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c12:	b480      	push	{r7}
 8008c14:	b085      	sub	sp, #20
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	689a      	ldr	r2, [r3, #8]
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	683a      	ldr	r2, [r7, #0]
 8008c36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	683a      	ldr	r2, [r7, #0]
 8008c3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	1c5a      	adds	r2, r3, #1
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	601a      	str	r2, [r3, #0]
}
 8008c4e:	bf00      	nop
 8008c50:	3714      	adds	r7, #20
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c5a:	b480      	push	{r7}
 8008c5c:	b085      	sub	sp, #20
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c70:	d103      	bne.n	8008c7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	60fb      	str	r3, [r7, #12]
 8008c78:	e00c      	b.n	8008c94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	3308      	adds	r3, #8
 8008c7e:	60fb      	str	r3, [r7, #12]
 8008c80:	e002      	b.n	8008c88 <vListInsert+0x2e>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	60fb      	str	r3, [r7, #12]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d2f6      	bcs.n	8008c82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	685a      	ldr	r2, [r3, #4]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	683a      	ldr	r2, [r7, #0]
 8008ca2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	683a      	ldr	r2, [r7, #0]
 8008cae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	1c5a      	adds	r2, r3, #1
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	601a      	str	r2, [r3, #0]
}
 8008cc0:	bf00      	nop
 8008cc2:	3714      	adds	r7, #20
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b085      	sub	sp, #20
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	691b      	ldr	r3, [r3, #16]
 8008cd8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	6892      	ldr	r2, [r2, #8]
 8008ce2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	6852      	ldr	r2, [r2, #4]
 8008cec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d103      	bne.n	8008d00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	689a      	ldr	r2, [r3, #8]
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	1e5a      	subs	r2, r3, #1
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3714      	adds	r7, #20
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b084      	sub	sp, #16
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d10b      	bne.n	8008d4c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008d46:	bf00      	nop
 8008d48:	bf00      	nop
 8008d4a:	e7fd      	b.n	8008d48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008d4c:	f002 f8f4 	bl	800af38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d58:	68f9      	ldr	r1, [r7, #12]
 8008d5a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d5c:	fb01 f303 	mul.w	r3, r1, r3
 8008d60:	441a      	add	r2, r3
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	68f9      	ldr	r1, [r7, #12]
 8008d80:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d82:	fb01 f303 	mul.w	r3, r1, r3
 8008d86:	441a      	add	r2, r3
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	22ff      	movs	r2, #255	@ 0xff
 8008d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	22ff      	movs	r2, #255	@ 0xff
 8008d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d114      	bne.n	8008dcc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d01a      	beq.n	8008de0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	3310      	adds	r3, #16
 8008dae:	4618      	mov	r0, r3
 8008db0:	f001 f98c 	bl	800a0cc <xTaskRemoveFromEventList>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d012      	beq.n	8008de0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008dba:	4b0d      	ldr	r3, [pc, #52]	@ (8008df0 <xQueueGenericReset+0xd0>)
 8008dbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dc0:	601a      	str	r2, [r3, #0]
 8008dc2:	f3bf 8f4f 	dsb	sy
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	e009      	b.n	8008de0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	3310      	adds	r3, #16
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7ff fef1 	bl	8008bb8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	3324      	adds	r3, #36	@ 0x24
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7ff feec 	bl	8008bb8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008de0:	f002 f8dc 	bl	800af9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008de4:	2301      	movs	r3, #1
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	e000ed04 	.word	0xe000ed04

08008df4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b08e      	sub	sp, #56	@ 0x38
 8008df8:	af02      	add	r7, sp, #8
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
 8008e00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d10b      	bne.n	8008e20 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0c:	f383 8811 	msr	BASEPRI, r3
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	f3bf 8f4f 	dsb	sy
 8008e18:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e1a:	bf00      	nop
 8008e1c:	bf00      	nop
 8008e1e:	e7fd      	b.n	8008e1c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d10b      	bne.n	8008e3e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e2a:	f383 8811 	msr	BASEPRI, r3
 8008e2e:	f3bf 8f6f 	isb	sy
 8008e32:	f3bf 8f4f 	dsb	sy
 8008e36:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008e38:	bf00      	nop
 8008e3a:	bf00      	nop
 8008e3c:	e7fd      	b.n	8008e3a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d002      	beq.n	8008e4a <xQueueGenericCreateStatic+0x56>
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d001      	beq.n	8008e4e <xQueueGenericCreateStatic+0x5a>
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	e000      	b.n	8008e50 <xQueueGenericCreateStatic+0x5c>
 8008e4e:	2300      	movs	r3, #0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10b      	bne.n	8008e6c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e58:	f383 8811 	msr	BASEPRI, r3
 8008e5c:	f3bf 8f6f 	isb	sy
 8008e60:	f3bf 8f4f 	dsb	sy
 8008e64:	623b      	str	r3, [r7, #32]
}
 8008e66:	bf00      	nop
 8008e68:	bf00      	nop
 8008e6a:	e7fd      	b.n	8008e68 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d102      	bne.n	8008e78 <xQueueGenericCreateStatic+0x84>
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d101      	bne.n	8008e7c <xQueueGenericCreateStatic+0x88>
 8008e78:	2301      	movs	r3, #1
 8008e7a:	e000      	b.n	8008e7e <xQueueGenericCreateStatic+0x8a>
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d10b      	bne.n	8008e9a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e86:	f383 8811 	msr	BASEPRI, r3
 8008e8a:	f3bf 8f6f 	isb	sy
 8008e8e:	f3bf 8f4f 	dsb	sy
 8008e92:	61fb      	str	r3, [r7, #28]
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008e9a:	2350      	movs	r3, #80	@ 0x50
 8008e9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	2b50      	cmp	r3, #80	@ 0x50
 8008ea2:	d00b      	beq.n	8008ebc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea8:	f383 8811 	msr	BASEPRI, r3
 8008eac:	f3bf 8f6f 	isb	sy
 8008eb0:	f3bf 8f4f 	dsb	sy
 8008eb4:	61bb      	str	r3, [r7, #24]
}
 8008eb6:	bf00      	nop
 8008eb8:	bf00      	nop
 8008eba:	e7fd      	b.n	8008eb8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ebc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00d      	beq.n	8008ee4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ed0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed6:	9300      	str	r3, [sp, #0]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	68b9      	ldr	r1, [r7, #8]
 8008ede:	68f8      	ldr	r0, [r7, #12]
 8008ee0:	f000 f805 	bl	8008eee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3730      	adds	r7, #48	@ 0x30
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}

08008eee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008eee:	b580      	push	{r7, lr}
 8008ef0:	b084      	sub	sp, #16
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	60f8      	str	r0, [r7, #12]
 8008ef6:	60b9      	str	r1, [r7, #8]
 8008ef8:	607a      	str	r2, [r7, #4]
 8008efa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d103      	bne.n	8008f0a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	69ba      	ldr	r2, [r7, #24]
 8008f06:	601a      	str	r2, [r3, #0]
 8008f08:	e002      	b.n	8008f10 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008f10:	69bb      	ldr	r3, [r7, #24]
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	68ba      	ldr	r2, [r7, #8]
 8008f1a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	69b8      	ldr	r0, [r7, #24]
 8008f20:	f7ff fefe 	bl	8008d20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008f24:	69bb      	ldr	r3, [r7, #24]
 8008f26:	78fa      	ldrb	r2, [r7, #3]
 8008f28:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008f2c:	bf00      	nop
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b08e      	sub	sp, #56	@ 0x38
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
 8008f40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f42:	2300      	movs	r3, #0
 8008f44:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d10b      	bne.n	8008f68 <xQueueGenericSend+0x34>
	__asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f54:	f383 8811 	msr	BASEPRI, r3
 8008f58:	f3bf 8f6f 	isb	sy
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f62:	bf00      	nop
 8008f64:	bf00      	nop
 8008f66:	e7fd      	b.n	8008f64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d103      	bne.n	8008f76 <xQueueGenericSend+0x42>
 8008f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <xQueueGenericSend+0x46>
 8008f76:	2301      	movs	r3, #1
 8008f78:	e000      	b.n	8008f7c <xQueueGenericSend+0x48>
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10b      	bne.n	8008f98 <xQueueGenericSend+0x64>
	__asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f84:	f383 8811 	msr	BASEPRI, r3
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f92:	bf00      	nop
 8008f94:	bf00      	nop
 8008f96:	e7fd      	b.n	8008f94 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d103      	bne.n	8008fa6 <xQueueGenericSend+0x72>
 8008f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d101      	bne.n	8008faa <xQueueGenericSend+0x76>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e000      	b.n	8008fac <xQueueGenericSend+0x78>
 8008faa:	2300      	movs	r3, #0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10b      	bne.n	8008fc8 <xQueueGenericSend+0x94>
	__asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	623b      	str	r3, [r7, #32]
}
 8008fc2:	bf00      	nop
 8008fc4:	bf00      	nop
 8008fc6:	e7fd      	b.n	8008fc4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fc8:	f001 fa46 	bl	800a458 <xTaskGetSchedulerState>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d102      	bne.n	8008fd8 <xQueueGenericSend+0xa4>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d101      	bne.n	8008fdc <xQueueGenericSend+0xa8>
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e000      	b.n	8008fde <xQueueGenericSend+0xaa>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d10b      	bne.n	8008ffa <xQueueGenericSend+0xc6>
	__asm volatile
 8008fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe6:	f383 8811 	msr	BASEPRI, r3
 8008fea:	f3bf 8f6f 	isb	sy
 8008fee:	f3bf 8f4f 	dsb	sy
 8008ff2:	61fb      	str	r3, [r7, #28]
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop
 8008ff8:	e7fd      	b.n	8008ff6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ffa:	f001 ff9d 	bl	800af38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009006:	429a      	cmp	r2, r3
 8009008:	d302      	bcc.n	8009010 <xQueueGenericSend+0xdc>
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	2b02      	cmp	r3, #2
 800900e:	d129      	bne.n	8009064 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009010:	683a      	ldr	r2, [r7, #0]
 8009012:	68b9      	ldr	r1, [r7, #8]
 8009014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009016:	f000 fa0f 	bl	8009438 <prvCopyDataToQueue>
 800901a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800901c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009020:	2b00      	cmp	r3, #0
 8009022:	d010      	beq.n	8009046 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009026:	3324      	adds	r3, #36	@ 0x24
 8009028:	4618      	mov	r0, r3
 800902a:	f001 f84f 	bl	800a0cc <xTaskRemoveFromEventList>
 800902e:	4603      	mov	r3, r0
 8009030:	2b00      	cmp	r3, #0
 8009032:	d013      	beq.n	800905c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009034:	4b3f      	ldr	r3, [pc, #252]	@ (8009134 <xQueueGenericSend+0x200>)
 8009036:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800903a:	601a      	str	r2, [r3, #0]
 800903c:	f3bf 8f4f 	dsb	sy
 8009040:	f3bf 8f6f 	isb	sy
 8009044:	e00a      	b.n	800905c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009048:	2b00      	cmp	r3, #0
 800904a:	d007      	beq.n	800905c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800904c:	4b39      	ldr	r3, [pc, #228]	@ (8009134 <xQueueGenericSend+0x200>)
 800904e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009052:	601a      	str	r2, [r3, #0]
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800905c:	f001 ff9e 	bl	800af9c <vPortExitCritical>
				return pdPASS;
 8009060:	2301      	movs	r3, #1
 8009062:	e063      	b.n	800912c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d103      	bne.n	8009072 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800906a:	f001 ff97 	bl	800af9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800906e:	2300      	movs	r3, #0
 8009070:	e05c      	b.n	800912c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009074:	2b00      	cmp	r3, #0
 8009076:	d106      	bne.n	8009086 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009078:	f107 0314 	add.w	r3, r7, #20
 800907c:	4618      	mov	r0, r3
 800907e:	f001 f889 	bl	800a194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009082:	2301      	movs	r3, #1
 8009084:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009086:	f001 ff89 	bl	800af9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800908a:	f000 fdf1 	bl	8009c70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800908e:	f001 ff53 	bl	800af38 <vPortEnterCritical>
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009098:	b25b      	sxtb	r3, r3
 800909a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800909e:	d103      	bne.n	80090a8 <xQueueGenericSend+0x174>
 80090a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80090a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090ae:	b25b      	sxtb	r3, r3
 80090b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090b4:	d103      	bne.n	80090be <xQueueGenericSend+0x18a>
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090be:	f001 ff6d 	bl	800af9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090c2:	1d3a      	adds	r2, r7, #4
 80090c4:	f107 0314 	add.w	r3, r7, #20
 80090c8:	4611      	mov	r1, r2
 80090ca:	4618      	mov	r0, r3
 80090cc:	f001 f878 	bl	800a1c0 <xTaskCheckForTimeOut>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d124      	bne.n	8009120 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80090d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090d8:	f000 faa6 	bl	8009628 <prvIsQueueFull>
 80090dc:	4603      	mov	r3, r0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d018      	beq.n	8009114 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80090e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e4:	3310      	adds	r3, #16
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	4611      	mov	r1, r2
 80090ea:	4618      	mov	r0, r3
 80090ec:	f000 ff9c 	bl	800a028 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80090f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090f2:	f000 fa31 	bl	8009558 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80090f6:	f000 fdc9 	bl	8009c8c <xTaskResumeAll>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f47f af7c 	bne.w	8008ffa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009102:	4b0c      	ldr	r3, [pc, #48]	@ (8009134 <xQueueGenericSend+0x200>)
 8009104:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009108:	601a      	str	r2, [r3, #0]
 800910a:	f3bf 8f4f 	dsb	sy
 800910e:	f3bf 8f6f 	isb	sy
 8009112:	e772      	b.n	8008ffa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009114:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009116:	f000 fa1f 	bl	8009558 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800911a:	f000 fdb7 	bl	8009c8c <xTaskResumeAll>
 800911e:	e76c      	b.n	8008ffa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009120:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009122:	f000 fa19 	bl	8009558 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009126:	f000 fdb1 	bl	8009c8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800912a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800912c:	4618      	mov	r0, r3
 800912e:	3738      	adds	r7, #56	@ 0x38
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}
 8009134:	e000ed04 	.word	0xe000ed04

08009138 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b090      	sub	sp, #64	@ 0x40
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
 8009144:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800914a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800914c:	2b00      	cmp	r3, #0
 800914e:	d10b      	bne.n	8009168 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009154:	f383 8811 	msr	BASEPRI, r3
 8009158:	f3bf 8f6f 	isb	sy
 800915c:	f3bf 8f4f 	dsb	sy
 8009160:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009162:	bf00      	nop
 8009164:	bf00      	nop
 8009166:	e7fd      	b.n	8009164 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d103      	bne.n	8009176 <xQueueGenericSendFromISR+0x3e>
 800916e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009172:	2b00      	cmp	r3, #0
 8009174:	d101      	bne.n	800917a <xQueueGenericSendFromISR+0x42>
 8009176:	2301      	movs	r3, #1
 8009178:	e000      	b.n	800917c <xQueueGenericSendFromISR+0x44>
 800917a:	2300      	movs	r3, #0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10b      	bne.n	8009198 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009192:	bf00      	nop
 8009194:	bf00      	nop
 8009196:	e7fd      	b.n	8009194 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	2b02      	cmp	r3, #2
 800919c:	d103      	bne.n	80091a6 <xQueueGenericSendFromISR+0x6e>
 800919e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d101      	bne.n	80091aa <xQueueGenericSendFromISR+0x72>
 80091a6:	2301      	movs	r3, #1
 80091a8:	e000      	b.n	80091ac <xQueueGenericSendFromISR+0x74>
 80091aa:	2300      	movs	r3, #0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d10b      	bne.n	80091c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80091b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	623b      	str	r3, [r7, #32]
}
 80091c2:	bf00      	nop
 80091c4:	bf00      	nop
 80091c6:	e7fd      	b.n	80091c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80091c8:	f001 ff96 	bl	800b0f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80091cc:	f3ef 8211 	mrs	r2, BASEPRI
 80091d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d4:	f383 8811 	msr	BASEPRI, r3
 80091d8:	f3bf 8f6f 	isb	sy
 80091dc:	f3bf 8f4f 	dsb	sy
 80091e0:	61fa      	str	r2, [r7, #28]
 80091e2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80091e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80091e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d302      	bcc.n	80091fa <xQueueGenericSendFromISR+0xc2>
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d12f      	bne.n	800925a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80091fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009200:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009208:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	68b9      	ldr	r1, [r7, #8]
 800920e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009210:	f000 f912 	bl	8009438 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009214:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921c:	d112      	bne.n	8009244 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800921e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009222:	2b00      	cmp	r3, #0
 8009224:	d016      	beq.n	8009254 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009228:	3324      	adds	r3, #36	@ 0x24
 800922a:	4618      	mov	r0, r3
 800922c:	f000 ff4e 	bl	800a0cc <xTaskRemoveFromEventList>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d00e      	beq.n	8009254 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00b      	beq.n	8009254 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2201      	movs	r2, #1
 8009240:	601a      	str	r2, [r3, #0]
 8009242:	e007      	b.n	8009254 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009244:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009248:	3301      	adds	r3, #1
 800924a:	b2db      	uxtb	r3, r3
 800924c:	b25a      	sxtb	r2, r3
 800924e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009250:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009254:	2301      	movs	r3, #1
 8009256:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009258:	e001      	b.n	800925e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800925a:	2300      	movs	r3, #0
 800925c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800925e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009260:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009268:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800926a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800926c:	4618      	mov	r0, r3
 800926e:	3740      	adds	r7, #64	@ 0x40
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b08c      	sub	sp, #48	@ 0x30
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009280:	2300      	movs	r3, #0
 8009282:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10b      	bne.n	80092a6 <xQueueReceive+0x32>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009292:	f383 8811 	msr	BASEPRI, r3
 8009296:	f3bf 8f6f 	isb	sy
 800929a:	f3bf 8f4f 	dsb	sy
 800929e:	623b      	str	r3, [r7, #32]
}
 80092a0:	bf00      	nop
 80092a2:	bf00      	nop
 80092a4:	e7fd      	b.n	80092a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d103      	bne.n	80092b4 <xQueueReceive+0x40>
 80092ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d101      	bne.n	80092b8 <xQueueReceive+0x44>
 80092b4:	2301      	movs	r3, #1
 80092b6:	e000      	b.n	80092ba <xQueueReceive+0x46>
 80092b8:	2300      	movs	r3, #0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d10b      	bne.n	80092d6 <xQueueReceive+0x62>
	__asm volatile
 80092be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c2:	f383 8811 	msr	BASEPRI, r3
 80092c6:	f3bf 8f6f 	isb	sy
 80092ca:	f3bf 8f4f 	dsb	sy
 80092ce:	61fb      	str	r3, [r7, #28]
}
 80092d0:	bf00      	nop
 80092d2:	bf00      	nop
 80092d4:	e7fd      	b.n	80092d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092d6:	f001 f8bf 	bl	800a458 <xTaskGetSchedulerState>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d102      	bne.n	80092e6 <xQueueReceive+0x72>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d101      	bne.n	80092ea <xQueueReceive+0x76>
 80092e6:	2301      	movs	r3, #1
 80092e8:	e000      	b.n	80092ec <xQueueReceive+0x78>
 80092ea:	2300      	movs	r3, #0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d10b      	bne.n	8009308 <xQueueReceive+0x94>
	__asm volatile
 80092f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f4:	f383 8811 	msr	BASEPRI, r3
 80092f8:	f3bf 8f6f 	isb	sy
 80092fc:	f3bf 8f4f 	dsb	sy
 8009300:	61bb      	str	r3, [r7, #24]
}
 8009302:	bf00      	nop
 8009304:	bf00      	nop
 8009306:	e7fd      	b.n	8009304 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009308:	f001 fe16 	bl	800af38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800930c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009310:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009314:	2b00      	cmp	r3, #0
 8009316:	d01f      	beq.n	8009358 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009318:	68b9      	ldr	r1, [r7, #8]
 800931a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800931c:	f000 f8f6 	bl	800950c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009322:	1e5a      	subs	r2, r3, #1
 8009324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009326:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800932a:	691b      	ldr	r3, [r3, #16]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00f      	beq.n	8009350 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009332:	3310      	adds	r3, #16
 8009334:	4618      	mov	r0, r3
 8009336:	f000 fec9 	bl	800a0cc <xTaskRemoveFromEventList>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d007      	beq.n	8009350 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009340:	4b3c      	ldr	r3, [pc, #240]	@ (8009434 <xQueueReceive+0x1c0>)
 8009342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009350:	f001 fe24 	bl	800af9c <vPortExitCritical>
				return pdPASS;
 8009354:	2301      	movs	r3, #1
 8009356:	e069      	b.n	800942c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d103      	bne.n	8009366 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800935e:	f001 fe1d 	bl	800af9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009362:	2300      	movs	r3, #0
 8009364:	e062      	b.n	800942c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009368:	2b00      	cmp	r3, #0
 800936a:	d106      	bne.n	800937a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800936c:	f107 0310 	add.w	r3, r7, #16
 8009370:	4618      	mov	r0, r3
 8009372:	f000 ff0f 	bl	800a194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009376:	2301      	movs	r3, #1
 8009378:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800937a:	f001 fe0f 	bl	800af9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800937e:	f000 fc77 	bl	8009c70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009382:	f001 fdd9 	bl	800af38 <vPortEnterCritical>
 8009386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009388:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800938c:	b25b      	sxtb	r3, r3
 800938e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009392:	d103      	bne.n	800939c <xQueueReceive+0x128>
 8009394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009396:	2200      	movs	r2, #0
 8009398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800939c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800939e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093a2:	b25b      	sxtb	r3, r3
 80093a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a8:	d103      	bne.n	80093b2 <xQueueReceive+0x13e>
 80093aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093b2:	f001 fdf3 	bl	800af9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093b6:	1d3a      	adds	r2, r7, #4
 80093b8:	f107 0310 	add.w	r3, r7, #16
 80093bc:	4611      	mov	r1, r2
 80093be:	4618      	mov	r0, r3
 80093c0:	f000 fefe 	bl	800a1c0 <xTaskCheckForTimeOut>
 80093c4:	4603      	mov	r3, r0
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d123      	bne.n	8009412 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80093ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093cc:	f000 f916 	bl	80095fc <prvIsQueueEmpty>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d017      	beq.n	8009406 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80093d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d8:	3324      	adds	r3, #36	@ 0x24
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	4611      	mov	r1, r2
 80093de:	4618      	mov	r0, r3
 80093e0:	f000 fe22 	bl	800a028 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80093e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093e6:	f000 f8b7 	bl	8009558 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80093ea:	f000 fc4f 	bl	8009c8c <xTaskResumeAll>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d189      	bne.n	8009308 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80093f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009434 <xQueueReceive+0x1c0>)
 80093f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	f3bf 8f6f 	isb	sy
 8009404:	e780      	b.n	8009308 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009408:	f000 f8a6 	bl	8009558 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800940c:	f000 fc3e 	bl	8009c8c <xTaskResumeAll>
 8009410:	e77a      	b.n	8009308 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009412:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009414:	f000 f8a0 	bl	8009558 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009418:	f000 fc38 	bl	8009c8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800941c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800941e:	f000 f8ed 	bl	80095fc <prvIsQueueEmpty>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	f43f af6f 	beq.w	8009308 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800942a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800942c:	4618      	mov	r0, r3
 800942e:	3730      	adds	r7, #48	@ 0x30
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}
 8009434:	e000ed04 	.word	0xe000ed04

08009438 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b086      	sub	sp, #24
 800943c:	af00      	add	r7, sp, #0
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009444:	2300      	movs	r3, #0
 8009446:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800944c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10d      	bne.n	8009472 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d14d      	bne.n	80094fa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	4618      	mov	r0, r3
 8009464:	f001 f816 	bl	800a494 <xTaskPriorityDisinherit>
 8009468:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	609a      	str	r2, [r3, #8]
 8009470:	e043      	b.n	80094fa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d119      	bne.n	80094ac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6858      	ldr	r0, [r3, #4]
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009480:	461a      	mov	r2, r3
 8009482:	68b9      	ldr	r1, [r7, #8]
 8009484:	f002 f8ec 	bl	800b660 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	685a      	ldr	r2, [r3, #4]
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009490:	441a      	add	r2, r3
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	685a      	ldr	r2, [r3, #4]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d32b      	bcc.n	80094fa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681a      	ldr	r2, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	605a      	str	r2, [r3, #4]
 80094aa:	e026      	b.n	80094fa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	68d8      	ldr	r0, [r3, #12]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094b4:	461a      	mov	r2, r3
 80094b6:	68b9      	ldr	r1, [r7, #8]
 80094b8:	f002 f8d2 	bl	800b660 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	68da      	ldr	r2, [r3, #12]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094c4:	425b      	negs	r3, r3
 80094c6:	441a      	add	r2, r3
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	68da      	ldr	r2, [r3, #12]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	429a      	cmp	r2, r3
 80094d6:	d207      	bcs.n	80094e8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	689a      	ldr	r2, [r3, #8]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094e0:	425b      	negs	r3, r3
 80094e2:	441a      	add	r2, r3
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	d105      	bne.n	80094fa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	3b01      	subs	r3, #1
 80094f8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	1c5a      	adds	r2, r3, #1
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009502:	697b      	ldr	r3, [r7, #20]
}
 8009504:	4618      	mov	r0, r3
 8009506:	3718      	adds	r7, #24
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b082      	sub	sp, #8
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800951a:	2b00      	cmp	r3, #0
 800951c:	d018      	beq.n	8009550 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	68da      	ldr	r2, [r3, #12]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009526:	441a      	add	r2, r3
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	68da      	ldr	r2, [r3, #12]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	429a      	cmp	r2, r3
 8009536:	d303      	bcc.n	8009540 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	68d9      	ldr	r1, [r3, #12]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009548:	461a      	mov	r2, r3
 800954a:	6838      	ldr	r0, [r7, #0]
 800954c:	f002 f888 	bl	800b660 <memcpy>
	}
}
 8009550:	bf00      	nop
 8009552:	3708      	adds	r7, #8
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009560:	f001 fcea 	bl	800af38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800956a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800956c:	e011      	b.n	8009592 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009572:	2b00      	cmp	r3, #0
 8009574:	d012      	beq.n	800959c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	3324      	adds	r3, #36	@ 0x24
 800957a:	4618      	mov	r0, r3
 800957c:	f000 fda6 	bl	800a0cc <xTaskRemoveFromEventList>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d001      	beq.n	800958a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009586:	f000 fe7f 	bl	800a288 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800958a:	7bfb      	ldrb	r3, [r7, #15]
 800958c:	3b01      	subs	r3, #1
 800958e:	b2db      	uxtb	r3, r3
 8009590:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009596:	2b00      	cmp	r3, #0
 8009598:	dce9      	bgt.n	800956e <prvUnlockQueue+0x16>
 800959a:	e000      	b.n	800959e <prvUnlockQueue+0x46>
					break;
 800959c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	22ff      	movs	r2, #255	@ 0xff
 80095a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80095a6:	f001 fcf9 	bl	800af9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80095aa:	f001 fcc5 	bl	800af38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095b6:	e011      	b.n	80095dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	691b      	ldr	r3, [r3, #16]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d012      	beq.n	80095e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	3310      	adds	r3, #16
 80095c4:	4618      	mov	r0, r3
 80095c6:	f000 fd81 	bl	800a0cc <xTaskRemoveFromEventList>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80095d0:	f000 fe5a 	bl	800a288 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80095d4:	7bbb      	ldrb	r3, [r7, #14]
 80095d6:	3b01      	subs	r3, #1
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80095dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	dce9      	bgt.n	80095b8 <prvUnlockQueue+0x60>
 80095e4:	e000      	b.n	80095e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80095e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	22ff      	movs	r2, #255	@ 0xff
 80095ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80095f0:	f001 fcd4 	bl	800af9c <vPortExitCritical>
}
 80095f4:	bf00      	nop
 80095f6:	3710      	adds	r7, #16
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009604:	f001 fc98 	bl	800af38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960c:	2b00      	cmp	r3, #0
 800960e:	d102      	bne.n	8009616 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009610:	2301      	movs	r3, #1
 8009612:	60fb      	str	r3, [r7, #12]
 8009614:	e001      	b.n	800961a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009616:	2300      	movs	r3, #0
 8009618:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800961a:	f001 fcbf 	bl	800af9c <vPortExitCritical>

	return xReturn;
 800961e:	68fb      	ldr	r3, [r7, #12]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009630:	f001 fc82 	bl	800af38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800963c:	429a      	cmp	r2, r3
 800963e:	d102      	bne.n	8009646 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009640:	2301      	movs	r3, #1
 8009642:	60fb      	str	r3, [r7, #12]
 8009644:	e001      	b.n	800964a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009646:	2300      	movs	r3, #0
 8009648:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800964a:	f001 fca7 	bl	800af9c <vPortExitCritical>

	return xReturn;
 800964e:	68fb      	ldr	r3, [r7, #12]
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009662:	2300      	movs	r3, #0
 8009664:	60fb      	str	r3, [r7, #12]
 8009666:	e014      	b.n	8009692 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009668:	4a0f      	ldr	r2, [pc, #60]	@ (80096a8 <vQueueAddToRegistry+0x50>)
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d10b      	bne.n	800968c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009674:	490c      	ldr	r1, [pc, #48]	@ (80096a8 <vQueueAddToRegistry+0x50>)
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	683a      	ldr	r2, [r7, #0]
 800967a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800967e:	4a0a      	ldr	r2, [pc, #40]	@ (80096a8 <vQueueAddToRegistry+0x50>)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	00db      	lsls	r3, r3, #3
 8009684:	4413      	add	r3, r2
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800968a:	e006      	b.n	800969a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	3301      	adds	r3, #1
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2b07      	cmp	r3, #7
 8009696:	d9e7      	bls.n	8009668 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009698:	bf00      	nop
 800969a:	bf00      	nop
 800969c:	3714      	adds	r7, #20
 800969e:	46bd      	mov	sp, r7
 80096a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a4:	4770      	bx	lr
 80096a6:	bf00      	nop
 80096a8:	24000998 	.word	0x24000998

080096ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b086      	sub	sp, #24
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	60f8      	str	r0, [r7, #12]
 80096b4:	60b9      	str	r1, [r7, #8]
 80096b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80096bc:	f001 fc3c 	bl	800af38 <vPortEnterCritical>
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096c6:	b25b      	sxtb	r3, r3
 80096c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096cc:	d103      	bne.n	80096d6 <vQueueWaitForMessageRestricted+0x2a>
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	2200      	movs	r2, #0
 80096d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096dc:	b25b      	sxtb	r3, r3
 80096de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096e2:	d103      	bne.n	80096ec <vQueueWaitForMessageRestricted+0x40>
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	2200      	movs	r2, #0
 80096e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096ec:	f001 fc56 	bl	800af9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d106      	bne.n	8009706 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	3324      	adds	r3, #36	@ 0x24
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	68b9      	ldr	r1, [r7, #8]
 8009700:	4618      	mov	r0, r3
 8009702:	f000 fcb7 	bl	800a074 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009706:	6978      	ldr	r0, [r7, #20]
 8009708:	f7ff ff26 	bl	8009558 <prvUnlockQueue>
	}
 800970c:	bf00      	nop
 800970e:	3718      	adds	r7, #24
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009714:	b580      	push	{r7, lr}
 8009716:	b08e      	sub	sp, #56	@ 0x38
 8009718:	af04      	add	r7, sp, #16
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
 8009720:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009724:	2b00      	cmp	r3, #0
 8009726:	d10b      	bne.n	8009740 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972c:	f383 8811 	msr	BASEPRI, r3
 8009730:	f3bf 8f6f 	isb	sy
 8009734:	f3bf 8f4f 	dsb	sy
 8009738:	623b      	str	r3, [r7, #32]
}
 800973a:	bf00      	nop
 800973c:	bf00      	nop
 800973e:	e7fd      	b.n	800973c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10b      	bne.n	800975e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	61fb      	str	r3, [r7, #28]
}
 8009758:	bf00      	nop
 800975a:	bf00      	nop
 800975c:	e7fd      	b.n	800975a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800975e:	23a8      	movs	r3, #168	@ 0xa8
 8009760:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	2ba8      	cmp	r3, #168	@ 0xa8
 8009766:	d00b      	beq.n	8009780 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800976c:	f383 8811 	msr	BASEPRI, r3
 8009770:	f3bf 8f6f 	isb	sy
 8009774:	f3bf 8f4f 	dsb	sy
 8009778:	61bb      	str	r3, [r7, #24]
}
 800977a:	bf00      	nop
 800977c:	bf00      	nop
 800977e:	e7fd      	b.n	800977c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009780:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01e      	beq.n	80097c6 <xTaskCreateStatic+0xb2>
 8009788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800978a:	2b00      	cmp	r3, #0
 800978c:	d01b      	beq.n	80097c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800978e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009794:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009796:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800979a:	2202      	movs	r2, #2
 800979c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097a0:	2300      	movs	r3, #0
 80097a2:	9303      	str	r3, [sp, #12]
 80097a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a6:	9302      	str	r3, [sp, #8]
 80097a8:	f107 0314 	add.w	r3, r7, #20
 80097ac:	9301      	str	r3, [sp, #4]
 80097ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b0:	9300      	str	r3, [sp, #0]
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	68b9      	ldr	r1, [r7, #8]
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f000 f851 	bl	8009860 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80097be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097c0:	f000 f8f6 	bl	80099b0 <prvAddNewTaskToReadyList>
 80097c4:	e001      	b.n	80097ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80097c6:	2300      	movs	r3, #0
 80097c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80097ca:	697b      	ldr	r3, [r7, #20]
	}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3728      	adds	r7, #40	@ 0x28
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}

080097d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b08c      	sub	sp, #48	@ 0x30
 80097d8:	af04      	add	r7, sp, #16
 80097da:	60f8      	str	r0, [r7, #12]
 80097dc:	60b9      	str	r1, [r7, #8]
 80097de:	603b      	str	r3, [r7, #0]
 80097e0:	4613      	mov	r3, r2
 80097e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80097e4:	88fb      	ldrh	r3, [r7, #6]
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	4618      	mov	r0, r3
 80097ea:	f001 fcc7 	bl	800b17c <pvPortMalloc>
 80097ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00e      	beq.n	8009814 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80097f6:	20a8      	movs	r0, #168	@ 0xa8
 80097f8:	f001 fcc0 	bl	800b17c <pvPortMalloc>
 80097fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d003      	beq.n	800980c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	697a      	ldr	r2, [r7, #20]
 8009808:	631a      	str	r2, [r3, #48]	@ 0x30
 800980a:	e005      	b.n	8009818 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800980c:	6978      	ldr	r0, [r7, #20]
 800980e:	f001 fd83 	bl	800b318 <vPortFree>
 8009812:	e001      	b.n	8009818 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009814:	2300      	movs	r3, #0
 8009816:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d017      	beq.n	800984e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	2200      	movs	r2, #0
 8009822:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009826:	88fa      	ldrh	r2, [r7, #6]
 8009828:	2300      	movs	r3, #0
 800982a:	9303      	str	r3, [sp, #12]
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	9302      	str	r3, [sp, #8]
 8009830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009832:	9301      	str	r3, [sp, #4]
 8009834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009836:	9300      	str	r3, [sp, #0]
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	68b9      	ldr	r1, [r7, #8]
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f000 f80f 	bl	8009860 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009842:	69f8      	ldr	r0, [r7, #28]
 8009844:	f000 f8b4 	bl	80099b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009848:	2301      	movs	r3, #1
 800984a:	61bb      	str	r3, [r7, #24]
 800984c:	e002      	b.n	8009854 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800984e:	f04f 33ff 	mov.w	r3, #4294967295
 8009852:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009854:	69bb      	ldr	r3, [r7, #24]
	}
 8009856:	4618      	mov	r0, r3
 8009858:	3720      	adds	r7, #32
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
	...

08009860 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b088      	sub	sp, #32
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
 800986c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800986e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009870:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	461a      	mov	r2, r3
 8009878:	21a5      	movs	r1, #165	@ 0xa5
 800987a:	f001 fe6d 	bl	800b558 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800987e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009880:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009882:	6879      	ldr	r1, [r7, #4]
 8009884:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009888:	440b      	add	r3, r1
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4413      	add	r3, r2
 800988e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	f023 0307 	bic.w	r3, r3, #7
 8009896:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009898:	69bb      	ldr	r3, [r7, #24]
 800989a:	f003 0307 	and.w	r3, r3, #7
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d00b      	beq.n	80098ba <prvInitialiseNewTask+0x5a>
	__asm volatile
 80098a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a6:	f383 8811 	msr	BASEPRI, r3
 80098aa:	f3bf 8f6f 	isb	sy
 80098ae:	f3bf 8f4f 	dsb	sy
 80098b2:	617b      	str	r3, [r7, #20]
}
 80098b4:	bf00      	nop
 80098b6:	bf00      	nop
 80098b8:	e7fd      	b.n	80098b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d01f      	beq.n	8009900 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098c0:	2300      	movs	r3, #0
 80098c2:	61fb      	str	r3, [r7, #28]
 80098c4:	e012      	b.n	80098ec <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098c6:	68ba      	ldr	r2, [r7, #8]
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	4413      	add	r3, r2
 80098cc:	7819      	ldrb	r1, [r3, #0]
 80098ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	4413      	add	r3, r2
 80098d4:	3334      	adds	r3, #52	@ 0x34
 80098d6:	460a      	mov	r2, r1
 80098d8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	4413      	add	r3, r2
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d006      	beq.n	80098f4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098e6:	69fb      	ldr	r3, [r7, #28]
 80098e8:	3301      	adds	r3, #1
 80098ea:	61fb      	str	r3, [r7, #28]
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	2b0f      	cmp	r3, #15
 80098f0:	d9e9      	bls.n	80098c6 <prvInitialiseNewTask+0x66>
 80098f2:	e000      	b.n	80098f6 <prvInitialiseNewTask+0x96>
			{
				break;
 80098f4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80098fe:	e003      	b.n	8009908 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009902:	2200      	movs	r2, #0
 8009904:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800990a:	2b37      	cmp	r3, #55	@ 0x37
 800990c:	d901      	bls.n	8009912 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800990e:	2337      	movs	r3, #55	@ 0x37
 8009910:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009914:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009916:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800991c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800991e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009920:	2200      	movs	r2, #0
 8009922:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009926:	3304      	adds	r3, #4
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff f965 	bl	8008bf8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800992e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009930:	3318      	adds	r3, #24
 8009932:	4618      	mov	r0, r3
 8009934:	f7ff f960 	bl	8008bf8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800993c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800993e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009940:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009946:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800994c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800994e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009950:	2200      	movs	r2, #0
 8009952:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009958:	2200      	movs	r2, #0
 800995a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800995e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009960:	3354      	adds	r3, #84	@ 0x54
 8009962:	224c      	movs	r2, #76	@ 0x4c
 8009964:	2100      	movs	r1, #0
 8009966:	4618      	mov	r0, r3
 8009968:	f001 fdf6 	bl	800b558 <memset>
 800996c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800996e:	4a0d      	ldr	r2, [pc, #52]	@ (80099a4 <prvInitialiseNewTask+0x144>)
 8009970:	659a      	str	r2, [r3, #88]	@ 0x58
 8009972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009974:	4a0c      	ldr	r2, [pc, #48]	@ (80099a8 <prvInitialiseNewTask+0x148>)
 8009976:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800997a:	4a0c      	ldr	r2, [pc, #48]	@ (80099ac <prvInitialiseNewTask+0x14c>)
 800997c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800997e:	683a      	ldr	r2, [r7, #0]
 8009980:	68f9      	ldr	r1, [r7, #12]
 8009982:	69b8      	ldr	r0, [r7, #24]
 8009984:	f001 f9a4 	bl	800acd0 <pxPortInitialiseStack>
 8009988:	4602      	mov	r2, r0
 800998a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800998c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800998e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009990:	2b00      	cmp	r3, #0
 8009992:	d002      	beq.n	800999a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009998:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800999a:	bf00      	nop
 800999c:	3720      	adds	r7, #32
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	24004c2c 	.word	0x24004c2c
 80099a8:	24004c94 	.word	0x24004c94
 80099ac:	24004cfc 	.word	0x24004cfc

080099b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80099b8:	f001 fabe 	bl	800af38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80099bc:	4b2d      	ldr	r3, [pc, #180]	@ (8009a74 <prvAddNewTaskToReadyList+0xc4>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	3301      	adds	r3, #1
 80099c2:	4a2c      	ldr	r2, [pc, #176]	@ (8009a74 <prvAddNewTaskToReadyList+0xc4>)
 80099c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80099c6:	4b2c      	ldr	r3, [pc, #176]	@ (8009a78 <prvAddNewTaskToReadyList+0xc8>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d109      	bne.n	80099e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80099ce:	4a2a      	ldr	r2, [pc, #168]	@ (8009a78 <prvAddNewTaskToReadyList+0xc8>)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80099d4:	4b27      	ldr	r3, [pc, #156]	@ (8009a74 <prvAddNewTaskToReadyList+0xc4>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d110      	bne.n	80099fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80099dc:	f000 fc78 	bl	800a2d0 <prvInitialiseTaskLists>
 80099e0:	e00d      	b.n	80099fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80099e2:	4b26      	ldr	r3, [pc, #152]	@ (8009a7c <prvAddNewTaskToReadyList+0xcc>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d109      	bne.n	80099fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80099ea:	4b23      	ldr	r3, [pc, #140]	@ (8009a78 <prvAddNewTaskToReadyList+0xc8>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d802      	bhi.n	80099fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80099f8:	4a1f      	ldr	r2, [pc, #124]	@ (8009a78 <prvAddNewTaskToReadyList+0xc8>)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80099fe:	4b20      	ldr	r3, [pc, #128]	@ (8009a80 <prvAddNewTaskToReadyList+0xd0>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	3301      	adds	r3, #1
 8009a04:	4a1e      	ldr	r2, [pc, #120]	@ (8009a80 <prvAddNewTaskToReadyList+0xd0>)
 8009a06:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009a08:	4b1d      	ldr	r3, [pc, #116]	@ (8009a80 <prvAddNewTaskToReadyList+0xd0>)
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a14:	4b1b      	ldr	r3, [pc, #108]	@ (8009a84 <prvAddNewTaskToReadyList+0xd4>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d903      	bls.n	8009a24 <prvAddNewTaskToReadyList+0x74>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a20:	4a18      	ldr	r2, [pc, #96]	@ (8009a84 <prvAddNewTaskToReadyList+0xd4>)
 8009a22:	6013      	str	r3, [r2, #0]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a28:	4613      	mov	r3, r2
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	4413      	add	r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4a15      	ldr	r2, [pc, #84]	@ (8009a88 <prvAddNewTaskToReadyList+0xd8>)
 8009a32:	441a      	add	r2, r3
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	3304      	adds	r3, #4
 8009a38:	4619      	mov	r1, r3
 8009a3a:	4610      	mov	r0, r2
 8009a3c:	f7ff f8e9 	bl	8008c12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009a40:	f001 faac 	bl	800af9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009a44:	4b0d      	ldr	r3, [pc, #52]	@ (8009a7c <prvAddNewTaskToReadyList+0xcc>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d00e      	beq.n	8009a6a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a78 <prvAddNewTaskToReadyList+0xc8>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d207      	bcs.n	8009a6a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8009a8c <prvAddNewTaskToReadyList+0xdc>)
 8009a5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a60:	601a      	str	r2, [r3, #0]
 8009a62:	f3bf 8f4f 	dsb	sy
 8009a66:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a6a:	bf00      	nop
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	24000eac 	.word	0x24000eac
 8009a78:	240009d8 	.word	0x240009d8
 8009a7c:	24000eb8 	.word	0x24000eb8
 8009a80:	24000ec8 	.word	0x24000ec8
 8009a84:	24000eb4 	.word	0x24000eb4
 8009a88:	240009dc 	.word	0x240009dc
 8009a8c:	e000ed04 	.word	0xe000ed04

08009a90 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b08a      	sub	sp, #40	@ 0x28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10b      	bne.n	8009abc <vTaskDelayUntil+0x2c>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	617b      	str	r3, [r7, #20]
}
 8009ab6:	bf00      	nop
 8009ab8:	bf00      	nop
 8009aba:	e7fd      	b.n	8009ab8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10b      	bne.n	8009ada <vTaskDelayUntil+0x4a>
	__asm volatile
 8009ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	613b      	str	r3, [r7, #16]
}
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop
 8009ad8:	e7fd      	b.n	8009ad6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8009ada:	4b2a      	ldr	r3, [pc, #168]	@ (8009b84 <vTaskDelayUntil+0xf4>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00b      	beq.n	8009afa <vTaskDelayUntil+0x6a>
	__asm volatile
 8009ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
 8009af2:	60fb      	str	r3, [r7, #12]
}
 8009af4:	bf00      	nop
 8009af6:	bf00      	nop
 8009af8:	e7fd      	b.n	8009af6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8009afa:	f000 f8b9 	bl	8009c70 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8009afe:	4b22      	ldr	r3, [pc, #136]	@ (8009b88 <vTaskDelayUntil+0xf8>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	683a      	ldr	r2, [r7, #0]
 8009b0a:	4413      	add	r3, r2
 8009b0c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	6a3a      	ldr	r2, [r7, #32]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d20b      	bcs.n	8009b30 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	69fa      	ldr	r2, [r7, #28]
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d211      	bcs.n	8009b46 <vTaskDelayUntil+0xb6>
 8009b22:	69fa      	ldr	r2, [r7, #28]
 8009b24:	6a3b      	ldr	r3, [r7, #32]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d90d      	bls.n	8009b46 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b2e:	e00a      	b.n	8009b46 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	69fa      	ldr	r2, [r7, #28]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d303      	bcc.n	8009b42 <vTaskDelayUntil+0xb2>
 8009b3a:	69fa      	ldr	r2, [r7, #28]
 8009b3c:	6a3b      	ldr	r3, [r7, #32]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d901      	bls.n	8009b46 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8009b42:	2301      	movs	r3, #1
 8009b44:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	69fa      	ldr	r2, [r7, #28]
 8009b4a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8009b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d006      	beq.n	8009b60 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8009b52:	69fa      	ldr	r2, [r7, #28]
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	1ad3      	subs	r3, r2, r3
 8009b58:	2100      	movs	r1, #0
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f000 fd0a 	bl	800a574 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8009b60:	f000 f894 	bl	8009c8c <xTaskResumeAll>
 8009b64:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d107      	bne.n	8009b7c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8009b6c:	4b07      	ldr	r3, [pc, #28]	@ (8009b8c <vTaskDelayUntil+0xfc>)
 8009b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b72:	601a      	str	r2, [r3, #0]
 8009b74:	f3bf 8f4f 	dsb	sy
 8009b78:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b7c:	bf00      	nop
 8009b7e:	3728      	adds	r7, #40	@ 0x28
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}
 8009b84:	24000ed4 	.word	0x24000ed4
 8009b88:	24000eb0 	.word	0x24000eb0
 8009b8c:	e000ed04 	.word	0xe000ed04

08009b90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b08a      	sub	sp, #40	@ 0x28
 8009b94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009b96:	2300      	movs	r3, #0
 8009b98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009b9e:	463a      	mov	r2, r7
 8009ba0:	1d39      	adds	r1, r7, #4
 8009ba2:	f107 0308 	add.w	r3, r7, #8
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f7fe ffd2 	bl	8008b50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009bac:	6839      	ldr	r1, [r7, #0]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	9202      	str	r2, [sp, #8]
 8009bb4:	9301      	str	r3, [sp, #4]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	9300      	str	r3, [sp, #0]
 8009bba:	2300      	movs	r3, #0
 8009bbc:	460a      	mov	r2, r1
 8009bbe:	4924      	ldr	r1, [pc, #144]	@ (8009c50 <vTaskStartScheduler+0xc0>)
 8009bc0:	4824      	ldr	r0, [pc, #144]	@ (8009c54 <vTaskStartScheduler+0xc4>)
 8009bc2:	f7ff fda7 	bl	8009714 <xTaskCreateStatic>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	4a23      	ldr	r2, [pc, #140]	@ (8009c58 <vTaskStartScheduler+0xc8>)
 8009bca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009bcc:	4b22      	ldr	r3, [pc, #136]	@ (8009c58 <vTaskStartScheduler+0xc8>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d002      	beq.n	8009bda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	617b      	str	r3, [r7, #20]
 8009bd8:	e001      	b.n	8009bde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d102      	bne.n	8009bea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009be4:	f000 fd1a 	bl	800a61c <xTimerCreateTimerTask>
 8009be8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d11b      	bne.n	8009c28 <vTaskStartScheduler+0x98>
	__asm volatile
 8009bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	613b      	str	r3, [r7, #16]
}
 8009c02:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c04:	4b15      	ldr	r3, [pc, #84]	@ (8009c5c <vTaskStartScheduler+0xcc>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	3354      	adds	r3, #84	@ 0x54
 8009c0a:	4a15      	ldr	r2, [pc, #84]	@ (8009c60 <vTaskStartScheduler+0xd0>)
 8009c0c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c0e:	4b15      	ldr	r3, [pc, #84]	@ (8009c64 <vTaskStartScheduler+0xd4>)
 8009c10:	f04f 32ff 	mov.w	r2, #4294967295
 8009c14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c16:	4b14      	ldr	r3, [pc, #80]	@ (8009c68 <vTaskStartScheduler+0xd8>)
 8009c18:	2201      	movs	r2, #1
 8009c1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c1c:	4b13      	ldr	r3, [pc, #76]	@ (8009c6c <vTaskStartScheduler+0xdc>)
 8009c1e:	2200      	movs	r2, #0
 8009c20:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c22:	f001 f8e5 	bl	800adf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c26:	e00f      	b.n	8009c48 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2e:	d10b      	bne.n	8009c48 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c34:	f383 8811 	msr	BASEPRI, r3
 8009c38:	f3bf 8f6f 	isb	sy
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	60fb      	str	r3, [r7, #12]
}
 8009c42:	bf00      	nop
 8009c44:	bf00      	nop
 8009c46:	e7fd      	b.n	8009c44 <vTaskStartScheduler+0xb4>
}
 8009c48:	bf00      	nop
 8009c4a:	3718      	adds	r7, #24
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	0800b758 	.word	0x0800b758
 8009c54:	0800a2a1 	.word	0x0800a2a1
 8009c58:	24000ed0 	.word	0x24000ed0
 8009c5c:	240009d8 	.word	0x240009d8
 8009c60:	24000014 	.word	0x24000014
 8009c64:	24000ecc 	.word	0x24000ecc
 8009c68:	24000eb8 	.word	0x24000eb8
 8009c6c:	24000eb0 	.word	0x24000eb0

08009c70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c70:	b480      	push	{r7}
 8009c72:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009c74:	4b04      	ldr	r3, [pc, #16]	@ (8009c88 <vTaskSuspendAll+0x18>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	4a03      	ldr	r2, [pc, #12]	@ (8009c88 <vTaskSuspendAll+0x18>)
 8009c7c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009c7e:	bf00      	nop
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr
 8009c88:	24000ed4 	.word	0x24000ed4

08009c8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009c92:	2300      	movs	r3, #0
 8009c94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009c96:	2300      	movs	r3, #0
 8009c98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009c9a:	4b42      	ldr	r3, [pc, #264]	@ (8009da4 <xTaskResumeAll+0x118>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d10b      	bne.n	8009cba <xTaskResumeAll+0x2e>
	__asm volatile
 8009ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca6:	f383 8811 	msr	BASEPRI, r3
 8009caa:	f3bf 8f6f 	isb	sy
 8009cae:	f3bf 8f4f 	dsb	sy
 8009cb2:	603b      	str	r3, [r7, #0]
}
 8009cb4:	bf00      	nop
 8009cb6:	bf00      	nop
 8009cb8:	e7fd      	b.n	8009cb6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009cba:	f001 f93d 	bl	800af38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009cbe:	4b39      	ldr	r3, [pc, #228]	@ (8009da4 <xTaskResumeAll+0x118>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	3b01      	subs	r3, #1
 8009cc4:	4a37      	ldr	r2, [pc, #220]	@ (8009da4 <xTaskResumeAll+0x118>)
 8009cc6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cc8:	4b36      	ldr	r3, [pc, #216]	@ (8009da4 <xTaskResumeAll+0x118>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d162      	bne.n	8009d96 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009cd0:	4b35      	ldr	r3, [pc, #212]	@ (8009da8 <xTaskResumeAll+0x11c>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d05e      	beq.n	8009d96 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cd8:	e02f      	b.n	8009d3a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cda:	4b34      	ldr	r3, [pc, #208]	@ (8009dac <xTaskResumeAll+0x120>)
 8009cdc:	68db      	ldr	r3, [r3, #12]
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	3318      	adds	r3, #24
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7fe fff0 	bl	8008ccc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	3304      	adds	r3, #4
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f7fe ffeb 	bl	8008ccc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8009db0 <xTaskResumeAll+0x124>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	d903      	bls.n	8009d0a <xTaskResumeAll+0x7e>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d06:	4a2a      	ldr	r2, [pc, #168]	@ (8009db0 <xTaskResumeAll+0x124>)
 8009d08:	6013      	str	r3, [r2, #0]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d0e:	4613      	mov	r3, r2
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	4413      	add	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	4a27      	ldr	r2, [pc, #156]	@ (8009db4 <xTaskResumeAll+0x128>)
 8009d18:	441a      	add	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	3304      	adds	r3, #4
 8009d1e:	4619      	mov	r1, r3
 8009d20:	4610      	mov	r0, r2
 8009d22:	f7fe ff76 	bl	8008c12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d2a:	4b23      	ldr	r3, [pc, #140]	@ (8009db8 <xTaskResumeAll+0x12c>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d302      	bcc.n	8009d3a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009d34:	4b21      	ldr	r3, [pc, #132]	@ (8009dbc <xTaskResumeAll+0x130>)
 8009d36:	2201      	movs	r2, #1
 8009d38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8009dac <xTaskResumeAll+0x120>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1cb      	bne.n	8009cda <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d48:	f000 fb66 	bl	800a418 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8009dc0 <xTaskResumeAll+0x134>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d010      	beq.n	8009d7a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d58:	f000 f846 	bl	8009de8 <xTaskIncrementTick>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009d62:	4b16      	ldr	r3, [pc, #88]	@ (8009dbc <xTaskResumeAll+0x130>)
 8009d64:	2201      	movs	r2, #1
 8009d66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1f1      	bne.n	8009d58 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009d74:	4b12      	ldr	r3, [pc, #72]	@ (8009dc0 <xTaskResumeAll+0x134>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d7a:	4b10      	ldr	r3, [pc, #64]	@ (8009dbc <xTaskResumeAll+0x130>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d009      	beq.n	8009d96 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d82:	2301      	movs	r3, #1
 8009d84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d86:	4b0f      	ldr	r3, [pc, #60]	@ (8009dc4 <xTaskResumeAll+0x138>)
 8009d88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d8c:	601a      	str	r2, [r3, #0]
 8009d8e:	f3bf 8f4f 	dsb	sy
 8009d92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d96:	f001 f901 	bl	800af9c <vPortExitCritical>

	return xAlreadyYielded;
 8009d9a:	68bb      	ldr	r3, [r7, #8]
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	24000ed4 	.word	0x24000ed4
 8009da8:	24000eac 	.word	0x24000eac
 8009dac:	24000e6c 	.word	0x24000e6c
 8009db0:	24000eb4 	.word	0x24000eb4
 8009db4:	240009dc 	.word	0x240009dc
 8009db8:	240009d8 	.word	0x240009d8
 8009dbc:	24000ec0 	.word	0x24000ec0
 8009dc0:	24000ebc 	.word	0x24000ebc
 8009dc4:	e000ed04 	.word	0xe000ed04

08009dc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b083      	sub	sp, #12
 8009dcc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009dce:	4b05      	ldr	r3, [pc, #20]	@ (8009de4 <xTaskGetTickCount+0x1c>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009dd4:	687b      	ldr	r3, [r7, #4]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	24000eb0 	.word	0x24000eb0

08009de8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009dee:	2300      	movs	r3, #0
 8009df0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009df2:	4b4f      	ldr	r3, [pc, #316]	@ (8009f30 <xTaskIncrementTick+0x148>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f040 8090 	bne.w	8009f1c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8009f34 <xTaskIncrementTick+0x14c>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	3301      	adds	r3, #1
 8009e02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e04:	4a4b      	ldr	r2, [pc, #300]	@ (8009f34 <xTaskIncrementTick+0x14c>)
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d121      	bne.n	8009e54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e10:	4b49      	ldr	r3, [pc, #292]	@ (8009f38 <xTaskIncrementTick+0x150>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00b      	beq.n	8009e32 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e1e:	f383 8811 	msr	BASEPRI, r3
 8009e22:	f3bf 8f6f 	isb	sy
 8009e26:	f3bf 8f4f 	dsb	sy
 8009e2a:	603b      	str	r3, [r7, #0]
}
 8009e2c:	bf00      	nop
 8009e2e:	bf00      	nop
 8009e30:	e7fd      	b.n	8009e2e <xTaskIncrementTick+0x46>
 8009e32:	4b41      	ldr	r3, [pc, #260]	@ (8009f38 <xTaskIncrementTick+0x150>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	60fb      	str	r3, [r7, #12]
 8009e38:	4b40      	ldr	r3, [pc, #256]	@ (8009f3c <xTaskIncrementTick+0x154>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a3e      	ldr	r2, [pc, #248]	@ (8009f38 <xTaskIncrementTick+0x150>)
 8009e3e:	6013      	str	r3, [r2, #0]
 8009e40:	4a3e      	ldr	r2, [pc, #248]	@ (8009f3c <xTaskIncrementTick+0x154>)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	6013      	str	r3, [r2, #0]
 8009e46:	4b3e      	ldr	r3, [pc, #248]	@ (8009f40 <xTaskIncrementTick+0x158>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	4a3c      	ldr	r2, [pc, #240]	@ (8009f40 <xTaskIncrementTick+0x158>)
 8009e4e:	6013      	str	r3, [r2, #0]
 8009e50:	f000 fae2 	bl	800a418 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e54:	4b3b      	ldr	r3, [pc, #236]	@ (8009f44 <xTaskIncrementTick+0x15c>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	693a      	ldr	r2, [r7, #16]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d349      	bcc.n	8009ef2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e5e:	4b36      	ldr	r3, [pc, #216]	@ (8009f38 <xTaskIncrementTick+0x150>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d104      	bne.n	8009e72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e68:	4b36      	ldr	r3, [pc, #216]	@ (8009f44 <xTaskIncrementTick+0x15c>)
 8009e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6e:	601a      	str	r2, [r3, #0]
					break;
 8009e70:	e03f      	b.n	8009ef2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e72:	4b31      	ldr	r3, [pc, #196]	@ (8009f38 <xTaskIncrementTick+0x150>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e82:	693a      	ldr	r2, [r7, #16]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d203      	bcs.n	8009e92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8009f44 <xTaskIncrementTick+0x15c>)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009e90:	e02f      	b.n	8009ef2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	3304      	adds	r3, #4
 8009e96:	4618      	mov	r0, r3
 8009e98:	f7fe ff18 	bl	8008ccc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d004      	beq.n	8009eae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	3318      	adds	r3, #24
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7fe ff0f 	bl	8008ccc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eb2:	4b25      	ldr	r3, [pc, #148]	@ (8009f48 <xTaskIncrementTick+0x160>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d903      	bls.n	8009ec2 <xTaskIncrementTick+0xda>
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ebe:	4a22      	ldr	r2, [pc, #136]	@ (8009f48 <xTaskIncrementTick+0x160>)
 8009ec0:	6013      	str	r3, [r2, #0]
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ec6:	4613      	mov	r3, r2
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4413      	add	r3, r2
 8009ecc:	009b      	lsls	r3, r3, #2
 8009ece:	4a1f      	ldr	r2, [pc, #124]	@ (8009f4c <xTaskIncrementTick+0x164>)
 8009ed0:	441a      	add	r2, r3
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	4610      	mov	r0, r2
 8009eda:	f7fe fe9a 	bl	8008c12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8009f50 <xTaskIncrementTick+0x168>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d3b8      	bcc.n	8009e5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009eec:	2301      	movs	r3, #1
 8009eee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ef0:	e7b5      	b.n	8009e5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ef2:	4b17      	ldr	r3, [pc, #92]	@ (8009f50 <xTaskIncrementTick+0x168>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ef8:	4914      	ldr	r1, [pc, #80]	@ (8009f4c <xTaskIncrementTick+0x164>)
 8009efa:	4613      	mov	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	4413      	add	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	440b      	add	r3, r1
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d901      	bls.n	8009f0e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f0e:	4b11      	ldr	r3, [pc, #68]	@ (8009f54 <xTaskIncrementTick+0x16c>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d007      	beq.n	8009f26 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009f16:	2301      	movs	r3, #1
 8009f18:	617b      	str	r3, [r7, #20]
 8009f1a:	e004      	b.n	8009f26 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8009f58 <xTaskIncrementTick+0x170>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3301      	adds	r3, #1
 8009f22:	4a0d      	ldr	r2, [pc, #52]	@ (8009f58 <xTaskIncrementTick+0x170>)
 8009f24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009f26:	697b      	ldr	r3, [r7, #20]
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3718      	adds	r7, #24
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	24000ed4 	.word	0x24000ed4
 8009f34:	24000eb0 	.word	0x24000eb0
 8009f38:	24000e64 	.word	0x24000e64
 8009f3c:	24000e68 	.word	0x24000e68
 8009f40:	24000ec4 	.word	0x24000ec4
 8009f44:	24000ecc 	.word	0x24000ecc
 8009f48:	24000eb4 	.word	0x24000eb4
 8009f4c:	240009dc 	.word	0x240009dc
 8009f50:	240009d8 	.word	0x240009d8
 8009f54:	24000ec0 	.word	0x24000ec0
 8009f58:	24000ebc 	.word	0x24000ebc

08009f5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b085      	sub	sp, #20
 8009f60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f62:	4b2b      	ldr	r3, [pc, #172]	@ (800a010 <vTaskSwitchContext+0xb4>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d003      	beq.n	8009f72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f6a:	4b2a      	ldr	r3, [pc, #168]	@ (800a014 <vTaskSwitchContext+0xb8>)
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f70:	e047      	b.n	800a002 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009f72:	4b28      	ldr	r3, [pc, #160]	@ (800a014 <vTaskSwitchContext+0xb8>)
 8009f74:	2200      	movs	r2, #0
 8009f76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f78:	4b27      	ldr	r3, [pc, #156]	@ (800a018 <vTaskSwitchContext+0xbc>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	60fb      	str	r3, [r7, #12]
 8009f7e:	e011      	b.n	8009fa4 <vTaskSwitchContext+0x48>
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10b      	bne.n	8009f9e <vTaskSwitchContext+0x42>
	__asm volatile
 8009f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f8a:	f383 8811 	msr	BASEPRI, r3
 8009f8e:	f3bf 8f6f 	isb	sy
 8009f92:	f3bf 8f4f 	dsb	sy
 8009f96:	607b      	str	r3, [r7, #4]
}
 8009f98:	bf00      	nop
 8009f9a:	bf00      	nop
 8009f9c:	e7fd      	b.n	8009f9a <vTaskSwitchContext+0x3e>
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	60fb      	str	r3, [r7, #12]
 8009fa4:	491d      	ldr	r1, [pc, #116]	@ (800a01c <vTaskSwitchContext+0xc0>)
 8009fa6:	68fa      	ldr	r2, [r7, #12]
 8009fa8:	4613      	mov	r3, r2
 8009faa:	009b      	lsls	r3, r3, #2
 8009fac:	4413      	add	r3, r2
 8009fae:	009b      	lsls	r3, r3, #2
 8009fb0:	440b      	add	r3, r1
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d0e3      	beq.n	8009f80 <vTaskSwitchContext+0x24>
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	4613      	mov	r3, r2
 8009fbc:	009b      	lsls	r3, r3, #2
 8009fbe:	4413      	add	r3, r2
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	4a16      	ldr	r2, [pc, #88]	@ (800a01c <vTaskSwitchContext+0xc0>)
 8009fc4:	4413      	add	r3, r2
 8009fc6:	60bb      	str	r3, [r7, #8]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	685a      	ldr	r2, [r3, #4]
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	605a      	str	r2, [r3, #4]
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	3308      	adds	r3, #8
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d104      	bne.n	8009fe8 <vTaskSwitchContext+0x8c>
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	685a      	ldr	r2, [r3, #4]
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	605a      	str	r2, [r3, #4]
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	68db      	ldr	r3, [r3, #12]
 8009fee:	4a0c      	ldr	r2, [pc, #48]	@ (800a020 <vTaskSwitchContext+0xc4>)
 8009ff0:	6013      	str	r3, [r2, #0]
 8009ff2:	4a09      	ldr	r2, [pc, #36]	@ (800a018 <vTaskSwitchContext+0xbc>)
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ff8:	4b09      	ldr	r3, [pc, #36]	@ (800a020 <vTaskSwitchContext+0xc4>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	3354      	adds	r3, #84	@ 0x54
 8009ffe:	4a09      	ldr	r2, [pc, #36]	@ (800a024 <vTaskSwitchContext+0xc8>)
 800a000:	6013      	str	r3, [r2, #0]
}
 800a002:	bf00      	nop
 800a004:	3714      	adds	r7, #20
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr
 800a00e:	bf00      	nop
 800a010:	24000ed4 	.word	0x24000ed4
 800a014:	24000ec0 	.word	0x24000ec0
 800a018:	24000eb4 	.word	0x24000eb4
 800a01c:	240009dc 	.word	0x240009dc
 800a020:	240009d8 	.word	0x240009d8
 800a024:	24000014 	.word	0x24000014

0800a028 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d10b      	bne.n	800a050 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03c:	f383 8811 	msr	BASEPRI, r3
 800a040:	f3bf 8f6f 	isb	sy
 800a044:	f3bf 8f4f 	dsb	sy
 800a048:	60fb      	str	r3, [r7, #12]
}
 800a04a:	bf00      	nop
 800a04c:	bf00      	nop
 800a04e:	e7fd      	b.n	800a04c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a050:	4b07      	ldr	r3, [pc, #28]	@ (800a070 <vTaskPlaceOnEventList+0x48>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	3318      	adds	r3, #24
 800a056:	4619      	mov	r1, r3
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f7fe fdfe 	bl	8008c5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a05e:	2101      	movs	r1, #1
 800a060:	6838      	ldr	r0, [r7, #0]
 800a062:	f000 fa87 	bl	800a574 <prvAddCurrentTaskToDelayedList>
}
 800a066:	bf00      	nop
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	240009d8 	.word	0x240009d8

0800a074 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a074:	b580      	push	{r7, lr}
 800a076:	b086      	sub	sp, #24
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d10b      	bne.n	800a09e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08a:	f383 8811 	msr	BASEPRI, r3
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	617b      	str	r3, [r7, #20]
}
 800a098:	bf00      	nop
 800a09a:	bf00      	nop
 800a09c:	e7fd      	b.n	800a09a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a09e:	4b0a      	ldr	r3, [pc, #40]	@ (800a0c8 <vTaskPlaceOnEventListRestricted+0x54>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	3318      	adds	r3, #24
 800a0a4:	4619      	mov	r1, r3
 800a0a6:	68f8      	ldr	r0, [r7, #12]
 800a0a8:	f7fe fdb3 	bl	8008c12 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d002      	beq.n	800a0b8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0b6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a0b8:	6879      	ldr	r1, [r7, #4]
 800a0ba:	68b8      	ldr	r0, [r7, #8]
 800a0bc:	f000 fa5a 	bl	800a574 <prvAddCurrentTaskToDelayedList>
	}
 800a0c0:	bf00      	nop
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	240009d8 	.word	0x240009d8

0800a0cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b086      	sub	sp, #24
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	68db      	ldr	r3, [r3, #12]
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d10b      	bne.n	800a0fa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e6:	f383 8811 	msr	BASEPRI, r3
 800a0ea:	f3bf 8f6f 	isb	sy
 800a0ee:	f3bf 8f4f 	dsb	sy
 800a0f2:	60fb      	str	r3, [r7, #12]
}
 800a0f4:	bf00      	nop
 800a0f6:	bf00      	nop
 800a0f8:	e7fd      	b.n	800a0f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	3318      	adds	r3, #24
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7fe fde4 	bl	8008ccc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a104:	4b1d      	ldr	r3, [pc, #116]	@ (800a17c <xTaskRemoveFromEventList+0xb0>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d11d      	bne.n	800a148 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	3304      	adds	r3, #4
 800a110:	4618      	mov	r0, r3
 800a112:	f7fe fddb 	bl	8008ccc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a11a:	4b19      	ldr	r3, [pc, #100]	@ (800a180 <xTaskRemoveFromEventList+0xb4>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d903      	bls.n	800a12a <xTaskRemoveFromEventList+0x5e>
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a126:	4a16      	ldr	r2, [pc, #88]	@ (800a180 <xTaskRemoveFromEventList+0xb4>)
 800a128:	6013      	str	r3, [r2, #0]
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a12e:	4613      	mov	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4413      	add	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4a13      	ldr	r2, [pc, #76]	@ (800a184 <xTaskRemoveFromEventList+0xb8>)
 800a138:	441a      	add	r2, r3
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	3304      	adds	r3, #4
 800a13e:	4619      	mov	r1, r3
 800a140:	4610      	mov	r0, r2
 800a142:	f7fe fd66 	bl	8008c12 <vListInsertEnd>
 800a146:	e005      	b.n	800a154 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	3318      	adds	r3, #24
 800a14c:	4619      	mov	r1, r3
 800a14e:	480e      	ldr	r0, [pc, #56]	@ (800a188 <xTaskRemoveFromEventList+0xbc>)
 800a150:	f7fe fd5f 	bl	8008c12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a158:	4b0c      	ldr	r3, [pc, #48]	@ (800a18c <xTaskRemoveFromEventList+0xc0>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a15e:	429a      	cmp	r2, r3
 800a160:	d905      	bls.n	800a16e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a162:	2301      	movs	r3, #1
 800a164:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a166:	4b0a      	ldr	r3, [pc, #40]	@ (800a190 <xTaskRemoveFromEventList+0xc4>)
 800a168:	2201      	movs	r2, #1
 800a16a:	601a      	str	r2, [r3, #0]
 800a16c:	e001      	b.n	800a172 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a16e:	2300      	movs	r3, #0
 800a170:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a172:	697b      	ldr	r3, [r7, #20]
}
 800a174:	4618      	mov	r0, r3
 800a176:	3718      	adds	r7, #24
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	24000ed4 	.word	0x24000ed4
 800a180:	24000eb4 	.word	0x24000eb4
 800a184:	240009dc 	.word	0x240009dc
 800a188:	24000e6c 	.word	0x24000e6c
 800a18c:	240009d8 	.word	0x240009d8
 800a190:	24000ec0 	.word	0x24000ec0

0800a194 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a19c:	4b06      	ldr	r3, [pc, #24]	@ (800a1b8 <vTaskInternalSetTimeOutState+0x24>)
 800a19e:	681a      	ldr	r2, [r3, #0]
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a1a4:	4b05      	ldr	r3, [pc, #20]	@ (800a1bc <vTaskInternalSetTimeOutState+0x28>)
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	605a      	str	r2, [r3, #4]
}
 800a1ac:	bf00      	nop
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr
 800a1b8:	24000ec4 	.word	0x24000ec4
 800a1bc:	24000eb0 	.word	0x24000eb0

0800a1c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b088      	sub	sp, #32
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d10b      	bne.n	800a1e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d4:	f383 8811 	msr	BASEPRI, r3
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	f3bf 8f4f 	dsb	sy
 800a1e0:	613b      	str	r3, [r7, #16]
}
 800a1e2:	bf00      	nop
 800a1e4:	bf00      	nop
 800a1e6:	e7fd      	b.n	800a1e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d10b      	bne.n	800a206 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	60fb      	str	r3, [r7, #12]
}
 800a200:	bf00      	nop
 800a202:	bf00      	nop
 800a204:	e7fd      	b.n	800a202 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a206:	f000 fe97 	bl	800af38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a20a:	4b1d      	ldr	r3, [pc, #116]	@ (800a280 <xTaskCheckForTimeOut+0xc0>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	69ba      	ldr	r2, [r7, #24]
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a222:	d102      	bne.n	800a22a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a224:	2300      	movs	r3, #0
 800a226:	61fb      	str	r3, [r7, #28]
 800a228:	e023      	b.n	800a272 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	4b15      	ldr	r3, [pc, #84]	@ (800a284 <xTaskCheckForTimeOut+0xc4>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	429a      	cmp	r2, r3
 800a234:	d007      	beq.n	800a246 <xTaskCheckForTimeOut+0x86>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d302      	bcc.n	800a246 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a240:	2301      	movs	r3, #1
 800a242:	61fb      	str	r3, [r7, #28]
 800a244:	e015      	b.n	800a272 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	697a      	ldr	r2, [r7, #20]
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d20b      	bcs.n	800a268 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	1ad2      	subs	r2, r2, r3
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f7ff ff99 	bl	800a194 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a262:	2300      	movs	r3, #0
 800a264:	61fb      	str	r3, [r7, #28]
 800a266:	e004      	b.n	800a272 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	2200      	movs	r2, #0
 800a26c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a26e:	2301      	movs	r3, #1
 800a270:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a272:	f000 fe93 	bl	800af9c <vPortExitCritical>

	return xReturn;
 800a276:	69fb      	ldr	r3, [r7, #28]
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3720      	adds	r7, #32
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}
 800a280:	24000eb0 	.word	0x24000eb0
 800a284:	24000ec4 	.word	0x24000ec4

0800a288 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a288:	b480      	push	{r7}
 800a28a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a28c:	4b03      	ldr	r3, [pc, #12]	@ (800a29c <vTaskMissedYield+0x14>)
 800a28e:	2201      	movs	r2, #1
 800a290:	601a      	str	r2, [r3, #0]
}
 800a292:	bf00      	nop
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	24000ec0 	.word	0x24000ec0

0800a2a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a2a8:	f000 f852 	bl	800a350 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a2ac:	4b06      	ldr	r3, [pc, #24]	@ (800a2c8 <prvIdleTask+0x28>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d9f9      	bls.n	800a2a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a2b4:	4b05      	ldr	r3, [pc, #20]	@ (800a2cc <prvIdleTask+0x2c>)
 800a2b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	f3bf 8f4f 	dsb	sy
 800a2c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2c4:	e7f0      	b.n	800a2a8 <prvIdleTask+0x8>
 800a2c6:	bf00      	nop
 800a2c8:	240009dc 	.word	0x240009dc
 800a2cc:	e000ed04 	.word	0xe000ed04

0800a2d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	607b      	str	r3, [r7, #4]
 800a2da:	e00c      	b.n	800a2f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a2dc:	687a      	ldr	r2, [r7, #4]
 800a2de:	4613      	mov	r3, r2
 800a2e0:	009b      	lsls	r3, r3, #2
 800a2e2:	4413      	add	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4a12      	ldr	r2, [pc, #72]	@ (800a330 <prvInitialiseTaskLists+0x60>)
 800a2e8:	4413      	add	r3, r2
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7fe fc64 	bl	8008bb8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	3301      	adds	r3, #1
 800a2f4:	607b      	str	r3, [r7, #4]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2b37      	cmp	r3, #55	@ 0x37
 800a2fa:	d9ef      	bls.n	800a2dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a2fc:	480d      	ldr	r0, [pc, #52]	@ (800a334 <prvInitialiseTaskLists+0x64>)
 800a2fe:	f7fe fc5b 	bl	8008bb8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a302:	480d      	ldr	r0, [pc, #52]	@ (800a338 <prvInitialiseTaskLists+0x68>)
 800a304:	f7fe fc58 	bl	8008bb8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a308:	480c      	ldr	r0, [pc, #48]	@ (800a33c <prvInitialiseTaskLists+0x6c>)
 800a30a:	f7fe fc55 	bl	8008bb8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a30e:	480c      	ldr	r0, [pc, #48]	@ (800a340 <prvInitialiseTaskLists+0x70>)
 800a310:	f7fe fc52 	bl	8008bb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a314:	480b      	ldr	r0, [pc, #44]	@ (800a344 <prvInitialiseTaskLists+0x74>)
 800a316:	f7fe fc4f 	bl	8008bb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a31a:	4b0b      	ldr	r3, [pc, #44]	@ (800a348 <prvInitialiseTaskLists+0x78>)
 800a31c:	4a05      	ldr	r2, [pc, #20]	@ (800a334 <prvInitialiseTaskLists+0x64>)
 800a31e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a320:	4b0a      	ldr	r3, [pc, #40]	@ (800a34c <prvInitialiseTaskLists+0x7c>)
 800a322:	4a05      	ldr	r2, [pc, #20]	@ (800a338 <prvInitialiseTaskLists+0x68>)
 800a324:	601a      	str	r2, [r3, #0]
}
 800a326:	bf00      	nop
 800a328:	3708      	adds	r7, #8
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
 800a32e:	bf00      	nop
 800a330:	240009dc 	.word	0x240009dc
 800a334:	24000e3c 	.word	0x24000e3c
 800a338:	24000e50 	.word	0x24000e50
 800a33c:	24000e6c 	.word	0x24000e6c
 800a340:	24000e80 	.word	0x24000e80
 800a344:	24000e98 	.word	0x24000e98
 800a348:	24000e64 	.word	0x24000e64
 800a34c:	24000e68 	.word	0x24000e68

0800a350 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a356:	e019      	b.n	800a38c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a358:	f000 fdee 	bl	800af38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a35c:	4b10      	ldr	r3, [pc, #64]	@ (800a3a0 <prvCheckTasksWaitingTermination+0x50>)
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	3304      	adds	r3, #4
 800a368:	4618      	mov	r0, r3
 800a36a:	f7fe fcaf 	bl	8008ccc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a36e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a4 <prvCheckTasksWaitingTermination+0x54>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	3b01      	subs	r3, #1
 800a374:	4a0b      	ldr	r2, [pc, #44]	@ (800a3a4 <prvCheckTasksWaitingTermination+0x54>)
 800a376:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a378:	4b0b      	ldr	r3, [pc, #44]	@ (800a3a8 <prvCheckTasksWaitingTermination+0x58>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3b01      	subs	r3, #1
 800a37e:	4a0a      	ldr	r2, [pc, #40]	@ (800a3a8 <prvCheckTasksWaitingTermination+0x58>)
 800a380:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a382:	f000 fe0b 	bl	800af9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 f810 	bl	800a3ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a38c:	4b06      	ldr	r3, [pc, #24]	@ (800a3a8 <prvCheckTasksWaitingTermination+0x58>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d1e1      	bne.n	800a358 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a394:	bf00      	nop
 800a396:	bf00      	nop
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	24000e80 	.word	0x24000e80
 800a3a4:	24000eac 	.word	0x24000eac
 800a3a8:	24000e94 	.word	0x24000e94

0800a3ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	3354      	adds	r3, #84	@ 0x54
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f001 f8d5 	bl	800b568 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d108      	bne.n	800a3da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f000 ffa3 	bl	800b318 <vPortFree>
				vPortFree( pxTCB );
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f000 ffa0 	bl	800b318 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a3d8:	e019      	b.n	800a40e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d103      	bne.n	800a3ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 ff97 	bl	800b318 <vPortFree>
	}
 800a3ea:	e010      	b.n	800a40e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d00b      	beq.n	800a40e <prvDeleteTCB+0x62>
	__asm volatile
 800a3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3fa:	f383 8811 	msr	BASEPRI, r3
 800a3fe:	f3bf 8f6f 	isb	sy
 800a402:	f3bf 8f4f 	dsb	sy
 800a406:	60fb      	str	r3, [r7, #12]
}
 800a408:	bf00      	nop
 800a40a:	bf00      	nop
 800a40c:	e7fd      	b.n	800a40a <prvDeleteTCB+0x5e>
	}
 800a40e:	bf00      	nop
 800a410:	3710      	adds	r7, #16
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
	...

0800a418 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a41e:	4b0c      	ldr	r3, [pc, #48]	@ (800a450 <prvResetNextTaskUnblockTime+0x38>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d104      	bne.n	800a432 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a428:	4b0a      	ldr	r3, [pc, #40]	@ (800a454 <prvResetNextTaskUnblockTime+0x3c>)
 800a42a:	f04f 32ff 	mov.w	r2, #4294967295
 800a42e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a430:	e008      	b.n	800a444 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a432:	4b07      	ldr	r3, [pc, #28]	@ (800a450 <prvResetNextTaskUnblockTime+0x38>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	4a04      	ldr	r2, [pc, #16]	@ (800a454 <prvResetNextTaskUnblockTime+0x3c>)
 800a442:	6013      	str	r3, [r2, #0]
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	24000e64 	.word	0x24000e64
 800a454:	24000ecc 	.word	0x24000ecc

0800a458 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a45e:	4b0b      	ldr	r3, [pc, #44]	@ (800a48c <xTaskGetSchedulerState+0x34>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d102      	bne.n	800a46c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a466:	2301      	movs	r3, #1
 800a468:	607b      	str	r3, [r7, #4]
 800a46a:	e008      	b.n	800a47e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a46c:	4b08      	ldr	r3, [pc, #32]	@ (800a490 <xTaskGetSchedulerState+0x38>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d102      	bne.n	800a47a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a474:	2302      	movs	r3, #2
 800a476:	607b      	str	r3, [r7, #4]
 800a478:	e001      	b.n	800a47e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a47a:	2300      	movs	r3, #0
 800a47c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a47e:	687b      	ldr	r3, [r7, #4]
	}
 800a480:	4618      	mov	r0, r3
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	24000eb8 	.word	0x24000eb8
 800a490:	24000ed4 	.word	0x24000ed4

0800a494 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a494:	b580      	push	{r7, lr}
 800a496:	b086      	sub	sp, #24
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d058      	beq.n	800a55c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a4aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a568 <xTaskPriorityDisinherit+0xd4>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d00b      	beq.n	800a4cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a4b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b8:	f383 8811 	msr	BASEPRI, r3
 800a4bc:	f3bf 8f6f 	isb	sy
 800a4c0:	f3bf 8f4f 	dsb	sy
 800a4c4:	60fb      	str	r3, [r7, #12]
}
 800a4c6:	bf00      	nop
 800a4c8:	bf00      	nop
 800a4ca:	e7fd      	b.n	800a4c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d10b      	bne.n	800a4ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a4d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d8:	f383 8811 	msr	BASEPRI, r3
 800a4dc:	f3bf 8f6f 	isb	sy
 800a4e0:	f3bf 8f4f 	dsb	sy
 800a4e4:	60bb      	str	r3, [r7, #8]
}
 800a4e6:	bf00      	nop
 800a4e8:	bf00      	nop
 800a4ea:	e7fd      	b.n	800a4e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4f0:	1e5a      	subs	r2, r3, #1
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d02c      	beq.n	800a55c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a506:	2b00      	cmp	r3, #0
 800a508:	d128      	bne.n	800a55c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	3304      	adds	r3, #4
 800a50e:	4618      	mov	r0, r3
 800a510:	f7fe fbdc 	bl	8008ccc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a520:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a52c:	4b0f      	ldr	r3, [pc, #60]	@ (800a56c <xTaskPriorityDisinherit+0xd8>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	429a      	cmp	r2, r3
 800a532:	d903      	bls.n	800a53c <xTaskPriorityDisinherit+0xa8>
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a538:	4a0c      	ldr	r2, [pc, #48]	@ (800a56c <xTaskPriorityDisinherit+0xd8>)
 800a53a:	6013      	str	r3, [r2, #0]
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a540:	4613      	mov	r3, r2
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	4413      	add	r3, r2
 800a546:	009b      	lsls	r3, r3, #2
 800a548:	4a09      	ldr	r2, [pc, #36]	@ (800a570 <xTaskPriorityDisinherit+0xdc>)
 800a54a:	441a      	add	r2, r3
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	3304      	adds	r3, #4
 800a550:	4619      	mov	r1, r3
 800a552:	4610      	mov	r0, r2
 800a554:	f7fe fb5d 	bl	8008c12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a558:	2301      	movs	r3, #1
 800a55a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a55c:	697b      	ldr	r3, [r7, #20]
	}
 800a55e:	4618      	mov	r0, r3
 800a560:	3718      	adds	r7, #24
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
 800a566:	bf00      	nop
 800a568:	240009d8 	.word	0x240009d8
 800a56c:	24000eb4 	.word	0x24000eb4
 800a570:	240009dc 	.word	0x240009dc

0800a574 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
 800a57c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a57e:	4b21      	ldr	r3, [pc, #132]	@ (800a604 <prvAddCurrentTaskToDelayedList+0x90>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a584:	4b20      	ldr	r3, [pc, #128]	@ (800a608 <prvAddCurrentTaskToDelayedList+0x94>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	3304      	adds	r3, #4
 800a58a:	4618      	mov	r0, r3
 800a58c:	f7fe fb9e 	bl	8008ccc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a596:	d10a      	bne.n	800a5ae <prvAddCurrentTaskToDelayedList+0x3a>
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d007      	beq.n	800a5ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a59e:	4b1a      	ldr	r3, [pc, #104]	@ (800a608 <prvAddCurrentTaskToDelayedList+0x94>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	3304      	adds	r3, #4
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	4819      	ldr	r0, [pc, #100]	@ (800a60c <prvAddCurrentTaskToDelayedList+0x98>)
 800a5a8:	f7fe fb33 	bl	8008c12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a5ac:	e026      	b.n	800a5fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4413      	add	r3, r2
 800a5b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a5b6:	4b14      	ldr	r3, [pc, #80]	@ (800a608 <prvAddCurrentTaskToDelayedList+0x94>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a5be:	68ba      	ldr	r2, [r7, #8]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d209      	bcs.n	800a5da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a5c6:	4b12      	ldr	r3, [pc, #72]	@ (800a610 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a5c8:	681a      	ldr	r2, [r3, #0]
 800a5ca:	4b0f      	ldr	r3, [pc, #60]	@ (800a608 <prvAddCurrentTaskToDelayedList+0x94>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	3304      	adds	r3, #4
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	4610      	mov	r0, r2
 800a5d4:	f7fe fb41 	bl	8008c5a <vListInsert>
}
 800a5d8:	e010      	b.n	800a5fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a5da:	4b0e      	ldr	r3, [pc, #56]	@ (800a614 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	4b0a      	ldr	r3, [pc, #40]	@ (800a608 <prvAddCurrentTaskToDelayedList+0x94>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	3304      	adds	r3, #4
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	4610      	mov	r0, r2
 800a5e8:	f7fe fb37 	bl	8008c5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a5ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a618 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	68ba      	ldr	r2, [r7, #8]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d202      	bcs.n	800a5fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a5f6:	4a08      	ldr	r2, [pc, #32]	@ (800a618 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	6013      	str	r3, [r2, #0]
}
 800a5fc:	bf00      	nop
 800a5fe:	3710      	adds	r7, #16
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	24000eb0 	.word	0x24000eb0
 800a608:	240009d8 	.word	0x240009d8
 800a60c:	24000e98 	.word	0x24000e98
 800a610:	24000e68 	.word	0x24000e68
 800a614:	24000e64 	.word	0x24000e64
 800a618:	24000ecc 	.word	0x24000ecc

0800a61c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b08a      	sub	sp, #40	@ 0x28
 800a620:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a622:	2300      	movs	r3, #0
 800a624:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a626:	f000 fb13 	bl	800ac50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a62a:	4b1d      	ldr	r3, [pc, #116]	@ (800a6a0 <xTimerCreateTimerTask+0x84>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d021      	beq.n	800a676 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a632:	2300      	movs	r3, #0
 800a634:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a636:	2300      	movs	r3, #0
 800a638:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a63a:	1d3a      	adds	r2, r7, #4
 800a63c:	f107 0108 	add.w	r1, r7, #8
 800a640:	f107 030c 	add.w	r3, r7, #12
 800a644:	4618      	mov	r0, r3
 800a646:	f7fe fa9d 	bl	8008b84 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a64a:	6879      	ldr	r1, [r7, #4]
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	68fa      	ldr	r2, [r7, #12]
 800a650:	9202      	str	r2, [sp, #8]
 800a652:	9301      	str	r3, [sp, #4]
 800a654:	2302      	movs	r3, #2
 800a656:	9300      	str	r3, [sp, #0]
 800a658:	2300      	movs	r3, #0
 800a65a:	460a      	mov	r2, r1
 800a65c:	4911      	ldr	r1, [pc, #68]	@ (800a6a4 <xTimerCreateTimerTask+0x88>)
 800a65e:	4812      	ldr	r0, [pc, #72]	@ (800a6a8 <xTimerCreateTimerTask+0x8c>)
 800a660:	f7ff f858 	bl	8009714 <xTaskCreateStatic>
 800a664:	4603      	mov	r3, r0
 800a666:	4a11      	ldr	r2, [pc, #68]	@ (800a6ac <xTimerCreateTimerTask+0x90>)
 800a668:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a66a:	4b10      	ldr	r3, [pc, #64]	@ (800a6ac <xTimerCreateTimerTask+0x90>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d001      	beq.n	800a676 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a672:	2301      	movs	r3, #1
 800a674:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d10b      	bne.n	800a694 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a680:	f383 8811 	msr	BASEPRI, r3
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	613b      	str	r3, [r7, #16]
}
 800a68e:	bf00      	nop
 800a690:	bf00      	nop
 800a692:	e7fd      	b.n	800a690 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a694:	697b      	ldr	r3, [r7, #20]
}
 800a696:	4618      	mov	r0, r3
 800a698:	3718      	adds	r7, #24
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	24000f08 	.word	0x24000f08
 800a6a4:	0800b760 	.word	0x0800b760
 800a6a8:	0800a7e9 	.word	0x0800a7e9
 800a6ac:	24000f0c 	.word	0x24000f0c

0800a6b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b08a      	sub	sp, #40	@ 0x28
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	60b9      	str	r1, [r7, #8]
 800a6ba:	607a      	str	r2, [r7, #4]
 800a6bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d10b      	bne.n	800a6e0 <xTimerGenericCommand+0x30>
	__asm volatile
 800a6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6cc:	f383 8811 	msr	BASEPRI, r3
 800a6d0:	f3bf 8f6f 	isb	sy
 800a6d4:	f3bf 8f4f 	dsb	sy
 800a6d8:	623b      	str	r3, [r7, #32]
}
 800a6da:	bf00      	nop
 800a6dc:	bf00      	nop
 800a6de:	e7fd      	b.n	800a6dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a6e0:	4b19      	ldr	r3, [pc, #100]	@ (800a748 <xTimerGenericCommand+0x98>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d02a      	beq.n	800a73e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	2b05      	cmp	r3, #5
 800a6f8:	dc18      	bgt.n	800a72c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a6fa:	f7ff fead 	bl	800a458 <xTaskGetSchedulerState>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b02      	cmp	r3, #2
 800a702:	d109      	bne.n	800a718 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a704:	4b10      	ldr	r3, [pc, #64]	@ (800a748 <xTimerGenericCommand+0x98>)
 800a706:	6818      	ldr	r0, [r3, #0]
 800a708:	f107 0110 	add.w	r1, r7, #16
 800a70c:	2300      	movs	r3, #0
 800a70e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a710:	f7fe fc10 	bl	8008f34 <xQueueGenericSend>
 800a714:	6278      	str	r0, [r7, #36]	@ 0x24
 800a716:	e012      	b.n	800a73e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a718:	4b0b      	ldr	r3, [pc, #44]	@ (800a748 <xTimerGenericCommand+0x98>)
 800a71a:	6818      	ldr	r0, [r3, #0]
 800a71c:	f107 0110 	add.w	r1, r7, #16
 800a720:	2300      	movs	r3, #0
 800a722:	2200      	movs	r2, #0
 800a724:	f7fe fc06 	bl	8008f34 <xQueueGenericSend>
 800a728:	6278      	str	r0, [r7, #36]	@ 0x24
 800a72a:	e008      	b.n	800a73e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a72c:	4b06      	ldr	r3, [pc, #24]	@ (800a748 <xTimerGenericCommand+0x98>)
 800a72e:	6818      	ldr	r0, [r3, #0]
 800a730:	f107 0110 	add.w	r1, r7, #16
 800a734:	2300      	movs	r3, #0
 800a736:	683a      	ldr	r2, [r7, #0]
 800a738:	f7fe fcfe 	bl	8009138 <xQueueGenericSendFromISR>
 800a73c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a740:	4618      	mov	r0, r3
 800a742:	3728      	adds	r7, #40	@ 0x28
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	24000f08 	.word	0x24000f08

0800a74c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b088      	sub	sp, #32
 800a750:	af02      	add	r7, sp, #8
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a756:	4b23      	ldr	r3, [pc, #140]	@ (800a7e4 <prvProcessExpiredTimer+0x98>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	68db      	ldr	r3, [r3, #12]
 800a75e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	3304      	adds	r3, #4
 800a764:	4618      	mov	r0, r3
 800a766:	f7fe fab1 	bl	8008ccc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a770:	f003 0304 	and.w	r3, r3, #4
 800a774:	2b00      	cmp	r3, #0
 800a776:	d023      	beq.n	800a7c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	699a      	ldr	r2, [r3, #24]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	18d1      	adds	r1, r2, r3
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	683a      	ldr	r2, [r7, #0]
 800a784:	6978      	ldr	r0, [r7, #20]
 800a786:	f000 f8d5 	bl	800a934 <prvInsertTimerInActiveList>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d020      	beq.n	800a7d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a790:	2300      	movs	r3, #0
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	2300      	movs	r3, #0
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	2100      	movs	r1, #0
 800a79a:	6978      	ldr	r0, [r7, #20]
 800a79c:	f7ff ff88 	bl	800a6b0 <xTimerGenericCommand>
 800a7a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d114      	bne.n	800a7d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a7a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ac:	f383 8811 	msr	BASEPRI, r3
 800a7b0:	f3bf 8f6f 	isb	sy
 800a7b4:	f3bf 8f4f 	dsb	sy
 800a7b8:	60fb      	str	r3, [r7, #12]
}
 800a7ba:	bf00      	nop
 800a7bc:	bf00      	nop
 800a7be:	e7fd      	b.n	800a7bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a7c6:	f023 0301 	bic.w	r3, r3, #1
 800a7ca:	b2da      	uxtb	r2, r3
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	6a1b      	ldr	r3, [r3, #32]
 800a7d6:	6978      	ldr	r0, [r7, #20]
 800a7d8:	4798      	blx	r3
}
 800a7da:	bf00      	nop
 800a7dc:	3718      	adds	r7, #24
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}
 800a7e2:	bf00      	nop
 800a7e4:	24000f00 	.word	0x24000f00

0800a7e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b084      	sub	sp, #16
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a7f0:	f107 0308 	add.w	r3, r7, #8
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f000 f859 	bl	800a8ac <prvGetNextExpireTime>
 800a7fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	4619      	mov	r1, r3
 800a800:	68f8      	ldr	r0, [r7, #12]
 800a802:	f000 f805 	bl	800a810 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a806:	f000 f8d7 	bl	800a9b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a80a:	bf00      	nop
 800a80c:	e7f0      	b.n	800a7f0 <prvTimerTask+0x8>
	...

0800a810 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a81a:	f7ff fa29 	bl	8009c70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a81e:	f107 0308 	add.w	r3, r7, #8
 800a822:	4618      	mov	r0, r3
 800a824:	f000 f866 	bl	800a8f4 <prvSampleTimeNow>
 800a828:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d130      	bne.n	800a892 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d10a      	bne.n	800a84c <prvProcessTimerOrBlockTask+0x3c>
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d806      	bhi.n	800a84c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a83e:	f7ff fa25 	bl	8009c8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a842:	68f9      	ldr	r1, [r7, #12]
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f7ff ff81 	bl	800a74c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a84a:	e024      	b.n	800a896 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d008      	beq.n	800a864 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a852:	4b13      	ldr	r3, [pc, #76]	@ (800a8a0 <prvProcessTimerOrBlockTask+0x90>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d101      	bne.n	800a860 <prvProcessTimerOrBlockTask+0x50>
 800a85c:	2301      	movs	r3, #1
 800a85e:	e000      	b.n	800a862 <prvProcessTimerOrBlockTask+0x52>
 800a860:	2300      	movs	r3, #0
 800a862:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a864:	4b0f      	ldr	r3, [pc, #60]	@ (800a8a4 <prvProcessTimerOrBlockTask+0x94>)
 800a866:	6818      	ldr	r0, [r3, #0]
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	1ad3      	subs	r3, r2, r3
 800a86e:	683a      	ldr	r2, [r7, #0]
 800a870:	4619      	mov	r1, r3
 800a872:	f7fe ff1b 	bl	80096ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a876:	f7ff fa09 	bl	8009c8c <xTaskResumeAll>
 800a87a:	4603      	mov	r3, r0
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10a      	bne.n	800a896 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a880:	4b09      	ldr	r3, [pc, #36]	@ (800a8a8 <prvProcessTimerOrBlockTask+0x98>)
 800a882:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a886:	601a      	str	r2, [r3, #0]
 800a888:	f3bf 8f4f 	dsb	sy
 800a88c:	f3bf 8f6f 	isb	sy
}
 800a890:	e001      	b.n	800a896 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a892:	f7ff f9fb 	bl	8009c8c <xTaskResumeAll>
}
 800a896:	bf00      	nop
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	24000f04 	.word	0x24000f04
 800a8a4:	24000f08 	.word	0x24000f08
 800a8a8:	e000ed04 	.word	0xe000ed04

0800a8ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a8b4:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f0 <prvGetNextExpireTime+0x44>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d101      	bne.n	800a8c2 <prvGetNextExpireTime+0x16>
 800a8be:	2201      	movs	r2, #1
 800a8c0:	e000      	b.n	800a8c4 <prvGetNextExpireTime+0x18>
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d105      	bne.n	800a8dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a8d0:	4b07      	ldr	r3, [pc, #28]	@ (800a8f0 <prvGetNextExpireTime+0x44>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	60fb      	str	r3, [r7, #12]
 800a8da:	e001      	b.n	800a8e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3714      	adds	r7, #20
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
 800a8ee:	bf00      	nop
 800a8f0:	24000f00 	.word	0x24000f00

0800a8f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a8fc:	f7ff fa64 	bl	8009dc8 <xTaskGetTickCount>
 800a900:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a902:	4b0b      	ldr	r3, [pc, #44]	@ (800a930 <prvSampleTimeNow+0x3c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	68fa      	ldr	r2, [r7, #12]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d205      	bcs.n	800a918 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a90c:	f000 f93a 	bl	800ab84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	601a      	str	r2, [r3, #0]
 800a916:	e002      	b.n	800a91e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2200      	movs	r2, #0
 800a91c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a91e:	4a04      	ldr	r2, [pc, #16]	@ (800a930 <prvSampleTimeNow+0x3c>)
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a924:	68fb      	ldr	r3, [r7, #12]
}
 800a926:	4618      	mov	r0, r3
 800a928:	3710      	adds	r7, #16
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	24000f10 	.word	0x24000f10

0800a934 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b086      	sub	sp, #24
 800a938:	af00      	add	r7, sp, #0
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	607a      	str	r2, [r7, #4]
 800a940:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a942:	2300      	movs	r3, #0
 800a944:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	68fa      	ldr	r2, [r7, #12]
 800a950:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a952:	68ba      	ldr	r2, [r7, #8]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	429a      	cmp	r2, r3
 800a958:	d812      	bhi.n	800a980 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	1ad2      	subs	r2, r2, r3
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	699b      	ldr	r3, [r3, #24]
 800a964:	429a      	cmp	r2, r3
 800a966:	d302      	bcc.n	800a96e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a968:	2301      	movs	r3, #1
 800a96a:	617b      	str	r3, [r7, #20]
 800a96c:	e01b      	b.n	800a9a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a96e:	4b10      	ldr	r3, [pc, #64]	@ (800a9b0 <prvInsertTimerInActiveList+0x7c>)
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	3304      	adds	r3, #4
 800a976:	4619      	mov	r1, r3
 800a978:	4610      	mov	r0, r2
 800a97a:	f7fe f96e 	bl	8008c5a <vListInsert>
 800a97e:	e012      	b.n	800a9a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a980:	687a      	ldr	r2, [r7, #4]
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	429a      	cmp	r2, r3
 800a986:	d206      	bcs.n	800a996 <prvInsertTimerInActiveList+0x62>
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d302      	bcc.n	800a996 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a990:	2301      	movs	r3, #1
 800a992:	617b      	str	r3, [r7, #20]
 800a994:	e007      	b.n	800a9a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a996:	4b07      	ldr	r3, [pc, #28]	@ (800a9b4 <prvInsertTimerInActiveList+0x80>)
 800a998:	681a      	ldr	r2, [r3, #0]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	3304      	adds	r3, #4
 800a99e:	4619      	mov	r1, r3
 800a9a0:	4610      	mov	r0, r2
 800a9a2:	f7fe f95a 	bl	8008c5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a9a6:	697b      	ldr	r3, [r7, #20]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3718      	adds	r7, #24
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	24000f04 	.word	0x24000f04
 800a9b4:	24000f00 	.word	0x24000f00

0800a9b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b08e      	sub	sp, #56	@ 0x38
 800a9bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a9be:	e0ce      	b.n	800ab5e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	da19      	bge.n	800a9fa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a9c6:	1d3b      	adds	r3, r7, #4
 800a9c8:	3304      	adds	r3, #4
 800a9ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a9cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10b      	bne.n	800a9ea <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a9d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d6:	f383 8811 	msr	BASEPRI, r3
 800a9da:	f3bf 8f6f 	isb	sy
 800a9de:	f3bf 8f4f 	dsb	sy
 800a9e2:	61fb      	str	r3, [r7, #28]
}
 800a9e4:	bf00      	nop
 800a9e6:	bf00      	nop
 800a9e8:	e7fd      	b.n	800a9e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9f0:	6850      	ldr	r0, [r2, #4]
 800a9f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9f4:	6892      	ldr	r2, [r2, #8]
 800a9f6:	4611      	mov	r1, r2
 800a9f8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	f2c0 80ae 	blt.w	800ab5e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800aa06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa08:	695b      	ldr	r3, [r3, #20]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d004      	beq.n	800aa18 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa10:	3304      	adds	r3, #4
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7fe f95a 	bl	8008ccc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aa18:	463b      	mov	r3, r7
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7ff ff6a 	bl	800a8f4 <prvSampleTimeNow>
 800aa20:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2b09      	cmp	r3, #9
 800aa26:	f200 8097 	bhi.w	800ab58 <prvProcessReceivedCommands+0x1a0>
 800aa2a:	a201      	add	r2, pc, #4	@ (adr r2, 800aa30 <prvProcessReceivedCommands+0x78>)
 800aa2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa30:	0800aa59 	.word	0x0800aa59
 800aa34:	0800aa59 	.word	0x0800aa59
 800aa38:	0800aa59 	.word	0x0800aa59
 800aa3c:	0800aacf 	.word	0x0800aacf
 800aa40:	0800aae3 	.word	0x0800aae3
 800aa44:	0800ab2f 	.word	0x0800ab2f
 800aa48:	0800aa59 	.word	0x0800aa59
 800aa4c:	0800aa59 	.word	0x0800aa59
 800aa50:	0800aacf 	.word	0x0800aacf
 800aa54:	0800aae3 	.word	0x0800aae3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aa58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa5e:	f043 0301 	orr.w	r3, r3, #1
 800aa62:	b2da      	uxtb	r2, r3
 800aa64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800aa6a:	68ba      	ldr	r2, [r7, #8]
 800aa6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa6e:	699b      	ldr	r3, [r3, #24]
 800aa70:	18d1      	adds	r1, r2, r3
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa78:	f7ff ff5c 	bl	800a934 <prvInsertTimerInActiveList>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d06c      	beq.n	800ab5c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa84:	6a1b      	ldr	r3, [r3, #32]
 800aa86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa90:	f003 0304 	and.w	r3, r3, #4
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d061      	beq.n	800ab5c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aa98:	68ba      	ldr	r2, [r7, #8]
 800aa9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa9c:	699b      	ldr	r3, [r3, #24]
 800aa9e:	441a      	add	r2, r3
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	9300      	str	r3, [sp, #0]
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaaa:	f7ff fe01 	bl	800a6b0 <xTimerGenericCommand>
 800aaae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800aab0:	6a3b      	ldr	r3, [r7, #32]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d152      	bne.n	800ab5c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800aab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaba:	f383 8811 	msr	BASEPRI, r3
 800aabe:	f3bf 8f6f 	isb	sy
 800aac2:	f3bf 8f4f 	dsb	sy
 800aac6:	61bb      	str	r3, [r7, #24]
}
 800aac8:	bf00      	nop
 800aaca:	bf00      	nop
 800aacc:	e7fd      	b.n	800aaca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aad0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aad4:	f023 0301 	bic.w	r3, r3, #1
 800aad8:	b2da      	uxtb	r2, r3
 800aada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aadc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aae0:	e03d      	b.n	800ab5e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aae8:	f043 0301 	orr.w	r3, r3, #1
 800aaec:	b2da      	uxtb	r2, r3
 800aaee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aaf4:	68ba      	ldr	r2, [r7, #8]
 800aaf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aafc:	699b      	ldr	r3, [r3, #24]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d10b      	bne.n	800ab1a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ab02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab06:	f383 8811 	msr	BASEPRI, r3
 800ab0a:	f3bf 8f6f 	isb	sy
 800ab0e:	f3bf 8f4f 	dsb	sy
 800ab12:	617b      	str	r3, [r7, #20]
}
 800ab14:	bf00      	nop
 800ab16:	bf00      	nop
 800ab18:	e7fd      	b.n	800ab16 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ab1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab1c:	699a      	ldr	r2, [r3, #24]
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab20:	18d1      	adds	r1, r2, r3
 800ab22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab28:	f7ff ff04 	bl	800a934 <prvInsertTimerInActiveList>
					break;
 800ab2c:	e017      	b.n	800ab5e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ab2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab34:	f003 0302 	and.w	r3, r3, #2
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d103      	bne.n	800ab44 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ab3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab3e:	f000 fbeb 	bl	800b318 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ab42:	e00c      	b.n	800ab5e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab4a:	f023 0301 	bic.w	r3, r3, #1
 800ab4e:	b2da      	uxtb	r2, r3
 800ab50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ab56:	e002      	b.n	800ab5e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ab58:	bf00      	nop
 800ab5a:	e000      	b.n	800ab5e <prvProcessReceivedCommands+0x1a6>
					break;
 800ab5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab5e:	4b08      	ldr	r3, [pc, #32]	@ (800ab80 <prvProcessReceivedCommands+0x1c8>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	1d39      	adds	r1, r7, #4
 800ab64:	2200      	movs	r2, #0
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fe fb84 	bl	8009274 <xQueueReceive>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f47f af26 	bne.w	800a9c0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ab74:	bf00      	nop
 800ab76:	bf00      	nop
 800ab78:	3730      	adds	r7, #48	@ 0x30
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	24000f08 	.word	0x24000f08

0800ab84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b088      	sub	sp, #32
 800ab88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab8a:	e049      	b.n	800ac20 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab8c:	4b2e      	ldr	r3, [pc, #184]	@ (800ac48 <prvSwitchTimerLists+0xc4>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab96:	4b2c      	ldr	r3, [pc, #176]	@ (800ac48 <prvSwitchTimerLists+0xc4>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3304      	adds	r3, #4
 800aba4:	4618      	mov	r0, r3
 800aba6:	f7fe f891 	bl	8008ccc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	6a1b      	ldr	r3, [r3, #32]
 800abae:	68f8      	ldr	r0, [r7, #12]
 800abb0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abb8:	f003 0304 	and.w	r3, r3, #4
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d02f      	beq.n	800ac20 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	699b      	ldr	r3, [r3, #24]
 800abc4:	693a      	ldr	r2, [r7, #16]
 800abc6:	4413      	add	r3, r2
 800abc8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800abca:	68ba      	ldr	r2, [r7, #8]
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	429a      	cmp	r2, r3
 800abd0:	d90e      	bls.n	800abf0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	68ba      	ldr	r2, [r7, #8]
 800abd6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	68fa      	ldr	r2, [r7, #12]
 800abdc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800abde:	4b1a      	ldr	r3, [pc, #104]	@ (800ac48 <prvSwitchTimerLists+0xc4>)
 800abe0:	681a      	ldr	r2, [r3, #0]
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	3304      	adds	r3, #4
 800abe6:	4619      	mov	r1, r3
 800abe8:	4610      	mov	r0, r2
 800abea:	f7fe f836 	bl	8008c5a <vListInsert>
 800abee:	e017      	b.n	800ac20 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800abf0:	2300      	movs	r3, #0
 800abf2:	9300      	str	r3, [sp, #0]
 800abf4:	2300      	movs	r3, #0
 800abf6:	693a      	ldr	r2, [r7, #16]
 800abf8:	2100      	movs	r1, #0
 800abfa:	68f8      	ldr	r0, [r7, #12]
 800abfc:	f7ff fd58 	bl	800a6b0 <xTimerGenericCommand>
 800ac00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d10b      	bne.n	800ac20 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ac08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac0c:	f383 8811 	msr	BASEPRI, r3
 800ac10:	f3bf 8f6f 	isb	sy
 800ac14:	f3bf 8f4f 	dsb	sy
 800ac18:	603b      	str	r3, [r7, #0]
}
 800ac1a:	bf00      	nop
 800ac1c:	bf00      	nop
 800ac1e:	e7fd      	b.n	800ac1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ac20:	4b09      	ldr	r3, [pc, #36]	@ (800ac48 <prvSwitchTimerLists+0xc4>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d1b0      	bne.n	800ab8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ac2a:	4b07      	ldr	r3, [pc, #28]	@ (800ac48 <prvSwitchTimerLists+0xc4>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ac30:	4b06      	ldr	r3, [pc, #24]	@ (800ac4c <prvSwitchTimerLists+0xc8>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a04      	ldr	r2, [pc, #16]	@ (800ac48 <prvSwitchTimerLists+0xc4>)
 800ac36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ac38:	4a04      	ldr	r2, [pc, #16]	@ (800ac4c <prvSwitchTimerLists+0xc8>)
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	6013      	str	r3, [r2, #0]
}
 800ac3e:	bf00      	nop
 800ac40:	3718      	adds	r7, #24
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	bf00      	nop
 800ac48:	24000f00 	.word	0x24000f00
 800ac4c:	24000f04 	.word	0x24000f04

0800ac50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ac56:	f000 f96f 	bl	800af38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ac5a:	4b15      	ldr	r3, [pc, #84]	@ (800acb0 <prvCheckForValidListAndQueue+0x60>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d120      	bne.n	800aca4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ac62:	4814      	ldr	r0, [pc, #80]	@ (800acb4 <prvCheckForValidListAndQueue+0x64>)
 800ac64:	f7fd ffa8 	bl	8008bb8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ac68:	4813      	ldr	r0, [pc, #76]	@ (800acb8 <prvCheckForValidListAndQueue+0x68>)
 800ac6a:	f7fd ffa5 	bl	8008bb8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ac6e:	4b13      	ldr	r3, [pc, #76]	@ (800acbc <prvCheckForValidListAndQueue+0x6c>)
 800ac70:	4a10      	ldr	r2, [pc, #64]	@ (800acb4 <prvCheckForValidListAndQueue+0x64>)
 800ac72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ac74:	4b12      	ldr	r3, [pc, #72]	@ (800acc0 <prvCheckForValidListAndQueue+0x70>)
 800ac76:	4a10      	ldr	r2, [pc, #64]	@ (800acb8 <prvCheckForValidListAndQueue+0x68>)
 800ac78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	9300      	str	r3, [sp, #0]
 800ac7e:	4b11      	ldr	r3, [pc, #68]	@ (800acc4 <prvCheckForValidListAndQueue+0x74>)
 800ac80:	4a11      	ldr	r2, [pc, #68]	@ (800acc8 <prvCheckForValidListAndQueue+0x78>)
 800ac82:	2110      	movs	r1, #16
 800ac84:	200a      	movs	r0, #10
 800ac86:	f7fe f8b5 	bl	8008df4 <xQueueGenericCreateStatic>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	4a08      	ldr	r2, [pc, #32]	@ (800acb0 <prvCheckForValidListAndQueue+0x60>)
 800ac8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ac90:	4b07      	ldr	r3, [pc, #28]	@ (800acb0 <prvCheckForValidListAndQueue+0x60>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d005      	beq.n	800aca4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ac98:	4b05      	ldr	r3, [pc, #20]	@ (800acb0 <prvCheckForValidListAndQueue+0x60>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	490b      	ldr	r1, [pc, #44]	@ (800accc <prvCheckForValidListAndQueue+0x7c>)
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f7fe fcda 	bl	8009658 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aca4:	f000 f97a 	bl	800af9c <vPortExitCritical>
}
 800aca8:	bf00      	nop
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
 800acae:	bf00      	nop
 800acb0:	24000f08 	.word	0x24000f08
 800acb4:	24000ed8 	.word	0x24000ed8
 800acb8:	24000eec 	.word	0x24000eec
 800acbc:	24000f00 	.word	0x24000f00
 800acc0:	24000f04 	.word	0x24000f04
 800acc4:	24000fb4 	.word	0x24000fb4
 800acc8:	24000f14 	.word	0x24000f14
 800accc:	0800b768 	.word	0x0800b768

0800acd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800acd0:	b480      	push	{r7}
 800acd2:	b085      	sub	sp, #20
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	3b04      	subs	r3, #4
 800ace0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ace8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	3b04      	subs	r3, #4
 800acee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	f023 0201 	bic.w	r2, r3, #1
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	3b04      	subs	r3, #4
 800acfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ad00:	4a0c      	ldr	r2, [pc, #48]	@ (800ad34 <pxPortInitialiseStack+0x64>)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	3b14      	subs	r3, #20
 800ad0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ad0c:	687a      	ldr	r2, [r7, #4]
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	3b04      	subs	r3, #4
 800ad16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f06f 0202 	mvn.w	r2, #2
 800ad1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	3b20      	subs	r3, #32
 800ad24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ad26:	68fb      	ldr	r3, [r7, #12]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3714      	adds	r7, #20
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr
 800ad34:	0800ad39 	.word	0x0800ad39

0800ad38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b085      	sub	sp, #20
 800ad3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ad42:	4b13      	ldr	r3, [pc, #76]	@ (800ad90 <prvTaskExitError+0x58>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad4a:	d00b      	beq.n	800ad64 <prvTaskExitError+0x2c>
	__asm volatile
 800ad4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad50:	f383 8811 	msr	BASEPRI, r3
 800ad54:	f3bf 8f6f 	isb	sy
 800ad58:	f3bf 8f4f 	dsb	sy
 800ad5c:	60fb      	str	r3, [r7, #12]
}
 800ad5e:	bf00      	nop
 800ad60:	bf00      	nop
 800ad62:	e7fd      	b.n	800ad60 <prvTaskExitError+0x28>
	__asm volatile
 800ad64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad68:	f383 8811 	msr	BASEPRI, r3
 800ad6c:	f3bf 8f6f 	isb	sy
 800ad70:	f3bf 8f4f 	dsb	sy
 800ad74:	60bb      	str	r3, [r7, #8]
}
 800ad76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad78:	bf00      	nop
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d0fc      	beq.n	800ad7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ad80:	bf00      	nop
 800ad82:	bf00      	nop
 800ad84:	3714      	adds	r7, #20
 800ad86:	46bd      	mov	sp, r7
 800ad88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	24000010 	.word	0x24000010
	...

0800ada0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ada0:	4b07      	ldr	r3, [pc, #28]	@ (800adc0 <pxCurrentTCBConst2>)
 800ada2:	6819      	ldr	r1, [r3, #0]
 800ada4:	6808      	ldr	r0, [r1, #0]
 800ada6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adaa:	f380 8809 	msr	PSP, r0
 800adae:	f3bf 8f6f 	isb	sy
 800adb2:	f04f 0000 	mov.w	r0, #0
 800adb6:	f380 8811 	msr	BASEPRI, r0
 800adba:	4770      	bx	lr
 800adbc:	f3af 8000 	nop.w

0800adc0 <pxCurrentTCBConst2>:
 800adc0:	240009d8 	.word	0x240009d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800adc4:	bf00      	nop
 800adc6:	bf00      	nop

0800adc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800adc8:	4808      	ldr	r0, [pc, #32]	@ (800adec <prvPortStartFirstTask+0x24>)
 800adca:	6800      	ldr	r0, [r0, #0]
 800adcc:	6800      	ldr	r0, [r0, #0]
 800adce:	f380 8808 	msr	MSP, r0
 800add2:	f04f 0000 	mov.w	r0, #0
 800add6:	f380 8814 	msr	CONTROL, r0
 800adda:	b662      	cpsie	i
 800addc:	b661      	cpsie	f
 800adde:	f3bf 8f4f 	dsb	sy
 800ade2:	f3bf 8f6f 	isb	sy
 800ade6:	df00      	svc	0
 800ade8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800adea:	bf00      	nop
 800adec:	e000ed08 	.word	0xe000ed08

0800adf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b086      	sub	sp, #24
 800adf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800adf6:	4b47      	ldr	r3, [pc, #284]	@ (800af14 <xPortStartScheduler+0x124>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4a47      	ldr	r2, [pc, #284]	@ (800af18 <xPortStartScheduler+0x128>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d10b      	bne.n	800ae18 <xPortStartScheduler+0x28>
	__asm volatile
 800ae00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae04:	f383 8811 	msr	BASEPRI, r3
 800ae08:	f3bf 8f6f 	isb	sy
 800ae0c:	f3bf 8f4f 	dsb	sy
 800ae10:	613b      	str	r3, [r7, #16]
}
 800ae12:	bf00      	nop
 800ae14:	bf00      	nop
 800ae16:	e7fd      	b.n	800ae14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ae18:	4b3e      	ldr	r3, [pc, #248]	@ (800af14 <xPortStartScheduler+0x124>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a3f      	ldr	r2, [pc, #252]	@ (800af1c <xPortStartScheduler+0x12c>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d10b      	bne.n	800ae3a <xPortStartScheduler+0x4a>
	__asm volatile
 800ae22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae26:	f383 8811 	msr	BASEPRI, r3
 800ae2a:	f3bf 8f6f 	isb	sy
 800ae2e:	f3bf 8f4f 	dsb	sy
 800ae32:	60fb      	str	r3, [r7, #12]
}
 800ae34:	bf00      	nop
 800ae36:	bf00      	nop
 800ae38:	e7fd      	b.n	800ae36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ae3a:	4b39      	ldr	r3, [pc, #228]	@ (800af20 <xPortStartScheduler+0x130>)
 800ae3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	22ff      	movs	r2, #255	@ 0xff
 800ae4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	b2db      	uxtb	r3, r3
 800ae52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ae54:	78fb      	ldrb	r3, [r7, #3]
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ae5c:	b2da      	uxtb	r2, r3
 800ae5e:	4b31      	ldr	r3, [pc, #196]	@ (800af24 <xPortStartScheduler+0x134>)
 800ae60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ae62:	4b31      	ldr	r3, [pc, #196]	@ (800af28 <xPortStartScheduler+0x138>)
 800ae64:	2207      	movs	r2, #7
 800ae66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae68:	e009      	b.n	800ae7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ae6a:	4b2f      	ldr	r3, [pc, #188]	@ (800af28 <xPortStartScheduler+0x138>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	3b01      	subs	r3, #1
 800ae70:	4a2d      	ldr	r2, [pc, #180]	@ (800af28 <xPortStartScheduler+0x138>)
 800ae72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ae74:	78fb      	ldrb	r3, [r7, #3]
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	005b      	lsls	r3, r3, #1
 800ae7a:	b2db      	uxtb	r3, r3
 800ae7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae7e:	78fb      	ldrb	r3, [r7, #3]
 800ae80:	b2db      	uxtb	r3, r3
 800ae82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae86:	2b80      	cmp	r3, #128	@ 0x80
 800ae88:	d0ef      	beq.n	800ae6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ae8a:	4b27      	ldr	r3, [pc, #156]	@ (800af28 <xPortStartScheduler+0x138>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f1c3 0307 	rsb	r3, r3, #7
 800ae92:	2b04      	cmp	r3, #4
 800ae94:	d00b      	beq.n	800aeae <xPortStartScheduler+0xbe>
	__asm volatile
 800ae96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae9a:	f383 8811 	msr	BASEPRI, r3
 800ae9e:	f3bf 8f6f 	isb	sy
 800aea2:	f3bf 8f4f 	dsb	sy
 800aea6:	60bb      	str	r3, [r7, #8]
}
 800aea8:	bf00      	nop
 800aeaa:	bf00      	nop
 800aeac:	e7fd      	b.n	800aeaa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aeae:	4b1e      	ldr	r3, [pc, #120]	@ (800af28 <xPortStartScheduler+0x138>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	021b      	lsls	r3, r3, #8
 800aeb4:	4a1c      	ldr	r2, [pc, #112]	@ (800af28 <xPortStartScheduler+0x138>)
 800aeb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aeb8:	4b1b      	ldr	r3, [pc, #108]	@ (800af28 <xPortStartScheduler+0x138>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aec0:	4a19      	ldr	r2, [pc, #100]	@ (800af28 <xPortStartScheduler+0x138>)
 800aec2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	b2da      	uxtb	r2, r3
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aecc:	4b17      	ldr	r3, [pc, #92]	@ (800af2c <xPortStartScheduler+0x13c>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a16      	ldr	r2, [pc, #88]	@ (800af2c <xPortStartScheduler+0x13c>)
 800aed2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aed6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aed8:	4b14      	ldr	r3, [pc, #80]	@ (800af2c <xPortStartScheduler+0x13c>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	4a13      	ldr	r2, [pc, #76]	@ (800af2c <xPortStartScheduler+0x13c>)
 800aede:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aee2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aee4:	f000 f8da 	bl	800b09c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aee8:	4b11      	ldr	r3, [pc, #68]	@ (800af30 <xPortStartScheduler+0x140>)
 800aeea:	2200      	movs	r2, #0
 800aeec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aeee:	f000 f8f9 	bl	800b0e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aef2:	4b10      	ldr	r3, [pc, #64]	@ (800af34 <xPortStartScheduler+0x144>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a0f      	ldr	r2, [pc, #60]	@ (800af34 <xPortStartScheduler+0x144>)
 800aef8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aefc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aefe:	f7ff ff63 	bl	800adc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800af02:	f7ff f82b 	bl	8009f5c <vTaskSwitchContext>
	prvTaskExitError();
 800af06:	f7ff ff17 	bl	800ad38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800af0a:	2300      	movs	r3, #0
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3718      	adds	r7, #24
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}
 800af14:	e000ed00 	.word	0xe000ed00
 800af18:	410fc271 	.word	0x410fc271
 800af1c:	410fc270 	.word	0x410fc270
 800af20:	e000e400 	.word	0xe000e400
 800af24:	24001004 	.word	0x24001004
 800af28:	24001008 	.word	0x24001008
 800af2c:	e000ed20 	.word	0xe000ed20
 800af30:	24000010 	.word	0x24000010
 800af34:	e000ef34 	.word	0xe000ef34

0800af38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
	__asm volatile
 800af3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af42:	f383 8811 	msr	BASEPRI, r3
 800af46:	f3bf 8f6f 	isb	sy
 800af4a:	f3bf 8f4f 	dsb	sy
 800af4e:	607b      	str	r3, [r7, #4]
}
 800af50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800af52:	4b10      	ldr	r3, [pc, #64]	@ (800af94 <vPortEnterCritical+0x5c>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	3301      	adds	r3, #1
 800af58:	4a0e      	ldr	r2, [pc, #56]	@ (800af94 <vPortEnterCritical+0x5c>)
 800af5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800af5c:	4b0d      	ldr	r3, [pc, #52]	@ (800af94 <vPortEnterCritical+0x5c>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	2b01      	cmp	r3, #1
 800af62:	d110      	bne.n	800af86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800af64:	4b0c      	ldr	r3, [pc, #48]	@ (800af98 <vPortEnterCritical+0x60>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d00b      	beq.n	800af86 <vPortEnterCritical+0x4e>
	__asm volatile
 800af6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af72:	f383 8811 	msr	BASEPRI, r3
 800af76:	f3bf 8f6f 	isb	sy
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	603b      	str	r3, [r7, #0]
}
 800af80:	bf00      	nop
 800af82:	bf00      	nop
 800af84:	e7fd      	b.n	800af82 <vPortEnterCritical+0x4a>
	}
}
 800af86:	bf00      	nop
 800af88:	370c      	adds	r7, #12
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr
 800af92:	bf00      	nop
 800af94:	24000010 	.word	0x24000010
 800af98:	e000ed04 	.word	0xe000ed04

0800af9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800af9c:	b480      	push	{r7}
 800af9e:	b083      	sub	sp, #12
 800afa0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800afa2:	4b12      	ldr	r3, [pc, #72]	@ (800afec <vPortExitCritical+0x50>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10b      	bne.n	800afc2 <vPortExitCritical+0x26>
	__asm volatile
 800afaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afae:	f383 8811 	msr	BASEPRI, r3
 800afb2:	f3bf 8f6f 	isb	sy
 800afb6:	f3bf 8f4f 	dsb	sy
 800afba:	607b      	str	r3, [r7, #4]
}
 800afbc:	bf00      	nop
 800afbe:	bf00      	nop
 800afc0:	e7fd      	b.n	800afbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800afc2:	4b0a      	ldr	r3, [pc, #40]	@ (800afec <vPortExitCritical+0x50>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	3b01      	subs	r3, #1
 800afc8:	4a08      	ldr	r2, [pc, #32]	@ (800afec <vPortExitCritical+0x50>)
 800afca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800afcc:	4b07      	ldr	r3, [pc, #28]	@ (800afec <vPortExitCritical+0x50>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d105      	bne.n	800afe0 <vPortExitCritical+0x44>
 800afd4:	2300      	movs	r3, #0
 800afd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	f383 8811 	msr	BASEPRI, r3
}
 800afde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr
 800afec:	24000010 	.word	0x24000010

0800aff0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aff0:	f3ef 8009 	mrs	r0, PSP
 800aff4:	f3bf 8f6f 	isb	sy
 800aff8:	4b15      	ldr	r3, [pc, #84]	@ (800b050 <pxCurrentTCBConst>)
 800affa:	681a      	ldr	r2, [r3, #0]
 800affc:	f01e 0f10 	tst.w	lr, #16
 800b000:	bf08      	it	eq
 800b002:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b006:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00a:	6010      	str	r0, [r2, #0]
 800b00c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b010:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b014:	f380 8811 	msr	BASEPRI, r0
 800b018:	f3bf 8f4f 	dsb	sy
 800b01c:	f3bf 8f6f 	isb	sy
 800b020:	f7fe ff9c 	bl	8009f5c <vTaskSwitchContext>
 800b024:	f04f 0000 	mov.w	r0, #0
 800b028:	f380 8811 	msr	BASEPRI, r0
 800b02c:	bc09      	pop	{r0, r3}
 800b02e:	6819      	ldr	r1, [r3, #0]
 800b030:	6808      	ldr	r0, [r1, #0]
 800b032:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b036:	f01e 0f10 	tst.w	lr, #16
 800b03a:	bf08      	it	eq
 800b03c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b040:	f380 8809 	msr	PSP, r0
 800b044:	f3bf 8f6f 	isb	sy
 800b048:	4770      	bx	lr
 800b04a:	bf00      	nop
 800b04c:	f3af 8000 	nop.w

0800b050 <pxCurrentTCBConst>:
 800b050:	240009d8 	.word	0x240009d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b054:	bf00      	nop
 800b056:	bf00      	nop

0800b058 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b082      	sub	sp, #8
 800b05c:	af00      	add	r7, sp, #0
	__asm volatile
 800b05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b062:	f383 8811 	msr	BASEPRI, r3
 800b066:	f3bf 8f6f 	isb	sy
 800b06a:	f3bf 8f4f 	dsb	sy
 800b06e:	607b      	str	r3, [r7, #4]
}
 800b070:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b072:	f7fe feb9 	bl	8009de8 <xTaskIncrementTick>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d003      	beq.n	800b084 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b07c:	4b06      	ldr	r3, [pc, #24]	@ (800b098 <xPortSysTickHandler+0x40>)
 800b07e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b082:	601a      	str	r2, [r3, #0]
 800b084:	2300      	movs	r3, #0
 800b086:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	f383 8811 	msr	BASEPRI, r3
}
 800b08e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b090:	bf00      	nop
 800b092:	3708      	adds	r7, #8
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}
 800b098:	e000ed04 	.word	0xe000ed04

0800b09c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b09c:	b480      	push	{r7}
 800b09e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b0a0:	4b0b      	ldr	r3, [pc, #44]	@ (800b0d0 <vPortSetupTimerInterrupt+0x34>)
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b0a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b0d4 <vPortSetupTimerInterrupt+0x38>)
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b0ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b0d8 <vPortSetupTimerInterrupt+0x3c>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a0a      	ldr	r2, [pc, #40]	@ (800b0dc <vPortSetupTimerInterrupt+0x40>)
 800b0b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b6:	099b      	lsrs	r3, r3, #6
 800b0b8:	4a09      	ldr	r2, [pc, #36]	@ (800b0e0 <vPortSetupTimerInterrupt+0x44>)
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b0be:	4b04      	ldr	r3, [pc, #16]	@ (800b0d0 <vPortSetupTimerInterrupt+0x34>)
 800b0c0:	2207      	movs	r2, #7
 800b0c2:	601a      	str	r2, [r3, #0]
}
 800b0c4:	bf00      	nop
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0cc:	4770      	bx	lr
 800b0ce:	bf00      	nop
 800b0d0:	e000e010 	.word	0xe000e010
 800b0d4:	e000e018 	.word	0xe000e018
 800b0d8:	24000000 	.word	0x24000000
 800b0dc:	10624dd3 	.word	0x10624dd3
 800b0e0:	e000e014 	.word	0xe000e014

0800b0e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b0e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b0f4 <vPortEnableVFP+0x10>
 800b0e8:	6801      	ldr	r1, [r0, #0]
 800b0ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b0ee:	6001      	str	r1, [r0, #0]
 800b0f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b0f2:	bf00      	nop
 800b0f4:	e000ed88 	.word	0xe000ed88

0800b0f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b085      	sub	sp, #20
 800b0fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b0fe:	f3ef 8305 	mrs	r3, IPSR
 800b102:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2b0f      	cmp	r3, #15
 800b108:	d915      	bls.n	800b136 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b10a:	4a18      	ldr	r2, [pc, #96]	@ (800b16c <vPortValidateInterruptPriority+0x74>)
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4413      	add	r3, r2
 800b110:	781b      	ldrb	r3, [r3, #0]
 800b112:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b114:	4b16      	ldr	r3, [pc, #88]	@ (800b170 <vPortValidateInterruptPriority+0x78>)
 800b116:	781b      	ldrb	r3, [r3, #0]
 800b118:	7afa      	ldrb	r2, [r7, #11]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d20b      	bcs.n	800b136 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b122:	f383 8811 	msr	BASEPRI, r3
 800b126:	f3bf 8f6f 	isb	sy
 800b12a:	f3bf 8f4f 	dsb	sy
 800b12e:	607b      	str	r3, [r7, #4]
}
 800b130:	bf00      	nop
 800b132:	bf00      	nop
 800b134:	e7fd      	b.n	800b132 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b136:	4b0f      	ldr	r3, [pc, #60]	@ (800b174 <vPortValidateInterruptPriority+0x7c>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b13e:	4b0e      	ldr	r3, [pc, #56]	@ (800b178 <vPortValidateInterruptPriority+0x80>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	429a      	cmp	r2, r3
 800b144:	d90b      	bls.n	800b15e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14a:	f383 8811 	msr	BASEPRI, r3
 800b14e:	f3bf 8f6f 	isb	sy
 800b152:	f3bf 8f4f 	dsb	sy
 800b156:	603b      	str	r3, [r7, #0]
}
 800b158:	bf00      	nop
 800b15a:	bf00      	nop
 800b15c:	e7fd      	b.n	800b15a <vPortValidateInterruptPriority+0x62>
	}
 800b15e:	bf00      	nop
 800b160:	3714      	adds	r7, #20
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr
 800b16a:	bf00      	nop
 800b16c:	e000e3f0 	.word	0xe000e3f0
 800b170:	24001004 	.word	0x24001004
 800b174:	e000ed0c 	.word	0xe000ed0c
 800b178:	24001008 	.word	0x24001008

0800b17c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b08a      	sub	sp, #40	@ 0x28
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b184:	2300      	movs	r3, #0
 800b186:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b188:	f7fe fd72 	bl	8009c70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b18c:	4b5c      	ldr	r3, [pc, #368]	@ (800b300 <pvPortMalloc+0x184>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d101      	bne.n	800b198 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b194:	f000 f924 	bl	800b3e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b198:	4b5a      	ldr	r3, [pc, #360]	@ (800b304 <pvPortMalloc+0x188>)
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4013      	ands	r3, r2
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	f040 8095 	bne.w	800b2d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d01e      	beq.n	800b1ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b1ac:	2208      	movs	r2, #8
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f003 0307 	and.w	r3, r3, #7
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d015      	beq.n	800b1ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f023 0307 	bic.w	r3, r3, #7
 800b1c4:	3308      	adds	r3, #8
 800b1c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f003 0307 	and.w	r3, r3, #7
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d00b      	beq.n	800b1ea <pvPortMalloc+0x6e>
	__asm volatile
 800b1d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d6:	f383 8811 	msr	BASEPRI, r3
 800b1da:	f3bf 8f6f 	isb	sy
 800b1de:	f3bf 8f4f 	dsb	sy
 800b1e2:	617b      	str	r3, [r7, #20]
}
 800b1e4:	bf00      	nop
 800b1e6:	bf00      	nop
 800b1e8:	e7fd      	b.n	800b1e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d06f      	beq.n	800b2d0 <pvPortMalloc+0x154>
 800b1f0:	4b45      	ldr	r3, [pc, #276]	@ (800b308 <pvPortMalloc+0x18c>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d86a      	bhi.n	800b2d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b1fa:	4b44      	ldr	r3, [pc, #272]	@ (800b30c <pvPortMalloc+0x190>)
 800b1fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b1fe:	4b43      	ldr	r3, [pc, #268]	@ (800b30c <pvPortMalloc+0x190>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b204:	e004      	b.n	800b210 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b208:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	429a      	cmp	r2, r3
 800b218:	d903      	bls.n	800b222 <pvPortMalloc+0xa6>
 800b21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d1f1      	bne.n	800b206 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b222:	4b37      	ldr	r3, [pc, #220]	@ (800b300 <pvPortMalloc+0x184>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b228:	429a      	cmp	r2, r3
 800b22a:	d051      	beq.n	800b2d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b22c:	6a3b      	ldr	r3, [r7, #32]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	2208      	movs	r2, #8
 800b232:	4413      	add	r3, r2
 800b234:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	6a3b      	ldr	r3, [r7, #32]
 800b23c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b240:	685a      	ldr	r2, [r3, #4]
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	1ad2      	subs	r2, r2, r3
 800b246:	2308      	movs	r3, #8
 800b248:	005b      	lsls	r3, r3, #1
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d920      	bls.n	800b290 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b24e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4413      	add	r3, r2
 800b254:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b256:	69bb      	ldr	r3, [r7, #24]
 800b258:	f003 0307 	and.w	r3, r3, #7
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d00b      	beq.n	800b278 <pvPortMalloc+0xfc>
	__asm volatile
 800b260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b264:	f383 8811 	msr	BASEPRI, r3
 800b268:	f3bf 8f6f 	isb	sy
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	613b      	str	r3, [r7, #16]
}
 800b272:	bf00      	nop
 800b274:	bf00      	nop
 800b276:	e7fd      	b.n	800b274 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b27a:	685a      	ldr	r2, [r3, #4]
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	1ad2      	subs	r2, r2, r3
 800b280:	69bb      	ldr	r3, [r7, #24]
 800b282:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b28a:	69b8      	ldr	r0, [r7, #24]
 800b28c:	f000 f90a 	bl	800b4a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b290:	4b1d      	ldr	r3, [pc, #116]	@ (800b308 <pvPortMalloc+0x18c>)
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	1ad3      	subs	r3, r2, r3
 800b29a:	4a1b      	ldr	r2, [pc, #108]	@ (800b308 <pvPortMalloc+0x18c>)
 800b29c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b29e:	4b1a      	ldr	r3, [pc, #104]	@ (800b308 <pvPortMalloc+0x18c>)
 800b2a0:	681a      	ldr	r2, [r3, #0]
 800b2a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b310 <pvPortMalloc+0x194>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d203      	bcs.n	800b2b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b2aa:	4b17      	ldr	r3, [pc, #92]	@ (800b308 <pvPortMalloc+0x18c>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	4a18      	ldr	r2, [pc, #96]	@ (800b310 <pvPortMalloc+0x194>)
 800b2b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b4:	685a      	ldr	r2, [r3, #4]
 800b2b6:	4b13      	ldr	r3, [pc, #76]	@ (800b304 <pvPortMalloc+0x188>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	431a      	orrs	r2, r3
 800b2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b2c6:	4b13      	ldr	r3, [pc, #76]	@ (800b314 <pvPortMalloc+0x198>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	4a11      	ldr	r2, [pc, #68]	@ (800b314 <pvPortMalloc+0x198>)
 800b2ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b2d0:	f7fe fcdc 	bl	8009c8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b2d4:	69fb      	ldr	r3, [r7, #28]
 800b2d6:	f003 0307 	and.w	r3, r3, #7
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00b      	beq.n	800b2f6 <pvPortMalloc+0x17a>
	__asm volatile
 800b2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e2:	f383 8811 	msr	BASEPRI, r3
 800b2e6:	f3bf 8f6f 	isb	sy
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	60fb      	str	r3, [r7, #12]
}
 800b2f0:	bf00      	nop
 800b2f2:	bf00      	nop
 800b2f4:	e7fd      	b.n	800b2f2 <pvPortMalloc+0x176>
	return pvReturn;
 800b2f6:	69fb      	ldr	r3, [r7, #28]
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3728      	adds	r7, #40	@ 0x28
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}
 800b300:	24004c14 	.word	0x24004c14
 800b304:	24004c28 	.word	0x24004c28
 800b308:	24004c18 	.word	0x24004c18
 800b30c:	24004c0c 	.word	0x24004c0c
 800b310:	24004c1c 	.word	0x24004c1c
 800b314:	24004c20 	.word	0x24004c20

0800b318 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b086      	sub	sp, #24
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d04f      	beq.n	800b3ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b32a:	2308      	movs	r3, #8
 800b32c:	425b      	negs	r3, r3
 800b32e:	697a      	ldr	r2, [r7, #20]
 800b330:	4413      	add	r3, r2
 800b332:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	685a      	ldr	r2, [r3, #4]
 800b33c:	4b25      	ldr	r3, [pc, #148]	@ (800b3d4 <vPortFree+0xbc>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4013      	ands	r3, r2
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10b      	bne.n	800b35e <vPortFree+0x46>
	__asm volatile
 800b346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b34a:	f383 8811 	msr	BASEPRI, r3
 800b34e:	f3bf 8f6f 	isb	sy
 800b352:	f3bf 8f4f 	dsb	sy
 800b356:	60fb      	str	r3, [r7, #12]
}
 800b358:	bf00      	nop
 800b35a:	bf00      	nop
 800b35c:	e7fd      	b.n	800b35a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b35e:	693b      	ldr	r3, [r7, #16]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00b      	beq.n	800b37e <vPortFree+0x66>
	__asm volatile
 800b366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b36a:	f383 8811 	msr	BASEPRI, r3
 800b36e:	f3bf 8f6f 	isb	sy
 800b372:	f3bf 8f4f 	dsb	sy
 800b376:	60bb      	str	r3, [r7, #8]
}
 800b378:	bf00      	nop
 800b37a:	bf00      	nop
 800b37c:	e7fd      	b.n	800b37a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	685a      	ldr	r2, [r3, #4]
 800b382:	4b14      	ldr	r3, [pc, #80]	@ (800b3d4 <vPortFree+0xbc>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	4013      	ands	r3, r2
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d01e      	beq.n	800b3ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d11a      	bne.n	800b3ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	685a      	ldr	r2, [r3, #4]
 800b398:	4b0e      	ldr	r3, [pc, #56]	@ (800b3d4 <vPortFree+0xbc>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	43db      	mvns	r3, r3
 800b39e:	401a      	ands	r2, r3
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b3a4:	f7fe fc64 	bl	8009c70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	685a      	ldr	r2, [r3, #4]
 800b3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b3d8 <vPortFree+0xc0>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	4413      	add	r3, r2
 800b3b2:	4a09      	ldr	r2, [pc, #36]	@ (800b3d8 <vPortFree+0xc0>)
 800b3b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b3b6:	6938      	ldr	r0, [r7, #16]
 800b3b8:	f000 f874 	bl	800b4a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b3bc:	4b07      	ldr	r3, [pc, #28]	@ (800b3dc <vPortFree+0xc4>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	4a06      	ldr	r2, [pc, #24]	@ (800b3dc <vPortFree+0xc4>)
 800b3c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b3c6:	f7fe fc61 	bl	8009c8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b3ca:	bf00      	nop
 800b3cc:	3718      	adds	r7, #24
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	24004c28 	.word	0x24004c28
 800b3d8:	24004c18 	.word	0x24004c18
 800b3dc:	24004c24 	.word	0x24004c24

0800b3e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b085      	sub	sp, #20
 800b3e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b3e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b3ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b3ec:	4b27      	ldr	r3, [pc, #156]	@ (800b48c <prvHeapInit+0xac>)
 800b3ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	f003 0307 	and.w	r3, r3, #7
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d00c      	beq.n	800b414 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	3307      	adds	r3, #7
 800b3fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f023 0307 	bic.w	r3, r3, #7
 800b406:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b408:	68ba      	ldr	r2, [r7, #8]
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	1ad3      	subs	r3, r2, r3
 800b40e:	4a1f      	ldr	r2, [pc, #124]	@ (800b48c <prvHeapInit+0xac>)
 800b410:	4413      	add	r3, r2
 800b412:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b418:	4a1d      	ldr	r2, [pc, #116]	@ (800b490 <prvHeapInit+0xb0>)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b41e:	4b1c      	ldr	r3, [pc, #112]	@ (800b490 <prvHeapInit+0xb0>)
 800b420:	2200      	movs	r2, #0
 800b422:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	68ba      	ldr	r2, [r7, #8]
 800b428:	4413      	add	r3, r2
 800b42a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b42c:	2208      	movs	r2, #8
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	1a9b      	subs	r3, r3, r2
 800b432:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	f023 0307 	bic.w	r3, r3, #7
 800b43a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	4a15      	ldr	r2, [pc, #84]	@ (800b494 <prvHeapInit+0xb4>)
 800b440:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b442:	4b14      	ldr	r3, [pc, #80]	@ (800b494 <prvHeapInit+0xb4>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	2200      	movs	r2, #0
 800b448:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b44a:	4b12      	ldr	r3, [pc, #72]	@ (800b494 <prvHeapInit+0xb4>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	2200      	movs	r2, #0
 800b450:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	68fa      	ldr	r2, [r7, #12]
 800b45a:	1ad2      	subs	r2, r2, r3
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b460:	4b0c      	ldr	r3, [pc, #48]	@ (800b494 <prvHeapInit+0xb4>)
 800b462:	681a      	ldr	r2, [r3, #0]
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	4a0a      	ldr	r2, [pc, #40]	@ (800b498 <prvHeapInit+0xb8>)
 800b46e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	4a09      	ldr	r2, [pc, #36]	@ (800b49c <prvHeapInit+0xbc>)
 800b476:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b478:	4b09      	ldr	r3, [pc, #36]	@ (800b4a0 <prvHeapInit+0xc0>)
 800b47a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b47e:	601a      	str	r2, [r3, #0]
}
 800b480:	bf00      	nop
 800b482:	3714      	adds	r7, #20
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr
 800b48c:	2400100c 	.word	0x2400100c
 800b490:	24004c0c 	.word	0x24004c0c
 800b494:	24004c14 	.word	0x24004c14
 800b498:	24004c1c 	.word	0x24004c1c
 800b49c:	24004c18 	.word	0x24004c18
 800b4a0:	24004c28 	.word	0x24004c28

0800b4a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	b085      	sub	sp, #20
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b4ac:	4b28      	ldr	r3, [pc, #160]	@ (800b550 <prvInsertBlockIntoFreeList+0xac>)
 800b4ae:	60fb      	str	r3, [r7, #12]
 800b4b0:	e002      	b.n	800b4b8 <prvInsertBlockIntoFreeList+0x14>
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	60fb      	str	r3, [r7, #12]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	687a      	ldr	r2, [r7, #4]
 800b4be:	429a      	cmp	r2, r3
 800b4c0:	d8f7      	bhi.n	800b4b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	68ba      	ldr	r2, [r7, #8]
 800b4cc:	4413      	add	r3, r2
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d108      	bne.n	800b4e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	685a      	ldr	r2, [r3, #4]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	685b      	ldr	r3, [r3, #4]
 800b4dc:	441a      	add	r2, r3
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	68ba      	ldr	r2, [r7, #8]
 800b4f0:	441a      	add	r2, r3
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d118      	bne.n	800b52c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681a      	ldr	r2, [r3, #0]
 800b4fe:	4b15      	ldr	r3, [pc, #84]	@ (800b554 <prvInsertBlockIntoFreeList+0xb0>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	429a      	cmp	r2, r3
 800b504:	d00d      	beq.n	800b522 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	685a      	ldr	r2, [r3, #4]
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	441a      	add	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	681a      	ldr	r2, [r3, #0]
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	601a      	str	r2, [r3, #0]
 800b520:	e008      	b.n	800b534 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b522:	4b0c      	ldr	r3, [pc, #48]	@ (800b554 <prvInsertBlockIntoFreeList+0xb0>)
 800b524:	681a      	ldr	r2, [r3, #0]
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	601a      	str	r2, [r3, #0]
 800b52a:	e003      	b.n	800b534 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b534:	68fa      	ldr	r2, [r7, #12]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d002      	beq.n	800b542 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	687a      	ldr	r2, [r7, #4]
 800b540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b542:	bf00      	nop
 800b544:	3714      	adds	r7, #20
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop
 800b550:	24004c0c 	.word	0x24004c0c
 800b554:	24004c14 	.word	0x24004c14

0800b558 <memset>:
 800b558:	4402      	add	r2, r0
 800b55a:	4603      	mov	r3, r0
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d100      	bne.n	800b562 <memset+0xa>
 800b560:	4770      	bx	lr
 800b562:	f803 1b01 	strb.w	r1, [r3], #1
 800b566:	e7f9      	b.n	800b55c <memset+0x4>

0800b568 <_reclaim_reent>:
 800b568:	4b29      	ldr	r3, [pc, #164]	@ (800b610 <_reclaim_reent+0xa8>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4283      	cmp	r3, r0
 800b56e:	b570      	push	{r4, r5, r6, lr}
 800b570:	4604      	mov	r4, r0
 800b572:	d04b      	beq.n	800b60c <_reclaim_reent+0xa4>
 800b574:	69c3      	ldr	r3, [r0, #28]
 800b576:	b1ab      	cbz	r3, 800b5a4 <_reclaim_reent+0x3c>
 800b578:	68db      	ldr	r3, [r3, #12]
 800b57a:	b16b      	cbz	r3, 800b598 <_reclaim_reent+0x30>
 800b57c:	2500      	movs	r5, #0
 800b57e:	69e3      	ldr	r3, [r4, #28]
 800b580:	68db      	ldr	r3, [r3, #12]
 800b582:	5959      	ldr	r1, [r3, r5]
 800b584:	2900      	cmp	r1, #0
 800b586:	d13b      	bne.n	800b600 <_reclaim_reent+0x98>
 800b588:	3504      	adds	r5, #4
 800b58a:	2d80      	cmp	r5, #128	@ 0x80
 800b58c:	d1f7      	bne.n	800b57e <_reclaim_reent+0x16>
 800b58e:	69e3      	ldr	r3, [r4, #28]
 800b590:	4620      	mov	r0, r4
 800b592:	68d9      	ldr	r1, [r3, #12]
 800b594:	f000 f872 	bl	800b67c <_free_r>
 800b598:	69e3      	ldr	r3, [r4, #28]
 800b59a:	6819      	ldr	r1, [r3, #0]
 800b59c:	b111      	cbz	r1, 800b5a4 <_reclaim_reent+0x3c>
 800b59e:	4620      	mov	r0, r4
 800b5a0:	f000 f86c 	bl	800b67c <_free_r>
 800b5a4:	6961      	ldr	r1, [r4, #20]
 800b5a6:	b111      	cbz	r1, 800b5ae <_reclaim_reent+0x46>
 800b5a8:	4620      	mov	r0, r4
 800b5aa:	f000 f867 	bl	800b67c <_free_r>
 800b5ae:	69e1      	ldr	r1, [r4, #28]
 800b5b0:	b111      	cbz	r1, 800b5b8 <_reclaim_reent+0x50>
 800b5b2:	4620      	mov	r0, r4
 800b5b4:	f000 f862 	bl	800b67c <_free_r>
 800b5b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b5ba:	b111      	cbz	r1, 800b5c2 <_reclaim_reent+0x5a>
 800b5bc:	4620      	mov	r0, r4
 800b5be:	f000 f85d 	bl	800b67c <_free_r>
 800b5c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5c4:	b111      	cbz	r1, 800b5cc <_reclaim_reent+0x64>
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f000 f858 	bl	800b67c <_free_r>
 800b5cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b5ce:	b111      	cbz	r1, 800b5d6 <_reclaim_reent+0x6e>
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f000 f853 	bl	800b67c <_free_r>
 800b5d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b5d8:	b111      	cbz	r1, 800b5e0 <_reclaim_reent+0x78>
 800b5da:	4620      	mov	r0, r4
 800b5dc:	f000 f84e 	bl	800b67c <_free_r>
 800b5e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b5e2:	b111      	cbz	r1, 800b5ea <_reclaim_reent+0x82>
 800b5e4:	4620      	mov	r0, r4
 800b5e6:	f000 f849 	bl	800b67c <_free_r>
 800b5ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b5ec:	b111      	cbz	r1, 800b5f4 <_reclaim_reent+0x8c>
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	f000 f844 	bl	800b67c <_free_r>
 800b5f4:	6a23      	ldr	r3, [r4, #32]
 800b5f6:	b14b      	cbz	r3, 800b60c <_reclaim_reent+0xa4>
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b5fe:	4718      	bx	r3
 800b600:	680e      	ldr	r6, [r1, #0]
 800b602:	4620      	mov	r0, r4
 800b604:	f000 f83a 	bl	800b67c <_free_r>
 800b608:	4631      	mov	r1, r6
 800b60a:	e7bb      	b.n	800b584 <_reclaim_reent+0x1c>
 800b60c:	bd70      	pop	{r4, r5, r6, pc}
 800b60e:	bf00      	nop
 800b610:	24000014 	.word	0x24000014

0800b614 <__libc_init_array>:
 800b614:	b570      	push	{r4, r5, r6, lr}
 800b616:	4d0d      	ldr	r5, [pc, #52]	@ (800b64c <__libc_init_array+0x38>)
 800b618:	4c0d      	ldr	r4, [pc, #52]	@ (800b650 <__libc_init_array+0x3c>)
 800b61a:	1b64      	subs	r4, r4, r5
 800b61c:	10a4      	asrs	r4, r4, #2
 800b61e:	2600      	movs	r6, #0
 800b620:	42a6      	cmp	r6, r4
 800b622:	d109      	bne.n	800b638 <__libc_init_array+0x24>
 800b624:	4d0b      	ldr	r5, [pc, #44]	@ (800b654 <__libc_init_array+0x40>)
 800b626:	4c0c      	ldr	r4, [pc, #48]	@ (800b658 <__libc_init_array+0x44>)
 800b628:	f000 f87e 	bl	800b728 <_init>
 800b62c:	1b64      	subs	r4, r4, r5
 800b62e:	10a4      	asrs	r4, r4, #2
 800b630:	2600      	movs	r6, #0
 800b632:	42a6      	cmp	r6, r4
 800b634:	d105      	bne.n	800b642 <__libc_init_array+0x2e>
 800b636:	bd70      	pop	{r4, r5, r6, pc}
 800b638:	f855 3b04 	ldr.w	r3, [r5], #4
 800b63c:	4798      	blx	r3
 800b63e:	3601      	adds	r6, #1
 800b640:	e7ee      	b.n	800b620 <__libc_init_array+0xc>
 800b642:	f855 3b04 	ldr.w	r3, [r5], #4
 800b646:	4798      	blx	r3
 800b648:	3601      	adds	r6, #1
 800b64a:	e7f2      	b.n	800b632 <__libc_init_array+0x1e>
 800b64c:	0800b7d4 	.word	0x0800b7d4
 800b650:	0800b7d4 	.word	0x0800b7d4
 800b654:	0800b7d4 	.word	0x0800b7d4
 800b658:	0800b7d8 	.word	0x0800b7d8

0800b65c <__retarget_lock_acquire_recursive>:
 800b65c:	4770      	bx	lr

0800b65e <__retarget_lock_release_recursive>:
 800b65e:	4770      	bx	lr

0800b660 <memcpy>:
 800b660:	440a      	add	r2, r1
 800b662:	4291      	cmp	r1, r2
 800b664:	f100 33ff 	add.w	r3, r0, #4294967295
 800b668:	d100      	bne.n	800b66c <memcpy+0xc>
 800b66a:	4770      	bx	lr
 800b66c:	b510      	push	{r4, lr}
 800b66e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b672:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b676:	4291      	cmp	r1, r2
 800b678:	d1f9      	bne.n	800b66e <memcpy+0xe>
 800b67a:	bd10      	pop	{r4, pc}

0800b67c <_free_r>:
 800b67c:	b538      	push	{r3, r4, r5, lr}
 800b67e:	4605      	mov	r5, r0
 800b680:	2900      	cmp	r1, #0
 800b682:	d041      	beq.n	800b708 <_free_r+0x8c>
 800b684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b688:	1f0c      	subs	r4, r1, #4
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	bfb8      	it	lt
 800b68e:	18e4      	addlt	r4, r4, r3
 800b690:	f000 f83e 	bl	800b710 <__malloc_lock>
 800b694:	4a1d      	ldr	r2, [pc, #116]	@ (800b70c <_free_r+0x90>)
 800b696:	6813      	ldr	r3, [r2, #0]
 800b698:	b933      	cbnz	r3, 800b6a8 <_free_r+0x2c>
 800b69a:	6063      	str	r3, [r4, #4]
 800b69c:	6014      	str	r4, [r2, #0]
 800b69e:	4628      	mov	r0, r5
 800b6a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6a4:	f000 b83a 	b.w	800b71c <__malloc_unlock>
 800b6a8:	42a3      	cmp	r3, r4
 800b6aa:	d908      	bls.n	800b6be <_free_r+0x42>
 800b6ac:	6820      	ldr	r0, [r4, #0]
 800b6ae:	1821      	adds	r1, r4, r0
 800b6b0:	428b      	cmp	r3, r1
 800b6b2:	bf01      	itttt	eq
 800b6b4:	6819      	ldreq	r1, [r3, #0]
 800b6b6:	685b      	ldreq	r3, [r3, #4]
 800b6b8:	1809      	addeq	r1, r1, r0
 800b6ba:	6021      	streq	r1, [r4, #0]
 800b6bc:	e7ed      	b.n	800b69a <_free_r+0x1e>
 800b6be:	461a      	mov	r2, r3
 800b6c0:	685b      	ldr	r3, [r3, #4]
 800b6c2:	b10b      	cbz	r3, 800b6c8 <_free_r+0x4c>
 800b6c4:	42a3      	cmp	r3, r4
 800b6c6:	d9fa      	bls.n	800b6be <_free_r+0x42>
 800b6c8:	6811      	ldr	r1, [r2, #0]
 800b6ca:	1850      	adds	r0, r2, r1
 800b6cc:	42a0      	cmp	r0, r4
 800b6ce:	d10b      	bne.n	800b6e8 <_free_r+0x6c>
 800b6d0:	6820      	ldr	r0, [r4, #0]
 800b6d2:	4401      	add	r1, r0
 800b6d4:	1850      	adds	r0, r2, r1
 800b6d6:	4283      	cmp	r3, r0
 800b6d8:	6011      	str	r1, [r2, #0]
 800b6da:	d1e0      	bne.n	800b69e <_free_r+0x22>
 800b6dc:	6818      	ldr	r0, [r3, #0]
 800b6de:	685b      	ldr	r3, [r3, #4]
 800b6e0:	6053      	str	r3, [r2, #4]
 800b6e2:	4408      	add	r0, r1
 800b6e4:	6010      	str	r0, [r2, #0]
 800b6e6:	e7da      	b.n	800b69e <_free_r+0x22>
 800b6e8:	d902      	bls.n	800b6f0 <_free_r+0x74>
 800b6ea:	230c      	movs	r3, #12
 800b6ec:	602b      	str	r3, [r5, #0]
 800b6ee:	e7d6      	b.n	800b69e <_free_r+0x22>
 800b6f0:	6820      	ldr	r0, [r4, #0]
 800b6f2:	1821      	adds	r1, r4, r0
 800b6f4:	428b      	cmp	r3, r1
 800b6f6:	bf04      	itt	eq
 800b6f8:	6819      	ldreq	r1, [r3, #0]
 800b6fa:	685b      	ldreq	r3, [r3, #4]
 800b6fc:	6063      	str	r3, [r4, #4]
 800b6fe:	bf04      	itt	eq
 800b700:	1809      	addeq	r1, r1, r0
 800b702:	6021      	streq	r1, [r4, #0]
 800b704:	6054      	str	r4, [r2, #4]
 800b706:	e7ca      	b.n	800b69e <_free_r+0x22>
 800b708:	bd38      	pop	{r3, r4, r5, pc}
 800b70a:	bf00      	nop
 800b70c:	24004d68 	.word	0x24004d68

0800b710 <__malloc_lock>:
 800b710:	4801      	ldr	r0, [pc, #4]	@ (800b718 <__malloc_lock+0x8>)
 800b712:	f7ff bfa3 	b.w	800b65c <__retarget_lock_acquire_recursive>
 800b716:	bf00      	nop
 800b718:	24004d64 	.word	0x24004d64

0800b71c <__malloc_unlock>:
 800b71c:	4801      	ldr	r0, [pc, #4]	@ (800b724 <__malloc_unlock+0x8>)
 800b71e:	f7ff bf9e 	b.w	800b65e <__retarget_lock_release_recursive>
 800b722:	bf00      	nop
 800b724:	24004d64 	.word	0x24004d64

0800b728 <_init>:
 800b728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b72a:	bf00      	nop
 800b72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b72e:	bc08      	pop	{r3}
 800b730:	469e      	mov	lr, r3
 800b732:	4770      	bx	lr

0800b734 <_fini>:
 800b734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b736:	bf00      	nop
 800b738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b73a:	bc08      	pop	{r3}
 800b73c:	469e      	mov	lr, r3
 800b73e:	4770      	bx	lr
