From b7c57e1950d1c52fbbe0a5244df354db12272876 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Mon, 2 May 2022 10:54:53 +0300
Subject: [PATCH 07/64] dt-bindings/nvmem: Add SIUL2 offsets

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/nvmem/s32cc-siul2-nvmem.h | 32 +++++++++++++++++++
 1 file changed, 32 insertions(+)
 create mode 100644 include/dt-bindings/nvmem/s32cc-siul2-nvmem.h

diff --git a/include/dt-bindings/nvmem/s32cc-siul2-nvmem.h b/include/dt-bindings/nvmem/s32cc-siul2-nvmem.h
new file mode 100644
index 0000000000..aa720dfcce
--- /dev/null
+++ b/include/dt-bindings/nvmem/s32cc-siul2-nvmem.h
@@ -0,0 +1,32 @@
+/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
+/*
+ * Copyright 2022 NXP
+ */
+#ifndef S32CC_SIUL2_NVRAM_H
+#define S32CC_SIUL2_NVRAM_H
+
+/* siul2_0 */
+#define S32CC_SOC_LETTER	0x0
+#define S32CC_SOC_PART_NO	0x4
+#define S32CC_SOC_MAJOR	0x8
+#define S32CC_SOC_MINOR	0xc
+#define S32CC_MAX_CORE_FREQ	0x10
+#define S32CC_MAX_A53_CORES_PER_CLUSTER	0x14
+
+/* Used for getting a mask where the state of a bit
+ * on position N corresponds to Core N,
+ * 0 = defeatured
+ * 1 = available
+ */
+#define S32CC_A53_CORES_MASK	0x18
+
+#define S32CC_OVERWRITE_PCIE_DEV_ID		0x1C
+
+/* siul2_1 */
+#define S32CC_SERDES_PRESENCE	0x100
+#define S32CC_LAX_PRESENCE	0x104
+#define S32CC_SOC_SUBMINOR	0x108
+
+#define S32CC_CELL_SIZE		0x4
+
+#endif
-- 
2.17.1

