// Seed: 2180134668
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri  id_3
);
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_5 = 32'd36
) (
    input uwire id_0,
    input wor id_1,
    input uwire _id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri _id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    output uwire id_9
);
  wire [id_5 : id_2  |  -1] id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
