###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sun Apr 18 11:13:16 2021
#  Design:            crossbar_one_hot_seq
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix crossbar_one_hot_seq_postRoute -outDir timingReports_postRoute_hold
###############################################################
Path 1: MET Hold Check with Pin i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__4_/CP 
Endpoint:   i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__4_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[20]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.077
  Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[20]                                          |  v   | i_cmd[20]                   |                     |       |   0.063 |    0.018 | 
     | i_cmd_id_2__cmd_pipeline/U8/A2                     |  v   | i_cmd[20]                   | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.018 | 
     | i_cmd_id_2__cmd_pipeline/U8/Z                      |  v   | i_cmd_id_2__cmd_pipeline/N7 | CKAN2D1BWP30P140LVT | 0.014 |   0.077 |    0.033 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_2__cmd_pipeline/N7 | DFQD1BWP30P140LVT   | 0.000 |   0.077 |    0.033 | 
     | _reg_0__4_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.081 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.080 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.065 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.052 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.029 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.028 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.024 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.024 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.018 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.018 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |   -0.000 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.004 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.016 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.017 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.030 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.030 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.060 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.003 |   0.018 |    0.063 | 
     | _reg_0__4_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__3_/CP 
Endpoint:   i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__3_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[19]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.077
  Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[19]                                          |  v   | i_cmd[19]                   |                     |       |   0.063 |    0.019 | 
     | i_cmd_id_2__cmd_pipeline/U7/A2                     |  v   | i_cmd[19]                   | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.019 | 
     | i_cmd_id_2__cmd_pipeline/U7/Z                      |  v   | i_cmd_id_2__cmd_pipeline/N6 | CKAN2D1BWP30P140LVT | 0.014 |   0.077 |    0.033 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_2__cmd_pipeline/N6 | DFQD1BWP30P140LVT   | 0.000 |   0.077 |    0.033 | 
     | _reg_0__3_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.081 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.080 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.076 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.064 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.051 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.029 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.028 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.024 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.024 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.018 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.018 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |   -0.000 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.004 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.016 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.017 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.030 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.031 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.060 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.003 |   0.018 |    0.063 | 
     | _reg_0__3_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_15_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_15_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[79]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.078
  Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[79]                                     |  v   | i_data_bus[79]                |                     |       |   0.064 |    0.018 | 
     | top_half_2__wire_pipeline/U117/A2                  |  v   | i_data_bus[79]                | CKAN2D1BWP30P140LVT | 0.000 |   0.064 |    0.019 | 
     | top_half_2__wire_pipeline/U117/Z                   |  v   | top_half_2__wire_pipeline/N18 | CKAN2D1BWP30P140LVT | 0.014 |   0.078 |    0.033 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N18 | DFQD1BWP30P140LVT   | 0.000 |   0.078 |    0.033 | 
     | a_latch_reg_15_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.081 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.080 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.075 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.075 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.071 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.064 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.051 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.028 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.028 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.023 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.023 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.018 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.018 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.000 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.004 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.016 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.017 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.030 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.031 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.061 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.063 | 
     | a_latch_reg_15_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_14_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_14_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[78]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.078
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[78]                                     |  v   | i_data_bus[78]                |                     |       |   0.063 |    0.018 | 
     | top_half_2__wire_pipeline/U116/A2                  |  v   | i_data_bus[78]                | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.018 | 
     | top_half_2__wire_pipeline/U116/Z                   |  v   | top_half_2__wire_pipeline/N17 | CKAN2D1BWP30P140LVT | 0.015 |   0.078 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N17 | DFQD1BWP30P140LVT   | 0.000 |   0.078 |    0.032 | 
     | a_latch_reg_14_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.080 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.079 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.075 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.075 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.063 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.050 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.028 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.027 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.023 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.023 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.017 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.017 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.001 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.005 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.017 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.018 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.031 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.032 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.061 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.003 |   0.018 |    0.064 | 
     | a_latch_reg_14_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
valid_latch_reg_0_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_valid_latch_reg_0_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_valid[2]                                                          
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.078
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_valid[2]                                         |  v   | i_valid[2]                    |                     |       |   0.063 |    0.017 | 
     | top_half_2__wire_pipeline/U134/A2                  |  v   | i_valid[2]                    | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.017 | 
     | top_half_2__wire_pipeline/U134/Z                   |  v   | top_half_2__wire_pipeline/N35 | CKAN2D1BWP30P140LVT | 0.015 |   0.078 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_val |  v   | top_half_2__wire_pipeline/N35 | DFQD1BWP30P140LVT   | 0.000 |   0.078 |    0.032 | 
     | id_latch_reg_0_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.079 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.078 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.074 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.074 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.070 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.069 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.063 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.050 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.027 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.026 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.022 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.022 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.017 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.017 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.002 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.006 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.018 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.018 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.032 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.032 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.062 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_val |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.064 | 
     | id_latch_reg_0_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__2_/CP 
Endpoint:   i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__2_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[18]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.079
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[18]                                          |  v   | i_cmd[18]                   |                     |       |   0.064 |    0.017 | 
     | i_cmd_id_2__cmd_pipeline/U6/A2                     |  v   | i_cmd[18]                   | CKAN2D1BWP30P140LVT | 0.000 |   0.064 |    0.017 | 
     | i_cmd_id_2__cmd_pipeline/U6/Z                      |  v   | i_cmd_id_2__cmd_pipeline/N5 | CKAN2D1BWP30P140LVT | 0.015 |   0.079 |    0.032 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_2__cmd_pipeline/N5 | DFQD1BWP30P140LVT   | 0.000 |   0.079 |    0.032 | 
     | _reg_0__2_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.079 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.077 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.073 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.073 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.069 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.068 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.062 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.049 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.026 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.026 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.021 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.021 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.016 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.016 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.003 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.006 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.019 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.019 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.033 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.033 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.063 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.065 | 
     | _reg_0__2_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__1_/CP 
Endpoint:   i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__1_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[17]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.080
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[17]                                          |  v   | i_cmd[17]                   |                     |       |   0.065 |    0.017 | 
     | i_cmd_id_2__cmd_pipeline/U5/A2                     |  v   | i_cmd[17]                   | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.017 | 
     | i_cmd_id_2__cmd_pipeline/U5/Z                      |  v   | i_cmd_id_2__cmd_pipeline/N4 | CKAN2D1BWP30P140LVT | 0.015 |   0.080 |    0.032 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_2__cmd_pipeline/N4 | DFQD1BWP30P140LVT   | 0.000 |   0.080 |    0.032 | 
     | _reg_0__1_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.078 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.077 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.072 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.072 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.068 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.068 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.061 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.048 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.025 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.025 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.021 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.021 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.015 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.015 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.003 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.007 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.019 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.020 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.033 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.034 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.064 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.066 | 
     | _reg_0__1_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_13_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_13_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[77]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.080
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[77]                                     |  v   | i_data_bus[77]                |                     |       |   0.064 |    0.016 | 
     | top_half_2__wire_pipeline/U115/A2                  |  v   | i_data_bus[77]                | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.016 | 
     | top_half_2__wire_pipeline/U115/Z                   |  v   | top_half_2__wire_pipeline/N16 | CKAN2D1BWP30P140LVT | 0.016 |   0.080 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N16 | DFQD1BWP30P140LVT   | 0.000 |   0.080 |    0.032 | 
     | a_latch_reg_13_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.077 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.076 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.072 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.072 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.061 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.048 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.025 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.020 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.020 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.004 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.008 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.020 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.021 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.034 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.034 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.064 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.066 | 
     | a_latch_reg_13_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__7_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__7_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[15]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.079
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_cmd[15]                                          |  v   | i_cmd[15]                    |                     |       |   0.063 |    0.014 | 
     | i_cmd_id_1__cmd_pipeline/U11/A2                    |  v   | i_cmd[15]                    | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.015 | 
     | i_cmd_id_1__cmd_pipeline/U11/Z                     |  v   | i_cmd_id_1__cmd_pipeline/N10 | CKAN2D1BWP30P140LVT | 0.016 |   0.079 |    0.030 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N10 | DFQD1BWP30P140LVT   | 0.000 |   0.079 |    0.030 | 
     | _reg_0__7_/D                                       |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.077 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.076 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.060 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.047 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.020 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.020 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.004 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.008 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.020 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.021 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.034 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.035 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.058 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.008 |   0.017 |    0.066 | 
     | _reg_0__7_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_11_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_11_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[75]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.080
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[75]                                     |  v   | i_data_bus[75]                |                     |       |   0.065 |    0.016 | 
     | top_half_2__wire_pipeline/U113/A2                  |  v   | i_data_bus[75]                | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.016 | 
     | top_half_2__wire_pipeline/U113/Z                   |  v   | top_half_2__wire_pipeline/N14 | CKAN2D1BWP30P140LVT | 0.015 |   0.080 |    0.031 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N14 | DFQD1BWP30P140LVT   | 0.000 |   0.080 |    0.031 | 
     | a_latch_reg_11_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.077 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.076 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.060 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.047 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.019 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.019 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.004 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.008 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.020 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.021 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.034 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.035 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.065 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.001 |   0.017 |    0.066 | 
     | a_latch_reg_11_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_12_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_12_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[76]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.081
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[76]                                     |  v   | i_data_bus[76]                |                     |       |   0.064 |    0.015 | 
     | top_half_2__wire_pipeline/U114/A2                  |  v   | i_data_bus[76]                | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.015 | 
     | top_half_2__wire_pipeline/U114/Z                   |  v   | top_half_2__wire_pipeline/N15 | CKAN2D1BWP30P140LVT | 0.016 |   0.081 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N15 | DFQD1BWP30P140LVT   | 0.000 |   0.081 |    0.032 | 
     | a_latch_reg_12_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.077 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.075 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.067 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.060 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.047 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.019 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.019 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.014 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.004 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.008 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.021 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.021 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.034 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.035 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.065 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.067 | 
     | a_latch_reg_12_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_10_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_10_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[74]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.081
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[74]                                     |  v   | i_data_bus[74]                |                     |       |   0.065 |    0.015 | 
     | top_half_2__wire_pipeline/U112/A2                  |  v   | i_data_bus[74]                | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.015 | 
     | top_half_2__wire_pipeline/U112/Z                   |  v   | top_half_2__wire_pipeline/N13 | CKAN2D1BWP30P140LVT | 0.016 |   0.081 |    0.031 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N13 | DFQD1BWP30P140LVT   | 0.000 |   0.081 |    0.032 | 
     | a_latch_reg_10_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.076 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.075 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.071 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.066 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.066 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.059 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.046 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.024 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.023 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.019 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.019 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.013 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.013 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.005 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.009 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.021 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.022 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.035 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.036 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.065 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.067 | 
     | a_latch_reg_10_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__6_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__6_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[14]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.081
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[14]                                          |  v   | i_cmd[14]                   |                     |       |   0.064 |    0.013 | 
     | i_cmd_id_1__cmd_pipeline/U10/A2                    |  v   | i_cmd[14]                   | CKAN2D1BWP30P140LVT | 0.000 |   0.064 |    0.014 | 
     | i_cmd_id_1__cmd_pipeline/U10/Z                     |  v   | i_cmd_id_1__cmd_pipeline/N9 | CKAN2D1BWP30P140LVT | 0.017 |   0.081 |    0.030 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N9 | DFQD1BWP30P140LVT   | 0.000 |   0.081 |    0.030 | 
     | _reg_0__6_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.075 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.074 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.070 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.070 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.065 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.065 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.058 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.045 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.023 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.018 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.018 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.012 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.012 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.006 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.010 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.022 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.023 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.036 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.037 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.060 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.008 |   0.017 |    0.068 | 
     | _reg_0__6_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__4_/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__4_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[4]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.084
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                             |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+--------+---------+----------| 
     | i_cmd[4]                                           |  v   | i_cmd[4]                    |                     |        |   0.068 |    0.017 | 
     | i_cmd_id_0__cmd_pipeline/U8/A2                     |  v   | i_cmd[4]                    | CKAN2D1BWP30P140LVT | -0.003 |   0.065 |    0.014 | 
     | i_cmd_id_0__cmd_pipeline/U8/Z                      |  v   | i_cmd_id_0__cmd_pipeline/N7 | CKAN2D1BWP30P140LVT |  0.019 |   0.084 |    0.033 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/N7 | DFQD1BWP30P140LVT   |  0.000 |   0.084 |    0.033 | 
     | _reg_0__4_/D                                       |      |                             |                     |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.075 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.074 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.065 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.065 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.058 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.045 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.012 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.012 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.006 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.010 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.022 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.023 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.036 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.037 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.060 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.011 |   0.020 |    0.071 | 
     | _reg_0__4_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_7_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_7_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[71]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.083
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[71]                                     |  v   | i_data_bus[71]                |                     |       |   0.065 |    0.014 | 
     | top_half_2__wire_pipeline/U109/A2                  |  v   | i_data_bus[71]                | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.014 | 
     | top_half_2__wire_pipeline/U109/Z                   |  v   | top_half_2__wire_pipeline/N10 | CKAN2D1BWP30P140LVT | 0.018 |   0.083 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N10 | DFQD1BWP30P140LVT   | 0.000 |   0.083 |    0.032 | 
     | a_latch_reg_7_/D                                   |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.075 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.065 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.065 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.058 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.045 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.012 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.012 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.006 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.010 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.023 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.023 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.036 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.037 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.067 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.069 | 
     | a_latch_reg_7_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin top_half_3__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_23_/CP 
Endpoint:   top_half_3__wire_pipeline/wire_tree_level_0__i_data_latch_reg_23_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[119]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.015
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.081
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                               |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-------------------+-------+---------+----------| 
     | i_data_bus[119]                                    |  v   | i_data_bus[119]               |                   |       |   0.063 |    0.011 | 
     | top_half_3__wire_pipeline/U125/A2                  |  v   | i_data_bus[119]               | AN2D1BWP30P140LVT | 0.000 |   0.063 |    0.011 | 
     | top_half_3__wire_pipeline/U125/Z                   |  v   | top_half_3__wire_pipeline/N26 | AN2D1BWP30P140LVT | 0.018 |   0.081 |    0.029 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_3__wire_pipeline/N26 | DFQD1BWP30P140LVT | 0.000 |   0.081 |    0.030 | 
     | a_latch_reg_23_/D                                  |      |                               |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                   |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                   |       |  -0.126 |   -0.074 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT | 0.001 |  -0.125 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.004 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.004 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.109 |   -0.058 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT | 0.013 |  -0.096 |   -0.045 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.023 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.072 |   -0.021 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.062 |   -0.011 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.062 |   -0.010 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.053 |   -0.002 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.052 |   -0.001 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56            | INVD3BWP30P140LVT | 0.017 |  -0.036 |    0.016 | 
     | CTS_ccl_a_inv_00066/I                              |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.017 | 
     | CTS_ccl_a_inv_00066/ZN                             |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.023 | 
     | ccpot_FE_USKC765_CTS_68/I                          |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.023 | 
     | ccpot_FE_USKC765_CTS_68/ZN                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.024 |    0.028 | 
     | ccpot_FE_USKC766_CTS_68/I                          |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.024 |    0.028 | 
     | ccpot_FE_USKC766_CTS_68/ZN                         |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.012 |    0.064 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.003 |   0.015 |    0.066 | 
     | a_latch_reg_23_/CP                                 |      |                   |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin top_half_3__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_20_/CP 
Endpoint:   top_half_3__wire_pipeline/wire_tree_level_0__i_data_latch_reg_20_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[116]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.082
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[116]                                    |  v   | i_data_bus[116]               |                     |       |   0.063 |    0.012 | 
     | top_half_3__wire_pipeline/U122/A2                  |  v   | i_data_bus[116]               | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.012 | 
     | top_half_3__wire_pipeline/U122/Z                   |  v   | top_half_3__wire_pipeline/N23 | CKAN2D1BWP30P140LVT | 0.019 |   0.082 |    0.030 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_3__wire_pipeline/N23 | DFQD1BWP30P140LVT   | 0.000 |   0.082 |    0.031 | 
     | a_latch_reg_20_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                   |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                   |       |  -0.126 |   -0.074 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT | 0.001 |  -0.125 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.004 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.004 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.023 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.072 |   -0.020 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.062 |   -0.011 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.062 |   -0.010 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.053 |   -0.002 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.052 |   -0.001 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56            | INVD3BWP30P140LVT | 0.017 |  -0.036 |    0.016 | 
     | CTS_ccl_a_inv_00066/I                              |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.017 | 
     | CTS_ccl_a_inv_00066/ZN                             |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.023 | 
     | ccpot_FE_USKC765_CTS_68/I                          |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.023 | 
     | ccpot_FE_USKC765_CTS_68/ZN                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.024 |    0.028 | 
     | ccpot_FE_USKC766_CTS_68/I                          |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.024 |    0.028 | 
     | ccpot_FE_USKC766_CTS_68/ZN                         |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.012 |    0.064 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.067 | 
     | a_latch_reg_20_/CP                                 |      |                   |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_9_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_9_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[73]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.083
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[73]                                     |  v   | i_data_bus[73]                |                     |       |   0.065 |    0.013 | 
     | top_half_2__wire_pipeline/U111/A2                  |  v   | i_data_bus[73]                | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.013 | 
     | top_half_2__wire_pipeline/U111/Z                   |  v   | top_half_2__wire_pipeline/N12 | CKAN2D1BWP30P140LVT | 0.018 |   0.083 |    0.031 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N12 | DFQD1BWP30P140LVT   | 0.000 |   0.083 |    0.032 | 
     | a_latch_reg_9_/D                                   |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.074 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.069 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.022 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.007 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.011 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.023 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.024 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.037 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.038 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.067 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.070 | 
     | a_latch_reg_9_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_6_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_6_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[70]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.083
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[70]                                     |  v   | i_data_bus[70]               |                     |       |   0.064 |    0.013 | 
     | top_half_2__wire_pipeline/U108/A2                  |  v   | i_data_bus[70]               | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.013 | 
     | top_half_2__wire_pipeline/U108/Z                   |  v   | top_half_2__wire_pipeline/N9 | CKAN2D1BWP30P140LVT | 0.018 |   0.083 |    0.031 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N9 | DFQD1BWP30P140LVT   | 0.000 |   0.083 |    0.031 | 
     | a_latch_reg_6_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.074 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.007 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.011 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.023 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.024 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.037 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.038 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.068 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.070 | 
     | a_latch_reg_6_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_3_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_3_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[67]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.083
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[67]                                     |  v   | i_data_bus[67]               |                     |       |   0.064 |    0.013 | 
     | top_half_2__wire_pipeline/U105/A2                  |  v   | i_data_bus[67]               | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.013 | 
     | top_half_2__wire_pipeline/U105/Z                   |  v   | top_half_2__wire_pipeline/N6 | CKAN2D1BWP30P140LVT | 0.018 |   0.083 |    0.031 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N6 | DFQD1BWP30P140LVT   | 0.000 |   0.083 |    0.031 | 
     | a_latch_reg_3_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.074 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.073 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.017 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.007 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.011 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.023 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.024 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.037 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.038 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.068 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.070 | 
     | a_latch_reg_3_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__0_/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__0_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[0]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.086
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[0]                                           |  v   | i_cmd[0]                    |                     |       |   0.068 |    0.016 | 
     | i_cmd_id_0__cmd_pipeline/U4/A2                     |  v   | i_cmd[0]                    | CKAN2D1BWP30P140LVT | 0.000 |   0.068 |    0.016 | 
     | i_cmd_id_0__cmd_pipeline/U4/Z                      |  v   | i_cmd_id_0__cmd_pipeline/N3 | CKAN2D1BWP30P140LVT | 0.018 |   0.086 |    0.034 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/N3 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.034 | 
     | _reg_0__0_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.074 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.064 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.011 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.007 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.011 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.024 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.024 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.037 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.038 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.061 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.011 |   0.020 |    0.072 | 
     | _reg_0__0_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin top_half_3__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_26_/CP 
Endpoint:   top_half_3__wire_pipeline/wire_tree_level_0__i_data_latch_reg_26_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[122]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.083
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                               |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-------------------+-------+---------+----------| 
     | i_data_bus[122]                                    |  v   | i_data_bus[122]               |                   |       |   0.064 |    0.012 | 
     | top_half_3__wire_pipeline/U128/A2                  |  v   | i_data_bus[122]               | AN2D1BWP30P140LVT | 0.000 |   0.064 |    0.012 | 
     | top_half_3__wire_pipeline/U128/Z                   |  v   | top_half_3__wire_pipeline/N29 | AN2D1BWP30P140LVT | 0.019 |   0.083 |    0.030 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_3__wire_pipeline/N29 | DFQD1BWP30P140LVT | 0.000 |   0.083 |    0.030 | 
     | a_latch_reg_26_/D                                  |      |                               |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                   |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                   |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.072 |   -0.020 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.062 |   -0.010 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.062 |   -0.009 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.053 |   -0.001 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.052 |    0.000 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56            | INVD3BWP30P140LVT | 0.017 |  -0.036 |    0.017 | 
     | CTS_ccl_a_inv_00066/I                              |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.018 | 
     | CTS_ccl_a_inv_00066/ZN                             |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.024 | 
     | ccpot_FE_USKC765_CTS_68/I                          |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.024 | 
     | ccpot_FE_USKC765_CTS_68/ZN                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.024 |    0.029 | 
     | ccpot_FE_USKC766_CTS_68/I                          |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.024 |    0.029 | 
     | ccpot_FE_USKC766_CTS_68/ZN                         |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.012 |    0.065 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.003 |   0.016 |    0.068 | 
     | a_latch_reg_26_/CP                                 |      |                   |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_0_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_0_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[64]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.084
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[64]                                     |  v   | i_data_bus[64]               |                     |       |   0.066 |    0.014 | 
     | top_half_2__wire_pipeline/U102/A2                  |  v   | i_data_bus[64]               | CKAN2D1BWP30P140LVT | 0.000 |   0.067 |    0.014 | 
     | top_half_2__wire_pipeline/U102/Z                   |  v   | top_half_2__wire_pipeline/N3 | CKAN2D1BWP30P140LVT | 0.017 |   0.084 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N3 | DFQD1BWP30P140LVT   | 0.000 |   0.084 |    0.032 | 
     | a_latch_reg_0_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.057 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.044 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.008 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.012 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.024 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.025 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.038 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.038 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.068 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.070 | 
     | a_latch_reg_0_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__0_/CP 
Endpoint:   i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__0_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[16]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.084
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.067
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[16]                                          |  v   | i_cmd[16]                   |                     |       |   0.067 |    0.015 | 
     | i_cmd_id_2__cmd_pipeline/U4/A2                     |  v   | i_cmd[16]                   | CKAN2D1BWP30P140LVT | 0.001 |   0.068 |    0.015 | 
     | i_cmd_id_2__cmd_pipeline/U4/Z                      |  v   | i_cmd_id_2__cmd_pipeline/N3 | CKAN2D1BWP30P140LVT | 0.017 |   0.084 |    0.032 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_2__cmd_pipeline/N3 | DFQD1BWP30P140LVT   | 0.000 |   0.084 |    0.032 | 
     | _reg_0__0_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.008 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.012 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.024 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.025 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.038 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.039 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.068 | 
     | i_cmd_id_2__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.070 | 
     | _reg_0__0_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_5_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_5_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[69]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.084
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[69]                                     |  v   | i_data_bus[69]               |                     |       |   0.066 |    0.013 | 
     | top_half_2__wire_pipeline/U107/A2                  |  v   | i_data_bus[69]               | CKAN2D1BWP30P140LVT | 0.000 |   0.066 |    0.014 | 
     | top_half_2__wire_pipeline/U107/Z                   |  v   | top_half_2__wire_pipeline/N8 | CKAN2D1BWP30P140LVT | 0.018 |   0.084 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N8 | DFQD1BWP30P140LVT   | 0.000 |   0.084 |    0.032 | 
     | a_latch_reg_5_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.016 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.008 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.012 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.024 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.025 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.038 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.039 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.068 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.070 | 
     | a_latch_reg_5_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin top_half_3__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_25_/CP 
Endpoint:   top_half_3__wire_pipeline/wire_tree_level_0__i_data_latch_reg_25_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[121]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.015
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.082
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[121]                                    |  v   | i_data_bus[121]               |                     |       |   0.063 |    0.011 | 
     | top_half_3__wire_pipeline/U127/A2                  |  v   | i_data_bus[121]               | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.011 | 
     | top_half_3__wire_pipeline/U127/Z                   |  v   | top_half_3__wire_pipeline/N28 | CKAN2D1BWP30P140LVT | 0.019 |   0.082 |    0.029 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_3__wire_pipeline/N28 | DFQD1BWP30P140LVT   | 0.000 |   0.082 |    0.030 | 
     | a_latch_reg_25_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                   |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                   |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.072 |   -0.019 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.062 |   -0.010 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.062 |   -0.009 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.053 |   -0.000 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.052 |    0.000 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56            | INVD3BWP30P140LVT | 0.017 |  -0.036 |    0.017 | 
     | CTS_ccl_a_inv_00066/I                              |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.018 | 
     | CTS_ccl_a_inv_00066/ZN                             |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.024 | 
     | ccpot_FE_USKC765_CTS_68/I                          |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.024 | 
     | ccpot_FE_USKC765_CTS_68/ZN                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.024 |    0.029 | 
     | ccpot_FE_USKC766_CTS_68/I                          |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.024 |    0.029 | 
     | ccpot_FE_USKC766_CTS_68/ZN                         |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.012 |    0.065 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.003 |   0.015 |    0.068 | 
     | a_latch_reg_25_/CP                                 |      |                   |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin top_half_3__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_28_/CP 
Endpoint:   top_half_3__wire_pipeline/wire_tree_level_0__i_data_latch_reg_28_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[124]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.029
  Arrival Time                  0.082
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                               |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+-------------------+-------+---------+----------| 
     | i_data_bus[124]                                    |  v   | i_data_bus[124]               |                   |       |   0.063 |    0.010 | 
     | top_half_3__wire_pipeline/U130/A2                  |  v   | i_data_bus[124]               | AN2D1BWP30P140LVT | 0.000 |   0.063 |    0.010 | 
     | top_half_3__wire_pipeline/U130/Z                   |  v   | top_half_3__wire_pipeline/N31 | AN2D1BWP30P140LVT | 0.019 |   0.082 |    0.029 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_3__wire_pipeline/N31 | DFQD1BWP30P140LVT | 0.000 |   0.082 |    0.029 | 
     | a_latch_reg_28_/D                                  |      |                               |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                   |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                   |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.004 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.120 |   -0.068 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.023 |  -0.073 |   -0.021 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.072 |   -0.019 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.062 |   -0.010 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.062 |   -0.009 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.053 |   -0.000 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.052 |    0.000 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56            | INVD3BWP30P140LVT | 0.017 |  -0.036 |    0.017 | 
     | CTS_ccl_a_inv_00066/I                              |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.018 | 
     | CTS_ccl_a_inv_00066/ZN                             |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.024 | 
     | ccpot_FE_USKC765_CTS_68/I                          |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.024 | 
     | ccpot_FE_USKC765_CTS_68/ZN                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.024 |    0.029 | 
     | ccpot_FE_USKC766_CTS_68/I                          |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.024 |    0.029 | 
     | ccpot_FE_USKC766_CTS_68/ZN                         |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.012 |    0.065 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.069 | 
     | a_latch_reg_28_/CP                                 |      |                   |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__5_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__5_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[13]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.083
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[13]                                          |  v   | i_cmd[13]                   |                     |       |   0.064 |    0.012 | 
     | i_cmd_id_1__cmd_pipeline/U9/A2                     |  v   | i_cmd[13]                   | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.012 | 
     | i_cmd_id_1__cmd_pipeline/U9/Z                      |  v   | i_cmd_id_1__cmd_pipeline/N8 | CKAN2D1BWP30P140LVT | 0.018 |   0.083 |    0.030 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N8 | DFQD1BWP30P140LVT   | 0.000 |   0.083 |    0.030 | 
     | _reg_0__5_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.073 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.072 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.008 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.012 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.024 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.025 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.038 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.039 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.062 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.008 |   0.017 |    0.070 | 
     | _reg_0__5_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_8_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_8_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[72]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.085
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[72]                                     |  v   | i_data_bus[72]                |                     |       |   0.066 |    0.013 | 
     | top_half_2__wire_pipeline/U110/A2                  |  v   | i_data_bus[72]                | CKAN2D1BWP30P140LVT | 0.000 |   0.066 |    0.013 | 
     | top_half_2__wire_pipeline/U110/Z                   |  v   | top_half_2__wire_pipeline/N11 | CKAN2D1BWP30P140LVT | 0.019 |   0.085 |    0.032 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N11 | DFQD1BWP30P140LVT   | 0.000 |   0.085 |    0.032 | 
     | a_latch_reg_8_/D                                   |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.071 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.063 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.010 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.025 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.025 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.039 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.069 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.072 | 
     | a_latch_reg_8_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__2_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__2_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[10]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.085
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                             |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+--------+---------+----------| 
     | i_cmd[10]                                          |  v   | i_cmd[10]                   |                     |        |   0.068 |    0.015 | 
     | i_cmd_id_1__cmd_pipeline/U6/A2                     |  v   | i_cmd[10]                   | CKAN2D1BWP30P140LVT | -0.002 |   0.067 |    0.013 | 
     | i_cmd_id_1__cmd_pipeline/U6/Z                      |  v   | i_cmd_id_1__cmd_pipeline/N5 | CKAN2D1BWP30P140LVT |  0.018 |   0.085 |    0.032 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N5 | DFQD1BWP30P140LVT   |  0.000 |   0.085 |    0.032 | 
     | _reg_0__2_/D                                       |      |                             |                     |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.071 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.025 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.039 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.063 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.009 |   0.018 |    0.071 | 
     | _reg_0__2_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_4_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_4_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[68]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.083
  Slack Time                    0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[68]                                     |  v   | i_data_bus[68]               |                     |       |   0.065 |    0.011 | 
     | top_half_2__wire_pipeline/U106/A2                  |  v   | i_data_bus[68]               | CKAN2D1BWP30P140LVT | 0.000 |   0.065 |    0.012 | 
     | top_half_2__wire_pipeline/U106/Z                   |  v   | top_half_2__wire_pipeline/N7 | CKAN2D1BWP30P140LVT | 0.018 |   0.083 |    0.030 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N7 | DFQD1BWP30P140LVT   | 0.000 |   0.083 |    0.030 | 
     | a_latch_reg_4_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.071 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.056 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.043 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.025 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.039 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.069 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.001 |   0.016 |    0.070 | 
     | a_latch_reg_4_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__6_/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__6_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[6]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.086
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[6]                                           |  v   | i_cmd[6]                    |                     |       |   0.066 |    0.012 | 
     | i_cmd_id_0__cmd_pipeline/U10/A2                    |  v   | i_cmd[6]                    | CKAN2D0BWP30P140LVT | 0.000 |   0.066 |    0.013 | 
     | i_cmd_id_0__cmd_pipeline/U10/Z                     |  v   | i_cmd_id_0__cmd_pipeline/N9 | CKAN2D0BWP30P140LVT | 0.020 |   0.086 |    0.032 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/N9 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.033 | 
     | _reg_0__6_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.071 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.055 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.042 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.020 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.025 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.040 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.063 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.011 |   0.020 |    0.073 | 
     | _reg_0__6_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__5_/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__5_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[5]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.087
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[5]                                           |  v   | i_cmd[5]                    |                     |       |   0.066 |    0.013 | 
     | i_cmd_id_0__cmd_pipeline/U9/A2                     |  v   | i_cmd[5]                    | CKAN2D1BWP30P140LVT | 0.001 |   0.067 |    0.013 | 
     | i_cmd_id_0__cmd_pipeline/U9/Z                      |  v   | i_cmd_id_0__cmd_pipeline/N8 | CKAN2D1BWP30P140LVT | 0.020 |   0.086 |    0.033 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/N8 | DFQD1BWP30P140LVT   | 0.000 |   0.087 |    0.033 | 
     | _reg_0__5_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.071 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.067 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.055 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.042 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.015 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.025 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.040 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.063 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.011 |   0.020 |    0.074 | 
     | _reg_0__5_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin top_half_1__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_28_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_0__i_data_latch_reg_28_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[60]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.086
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[60]                                     |  v   | i_data_bus[60]                |                     |       |   0.066 |    0.012 | 
     | top_half_1__wire_pipeline/U130/A2                  |  v   | i_data_bus[60]                | CKAN2D1BWP30P140LVT | 0.001 |   0.066 |    0.012 | 
     | top_half_1__wire_pipeline/U130/Z                   |  v   | top_half_1__wire_pipeline/N31 | CKAN2D1BWP30P140LVT | 0.019 |   0.085 |    0.031 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_1__wire_pipeline/N31 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.032 | 
     | a_latch_reg_28_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.071 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.055 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.042 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.025 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.040 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.070 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.003 |   0.019 |    0.073 | 
     | a_latch_reg_28_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_1_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_1_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[65]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.085
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.067
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[65]                                     |  v   | i_data_bus[65]               |                     |       |   0.067 |    0.013 | 
     | top_half_2__wire_pipeline/U103/A2                  |  v   | i_data_bus[65]               | CKAN2D1BWP30P140LVT | 0.001 |   0.068 |    0.014 | 
     | top_half_2__wire_pipeline/U103/Z                   |  v   | top_half_2__wire_pipeline/N4 | CKAN2D1BWP30P140LVT | 0.017 |   0.085 |    0.031 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N4 | DFQD1BWP30P140LVT   | 0.000 |   0.085 |    0.031 | 
     | a_latch_reg_1_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.055 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.042 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.009 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.026 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.039 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.040 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.070 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.017 |    0.071 | 
     | a_latch_reg_1_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__7_/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__7_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[7]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.086
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_cmd[7]                                           |  v   | i_cmd[7]                     |                     |       |   0.064 |    0.010 | 
     | i_cmd_id_0__cmd_pipeline/U11/A2                    |  v   | i_cmd[7]                     | CKAN2D0BWP30P140LVT | 0.000 |   0.064 |    0.010 | 
     | i_cmd_id_0__cmd_pipeline/U11/Z                     |  v   | i_cmd_id_0__cmd_pipeline/N10 | CKAN2D0BWP30P140LVT | 0.021 |   0.085 |    0.031 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/N10 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.031 | 
     | _reg_0__7_/D                                       |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.072 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.062 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.055 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.042 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.009 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.010 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.013 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.026 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.040 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.040 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.064 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.010 |   0.020 |    0.074 | 
     | _reg_0__7_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin top_half_1__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_30_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_0__i_data_latch_reg_30_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[62]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.086
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.067
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[62]                                     |  v   | i_data_bus[62]                |                     |       |   0.067 |    0.013 | 
     | top_half_1__wire_pipeline/U132/A2                  |  v   | i_data_bus[62]                | CKAN2D1BWP30P140LVT | 0.001 |   0.068 |    0.014 | 
     | top_half_1__wire_pipeline/U132/Z                   |  v   | top_half_1__wire_pipeline/N33 | CKAN2D1BWP30P140LVT | 0.017 |   0.086 |    0.031 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_1__wire_pipeline/N33 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.031 | 
     | a_latch_reg_30_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.071 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.055 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.042 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.010 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.014 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.026 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.027 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.040 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.040 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.070 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.017 |    0.072 | 
     | a_latch_reg_30_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_20_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_20_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[84]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.014
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.024
  Arrival Time                  0.079
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.063
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[84]                                     |  v   | i_data_bus[84]                |                     |       |   0.063 |    0.009 | 
     | top_half_2__wire_pipeline/U122/A2                  |  v   | i_data_bus[84]                | CKAN2D1BWP30P140LVT | 0.000 |   0.063 |    0.009 | 
     | top_half_2__wire_pipeline/U122/Z                   |  v   | top_half_2__wire_pipeline/N23 | CKAN2D1BWP30P140LVT | 0.015 |   0.078 |    0.024 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N23 | DFQD1BWP30P140LVT   | 0.000 |   0.079 |    0.024 | 
     | a_latch_reg_20_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.071 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.066 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.054 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.041 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.019 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.014 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.010 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.014 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.026 | 
     | CTS_ccl_a_inv_00254/I                              |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.000 |  -0.028 |    0.026 | 
     | CTS_ccl_a_inv_00254/ZN                             |  v   | CTS_70            | INVD4BWP30P140LVT   | 0.011 |  -0.018 |    0.037 | 
     | CTS_ccl_a_inv_00094/I                              |  v   | CTS_70            | INVD6BWP30P140LVT   | 0.002 |  -0.016 |    0.038 | 
     | CTS_ccl_a_inv_00094/ZN                             |  ^   | CTS_72            | INVD6BWP30P140LVT   | 0.028 |   0.012 |    0.067 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_72            | DFQD1BWP30P140LVT   | 0.002 |   0.014 |    0.068 | 
     | a_latch_reg_20_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin top_half_1__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_29_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_0__i_data_latch_reg_29_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[61]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.086
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[61]                                     |  v   | i_data_bus[61]                |                     |       |   0.066 |    0.011 | 
     | top_half_1__wire_pipeline/U131/A2                  |  v   | i_data_bus[61]                | CKAN2D1BWP30P140LVT | 0.001 |   0.067 |    0.012 | 
     | top_half_1__wire_pipeline/U131/Z                   |  v   | top_half_1__wire_pipeline/N32 | CKAN2D1BWP30P140LVT | 0.019 |   0.086 |    0.031 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_1__wire_pipeline/N32 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.031 | 
     | a_latch_reg_29_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.071 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.054 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.041 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.010 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.014 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.026 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.027 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.040 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.041 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.071 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.017 |    0.072 | 
     | a_latch_reg_29_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin top_half_1__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_31_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_0__i_data_latch_reg_31_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[63]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.085
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.065
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[63]                                     |  v   | i_data_bus[63]                |                     |       |   0.065 |    0.010 | 
     | top_half_1__wire_pipeline/U133/A2                  |  v   | i_data_bus[63]                | CKAN2D1BWP30P140LVT | 0.000 |   0.066 |    0.011 | 
     | top_half_1__wire_pipeline/U133/Z                   |  v   | top_half_1__wire_pipeline/N34 | CKAN2D1BWP30P140LVT | 0.019 |   0.085 |    0.030 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_1__wire_pipeline/N34 | DFQD1BWP30P140LVT   | 0.000 |   0.085 |    0.030 | 
     | a_latch_reg_31_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.071 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.070 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.054 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.041 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.010 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.014 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.026 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.027 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.040 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.041 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.071 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.001 |   0.017 |    0.072 | 
     | a_latch_reg_31_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__1_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__1_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[9]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.086
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.010
     = Beginpoint Arrival Time            0.070
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                             |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+--------+---------+----------| 
     | i_cmd[9]                                           |  v   | i_cmd[9]                    |                     |        |   0.070 |    0.015 | 
     | i_cmd_id_1__cmd_pipeline/U5/A2                     |  v   | i_cmd[9]                    | CKAN2D1BWP30P140LVT | -0.003 |   0.067 |    0.011 | 
     | i_cmd_id_1__cmd_pipeline/U5/Z                      |  v   | i_cmd_id_1__cmd_pipeline/N4 | CKAN2D1BWP30P140LVT |  0.019 |   0.086 |    0.030 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N4 | DFQD1BWP30P140LVT   |  0.000 |   0.086 |    0.030 | 
     | _reg_0__1_/D                                       |      |                             |                     |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.071 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.069 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.054 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.041 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.011 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.014 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.027 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.027 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.041 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.041 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.065 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.007 |   0.017 |    0.072 | 
     | _reg_0__1_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__4_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__4_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[12]                                                      (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.085
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.067
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[12]                                          |  v   | i_cmd[12]                   |                     |       |   0.067 |    0.011 | 
     | i_cmd_id_1__cmd_pipeline/U8/A2                     |  v   | i_cmd[12]                   | CKAN2D1BWP30P140LVT | 0.001 |   0.067 |    0.012 | 
     | i_cmd_id_1__cmd_pipeline/U8/Z                      |  v   | i_cmd_id_1__cmd_pipeline/N7 | CKAN2D1BWP30P140LVT | 0.018 |   0.085 |    0.030 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N7 | DFQD1BWP30P140LVT   | 0.000 |   0.085 |    0.030 | 
     | _reg_0__4_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.070 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.069 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.061 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.054 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.041 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.008 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.011 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.015 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.027 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.027 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.041 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.041 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.065 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.007 |   0.017 |    0.072 | 
     | _reg_0__4_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__1_/CP 
Endpoint:   i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__1_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[1]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.088
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.067
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                             |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+-------+---------+----------| 
     | i_cmd[1]                                           |  v   | i_cmd[1]                    |                     |       |   0.067 |    0.011 | 
     | i_cmd_id_0__cmd_pipeline/U5/A2                     |  v   | i_cmd[1]                    | CKAN2D0BWP30P140LVT | 0.001 |   0.068 |    0.012 | 
     | i_cmd_id_0__cmd_pipeline/U5/Z                      |  v   | i_cmd_id_0__cmd_pipeline/N4 | CKAN2D0BWP30P140LVT | 0.020 |   0.088 |    0.032 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_0__cmd_pipeline/N4 | DFQD1BWP30P140LVT   | 0.000 |   0.088 |    0.033 | 
     | _reg_0__1_/D                                       |      |                             |                     |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.070 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.069 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.065 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.054 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.041 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.018 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.013 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.007 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.007 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.011 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.015 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.027 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.028 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.041 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.041 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.065 | 
     | i_cmd_id_0__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.011 |   0.020 |    0.075 | 
     | _reg_0__1_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin top_half_3__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_27_/CP 
Endpoint:   top_half_3__wire_pipeline/wire_tree_level_0__i_data_latch_reg_27_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[123]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.086
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[123]                                    |  v   | i_data_bus[123]               |                     |       |   0.064 |    0.008 | 
     | top_half_3__wire_pipeline/U129/A2                  |  v   | i_data_bus[123]               | CKAN2D1BWP30P140LVT | 0.000 |   0.064 |    0.008 | 
     | top_half_3__wire_pipeline/U129/Z                   |  v   | top_half_3__wire_pipeline/N30 | CKAN2D1BWP30P140LVT | 0.021 |   0.085 |    0.029 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_3__wire_pipeline/N30 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.030 | 
     | a_latch_reg_27_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |                   |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                   |       |  -0.126 |   -0.070 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT | 0.001 |  -0.125 |   -0.069 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.004 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.004 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.109 |   -0.053 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT | 0.013 |  -0.096 |   -0.040 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.023 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.072 |   -0.016 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.062 |   -0.007 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.062 |   -0.006 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.009 |  -0.053 |    0.003 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.052 |    0.004 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56            | INVD3BWP30P140LVT | 0.017 |  -0.036 |    0.020 | 
     | CTS_ccl_a_inv_00066/I                              |  v   | CTS_56            | INVD6BWP30P140LVT | 0.001 |  -0.035 |    0.021 | 
     | CTS_ccl_a_inv_00066/ZN                             |  ^   | FE_USKN765_CTS_68 | INVD6BWP30P140LVT | 0.007 |  -0.028 |    0.028 | 
     | ccpot_FE_USKC765_CTS_68/I                          |  ^   | FE_USKN765_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.028 |    0.028 | 
     | ccpot_FE_USKC765_CTS_68/ZN                         |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.004 |  -0.024 |    0.032 | 
     | ccpot_FE_USKC766_CTS_68/I                          |  v   | FE_USKN766_CTS_68 | CKND4BWP30P140LVT | 0.000 |  -0.024 |    0.032 | 
     | ccpot_FE_USKC766_CTS_68/ZN                         |  ^   | CTS_68            | CKND4BWP30P140LVT | 0.036 |   0.012 |    0.068 | 
     | top_half_3__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_68            | DFQD1BWP30P140LVT | 0.004 |   0.016 |    0.072 | 
     | a_latch_reg_27_/CP                                 |      |                   |                   |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin top_half_1__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_16_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_0__i_data_latch_reg_16_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[48]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.087
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                               |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+--------+---------+----------| 
     | i_data_bus[48]                                     |  v   | i_data_bus[48]                |                     |        |   0.068 |    0.012 | 
     | top_half_1__wire_pipeline/U118/A2                  |  v   | i_data_bus[48]                | CKAN2D1BWP30P140LVT | -0.001 |   0.066 |    0.010 | 
     | top_half_1__wire_pipeline/U118/Z                   |  v   | top_half_1__wire_pipeline/N19 | CKAN2D1BWP30P140LVT |  0.020 |   0.086 |    0.031 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_1__wire_pipeline/N19 | DFQD1BWP30P140LVT   |  0.000 |   0.087 |    0.031 | 
     | a_latch_reg_16_/D                                  |      |                               |                     |        |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.070 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.069 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.053 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.040 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.007 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.007 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.011 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.015 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.027 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.028 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.041 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.042 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.072 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.074 | 
     | a_latch_reg_16_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin top_half_1__wire_pipeline/wire_tree_level_0__i_
valid_latch_reg_0_/CP 
Endpoint:   top_half_1__wire_pipeline/wire_tree_level_0__i_valid_latch_reg_0_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_valid[1]                                                          
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.086
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                               |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+--------+---------+----------| 
     | i_valid[1]                                         |  v   | i_valid[1]                    |                     |        |   0.068 |    0.012 | 
     | top_half_1__wire_pipeline/U134/A2                  |  v   | i_valid[1]                    | CKAN2D1BWP30P140LVT | -0.001 |   0.068 |    0.011 | 
     | top_half_1__wire_pipeline/U134/Z                   |  v   | top_half_1__wire_pipeline/N35 | CKAN2D1BWP30P140LVT |  0.018 |   0.086 |    0.030 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_val |  v   | top_half_1__wire_pipeline/N35 | DFQD1BWP30P140LVT   |  0.000 |   0.086 |    0.030 | 
     | id_latch_reg_0_/D                                  |      |                               |                     |        |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.070 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.068 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.060 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.059 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.053 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.040 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.007 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.007 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.012 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.015 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.028 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.028 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.042 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.042 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.066 | 
     | top_half_1__wire_pipeline/wire_tree_level_0__i_val |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.007 |   0.016 |    0.072 | 
     | id_latch_reg_0_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_
reg_reg_0__0_/CP 
Endpoint:   i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg_reg_0__0_/D (v) 
checked with  leading edge of 'clk'
Beginpoint: i_cmd[8]                                                       (v) 
triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.017
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.087
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.071
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                             |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+---------------------+--------+---------+----------| 
     | i_cmd[8]                                           |  v   | i_cmd[8]                    |                     |        |   0.071 |    0.014 | 
     | i_cmd_id_1__cmd_pipeline/U4/A2                     |  v   | i_cmd[8]                    | CKAN2D1BWP30P140LVT | -0.004 |   0.066 |    0.010 | 
     | i_cmd_id_1__cmd_pipeline/U4/Z                      |  v   | i_cmd_id_1__cmd_pipeline/N3 | CKAN2D1BWP30P140LVT |  0.020 |   0.086 |    0.030 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  v   | i_cmd_id_1__cmd_pipeline/N3 | DFQD1BWP30P140LVT   |  0.000 |   0.087 |    0.030 | 
     | _reg_0__0_/D                                       |      |                             |                     |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.069 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.068 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.059 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.059 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.053 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.040 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.017 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.016 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.006 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.006 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.012 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.016 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.028 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.029 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.042 | 
     | CTS_ccl_a_inv_00128/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.042 | 
     | CTS_ccl_a_inv_00128/ZN                             |  ^   | CTS_75            | INVD6BWP30P140LVT   | 0.023 |   0.009 |    0.066 | 
     | i_cmd_id_1__cmd_pipeline/cmd_wire_0__inner_cmd_reg |  ^   | CTS_75            | DFQD1BWP30P140LVT   | 0.007 |   0.017 |    0.073 | 
     | _reg_0__0_/CP                                      |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_2_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_2_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[66]                                                     
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.016
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.030
  Arrival Time                  0.086
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[66]                                     |  v   | i_data_bus[66]               |                     |       |   0.066 |    0.009 | 
     | top_half_2__wire_pipeline/U104/A2                  |  v   | i_data_bus[66]               | CKAN2D1BWP30P140LVT | 0.000 |   0.066 |    0.010 | 
     | top_half_2__wire_pipeline/U104/Z                   |  v   | top_half_2__wire_pipeline/N5 | CKAN2D1BWP30P140LVT | 0.020 |   0.086 |    0.029 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N5 | DFQD1BWP30P140LVT   | 0.000 |   0.086 |    0.030 | 
     | a_latch_reg_2_/D                                   |      |                              |                     |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.069 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.068 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.064 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.063 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.059 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.059 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.052 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.039 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.016 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.016 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.012 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.006 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.006 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.012 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.016 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.028 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.029 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.042 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.043 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.072 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.001 |   0.016 |    0.073 | 
     | a_latch_reg_2_/CP                                  |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin top_half_2__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_22_/CP 
Endpoint:   top_half_2__wire_pipeline/wire_tree_level_0__i_data_latch_reg_22_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[86]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.014
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.026
  Arrival Time                  0.084
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                               |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+-------+---------+----------| 
     | i_data_bus[86]                                     |  v   | i_data_bus[86]                |                     |       |   0.064 |    0.006 | 
     | top_half_2__wire_pipeline/U124/A2                  |  v   | i_data_bus[86]                | CKAN2D1BWP30P140LVT | 0.000 |   0.064 |    0.006 | 
     | top_half_2__wire_pipeline/U124/Z                   |  v   | top_half_2__wire_pipeline/N25 | CKAN2D1BWP30P140LVT | 0.019 |   0.083 |    0.026 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_2__wire_pipeline/N25 | DFQD1BWP30P140LVT   | 0.000 |   0.084 |    0.026 | 
     | a_latch_reg_22_/D                                  |      |                               |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.068 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.067 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.063 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.063 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.059 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.058 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.052 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.039 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.016 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.015 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.011 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.011 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.006 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.006 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.013 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.017 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.029 | 
     | CTS_ccl_a_inv_00254/I                              |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.000 |  -0.028 |    0.029 | 
     | CTS_ccl_a_inv_00254/ZN                             |  v   | CTS_70            | INVD4BWP30P140LVT   | 0.011 |  -0.018 |    0.040 | 
     | CTS_ccl_a_inv_00094/I                              |  v   | CTS_70            | INVD6BWP30P140LVT   | 0.002 |  -0.016 |    0.041 | 
     | CTS_ccl_a_inv_00094/ZN                             |  ^   | CTS_72            | INVD6BWP30P140LVT   | 0.028 |   0.012 |    0.069 | 
     | top_half_2__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_72            | DFQD1BWP30P140LVT   | 0.002 |   0.014 |    0.071 | 
     | a_latch_reg_22_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin top_half_0__wire_pipeline/wire_tree_level_0__i_
data_latch_reg_27_/CP 
Endpoint:   top_half_0__wire_pipeline/wire_tree_level_0__i_data_latch_reg_27_/D 
(v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[27]                                                      
(v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.018
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.031
  Arrival Time                  0.089
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     + Drive Adjustment                   0.011
     = Beginpoint Arrival Time            0.071
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |              Net              |        Cell         |  Delay | Arrival | Required | 
     |                                                    |      |                               |                     |        |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------+---------------------+--------+---------+----------| 
     | i_data_bus[27]                                     |  v   | i_data_bus[27]                |                     |        |   0.071 |    0.014 | 
     | top_half_0__wire_pipeline/U129/A2                  |  v   | i_data_bus[27]                | CKAN2D1BWP30P140LVT | -0.009 |   0.062 |    0.004 | 
     | top_half_0__wire_pipeline/U129/Z                   |  v   | top_half_0__wire_pipeline/N30 | CKAN2D1BWP30P140LVT |  0.026 |   0.088 |    0.030 | 
     | top_half_0__wire_pipeline/wire_tree_level_0__i_dat |  v   | top_half_0__wire_pipeline/N30 | DFQD1BWP30P140LVT   |  0.000 |   0.089 |    0.031 | 
     | a_latch_reg_27_/D                                  |      |                               |                     |        |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                   |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk               |                     |       |  -0.126 |   -0.068 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk               | INVD4BWP30P140LVT   | 0.001 |  -0.125 |   -0.067 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.062 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.062 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.058 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.116 |   -0.058 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.051 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.013 |  -0.096 |   -0.038 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.023 |  -0.073 |   -0.015 | 
     | CTS_ccl_a_inv_00317/I                              |  ^   | CTS_82            | INVD4BWP30P140LVT   | 0.000 |  -0.073 |   -0.015 | 
     | CTS_ccl_a_inv_00317/ZN                             |  v   | FE_USKN763_CTS_81 | INVD4BWP30P140LVT   | 0.004 |  -0.068 |   -0.011 | 
     | ccpot_FE_USKC763_CTS_81/I                          |  v   | FE_USKN763_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.068 |   -0.011 | 
     | ccpot_FE_USKC763_CTS_81/ZN                         |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.005 |  -0.063 |   -0.005 | 
     | ccpot_FE_USKC764_CTS_81/I                          |  ^   | FE_USKN764_CTS_81 | INVD1P5BWP30P140LVT | 0.000 |  -0.063 |   -0.005 | 
     | ccpot_FE_USKC764_CTS_81/ZN                         |  v   | CTS_81            | INVD1P5BWP30P140LVT | 0.018 |  -0.045 |    0.013 | 
     | CTS_ccl_a_inv_00297/I                              |  v   | CTS_81            | INVD4BWP30P140LVT   | 0.004 |  -0.041 |    0.017 | 
     | CTS_ccl_a_inv_00297/ZN                             |  ^   | CTS_80            | INVD4BWP30P140LVT   | 0.012 |  -0.029 |    0.029 | 
     | CTS_ccl_a_inv_00274/I                              |  ^   | CTS_80            | INVD2BWP30P140LVT   | 0.001 |  -0.028 |    0.030 | 
     | CTS_ccl_a_inv_00274/ZN                             |  v   | CTS_73            | INVD2BWP30P140LVT   | 0.013 |  -0.015 |    0.043 | 
     | CTS_ccl_a_inv_00060/I                              |  v   | CTS_73            | INVD6BWP30P140LVT   | 0.001 |  -0.014 |    0.044 | 
     | CTS_ccl_a_inv_00060/ZN                             |  ^   | CTS_79            | INVD6BWP30P140LVT   | 0.030 |   0.016 |    0.074 | 
     | top_half_0__wire_pipeline/wire_tree_level_0__i_dat |  ^   | CTS_79            | DFQD1BWP30P140LVT   | 0.002 |   0.018 |    0.076 | 
     | a_latch_reg_27_/CP                                 |      |                   |                     |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

