vendor_name = ModelSim
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/ProcessadorMulticiclo.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/decodificador.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/registradoresR.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/contadoresR.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/registradoresI.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/counter.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/ULA.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/mux.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/moduloTeste.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/memInicializacao.mif
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/MemLPM.qip
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/MemLPM.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/dec3to8.v
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/db/ProcessadorMulticiclo.cbx.xml
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Documentos/CEFET/OneDrive/2023-2/2ECOM028_LAB-ARQUITETURA-ORGANIZACAO-DE-COMPUTADORES-II_T02_6T34/P02/Part1rev1/db/altsyncram_9pf1.tdf
design_name = moduloTeste
instance = comp, \processador|Mux18~4 , processador|Mux18~4, moduloTeste, 1
instance = comp, \processador|Mux18~7 , processador|Mux18~7, moduloTeste, 1
instance = comp, \processador|Mux18~8 , processador|Mux18~8, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[0] , processador|Reg4|RegSaida[0], moduloTeste, 1
instance = comp, \processador|MUX|Selector0~1 , processador|MUX|Selector0~1, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[0] , processador|Reg3|RegSaida[0], moduloTeste, 1
instance = comp, \processador|MUX|Selector0~8 , processador|MUX|Selector0~8, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~10 , processador|MUX|MuxSaida[15]~10, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~15 , processador|MUX|MuxSaida[1]~15, moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[1] , processador|Reg2|RegSaida[1], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[2] , processador|Reg1|RegSaida[2], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[2] , processador|Reg4|RegSaida[2], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[3] , processador|Reg2|RegSaida[3], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[3] , processador|Reg1|RegSaida[3], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[4] , processador|Reg1|RegSaida[4], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[5] , processador|Reg3|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[5] , processador|Reg2|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[5] , processador|Reg5|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[7] , processador|Reg2|RegSaida[7], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[7] , processador|Reg1|RegSaida[7], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[8] , processador|Reg6|RegSaida[8], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[8] , processador|Reg4|RegSaida[8], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[9] , processador|Reg2|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[10] , processador|Reg1|RegSaida[10], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[10] , processador|Reg6|RegSaida[10], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[11] , processador|Reg3|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[11] , processador|Reg2|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[11] , processador|Reg5|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[11] , processador|Reg4|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[12] , processador|Reg3|RegSaida[12], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[12] , processador|Reg6|RegSaida[12], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[13] , processador|Reg2|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[14] , processador|Reg0|RegSaida[14], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[14] , processador|Reg3|RegSaida[14], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[14] , processador|Reg2|RegSaida[14], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[14]~83 , processador|MUX|MuxSaida[14]~83, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[14] , processador|Reg1|RegSaida[14], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[14]~84 , processador|MUX|MuxSaida[14]~84, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[14] , processador|Reg6|RegSaida[14], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[15] , processador|Reg3|RegSaida[15], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[15] , processador|Reg2|RegSaida[15], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[15] , processador|Reg4|RegSaida[15], moduloTeste, 1
instance = comp, \processador|comb , processador|comb, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~3 , processador|ula|LessThan0~3, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~93 , processador|MUX|MuxSaida[15]~93, moduloTeste, 1
instance = comp, \SW[17]~I , SW[17], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[0]~feeder , processador|Reg3|RegSaida[0]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[2]~feeder , processador|Reg1|RegSaida[2]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[3]~feeder , processador|Reg2|RegSaida[3]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[5]~feeder , processador|Reg3|RegSaida[5]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[7]~feeder , processador|Reg1|RegSaida[7]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[7]~feeder , processador|Reg2|RegSaida[7]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[8]~feeder , processador|Reg6|RegSaida[8]~feeder, moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[9]~feeder , processador|Reg2|RegSaida[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[10]~feeder , processador|Reg6|RegSaida[10]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[10]~feeder , processador|Reg1|RegSaida[10]~feeder, moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[11]~feeder , processador|Reg5|RegSaida[11]~feeder, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[11]~feeder , processador|Reg4|RegSaida[11]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[12]~feeder , processador|Reg3|RegSaida[12]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[14]~feeder , processador|Reg6|RegSaida[14]~feeder, moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[14]~feeder , processador|Reg0|RegSaida[14]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[15]~feeder , processador|Reg3|RegSaida[15]~feeder, moduloTeste, 1
instance = comp, \KEY[1]~I , KEY[1], moduloTeste, 1
instance = comp, \KEY[1]~clkctrl , KEY[1]~clkctrl, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[0]~feeder , processador|RegDOUT|RegSaida[0]~feeder, moduloTeste, 1
instance = comp, \processador|Tstep|CounterSaida~1 , processador|Tstep|CounterSaida~1, moduloTeste, 1
instance = comp, \processador|Tstep|CounterSaida[0] , processador|Tstep|CounterSaida[0], moduloTeste, 1
instance = comp, \Display6_Tstep_Q|Decoder0~0 , Display6_Tstep_Q|Decoder0~0, moduloTeste, 1
instance = comp, \KEY[0]~I , KEY[0], moduloTeste, 1
instance = comp, \processador|Tstep|CounterSaida~2 , processador|Tstep|CounterSaida~2, moduloTeste, 1
instance = comp, \processador|Tstep|CounterSaida[1] , processador|Tstep|CounterSaida[1], moduloTeste, 1
instance = comp, \processador|Tstep|Add0~0 , processador|Tstep|Add0~0, moduloTeste, 1
instance = comp, \processador|Tstep|CounterSaida~0 , processador|Tstep|CounterSaida~0, moduloTeste, 1
instance = comp, \processador|Tstep|CounterSaida[2] , processador|Tstep|CounterSaida[2], moduloTeste, 1
instance = comp, \processador|Mux21~6 , processador|Mux21~6, moduloTeste, 1
instance = comp, \processador|Mux16~0 , processador|Mux16~0, moduloTeste, 1
instance = comp, \processador|DINOut~0 , processador|DINOut~0, moduloTeste, 1
instance = comp, \processador|Mux18~2 , processador|Mux18~2, moduloTeste, 1
instance = comp, \processador|Mux18~3 , processador|Mux18~3, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[1] , processador|RegDOUT|RegSaida[1], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[2] , processador|RegDOUT|RegSaida[2], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[3]~feeder , processador|RegDOUT|RegSaida[3]~feeder, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[3] , processador|RegDOUT|RegSaida[3], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[4]~feeder , processador|RegDOUT|RegSaida[4]~feeder, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[4] , processador|RegDOUT|RegSaida[4], moduloTeste, 1
instance = comp, \Display6_Tstep_Q|Decoder0~2 , Display6_Tstep_Q|Decoder0~2, moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[4] , processador|RegI|InstSaida[4], moduloTeste, 1
instance = comp, \processador|Mux24~10 , processador|Mux24~10, moduloTeste, 1
instance = comp, \processador|Mux15~2 , processador|Mux15~2, moduloTeste, 1
instance = comp, \processador|Write~0 , processador|Write~0, moduloTeste, 1
instance = comp, \processador|Mux15~0 , processador|Mux15~0, moduloTeste, 1
instance = comp, \processador|Mux15~1 , processador|Mux15~1, moduloTeste, 1
instance = comp, \processador|Mux15~3 , processador|Mux15~3, moduloTeste, 1
instance = comp, \processador|Mux14~2 , processador|Mux14~2, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[6] , processador|Reg1|RegSaida[6], moduloTeste, 1
instance = comp, \processador|Mux15~4 , processador|Mux15~4, moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[6] , processador|Reg0|RegSaida[6], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[6]~feeder , processador|Reg3|RegSaida[6]~feeder, moduloTeste, 1
instance = comp, \processador|Mux12~3 , processador|Mux12~3, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[6] , processador|Reg3|RegSaida[6], moduloTeste, 1
instance = comp, \processador|Mux13~0 , processador|Mux13~0, moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[6] , processador|Reg2|RegSaida[6], moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr4~1 , Display6_Tstep_Q|WideOr4~1, moduloTeste, 1
instance = comp, \processador|Mux10~2 , processador|Mux10~2, moduloTeste, 1
instance = comp, \processador|Mux24~2 , processador|Mux24~2, moduloTeste, 1
instance = comp, \processador|Mux24~3 , processador|Mux24~3, moduloTeste, 1
instance = comp, \processador|Mux21~2 , processador|Mux21~2, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[7]~feeder , processador|Reg4|RegSaida[7]~feeder, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[7] , processador|Reg4|RegSaida[7], moduloTeste, 1
instance = comp, \processador|Mux9~3 , processador|Mux9~3, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[7] , processador|Reg6|RegSaida[7], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[8] , processador|Reg0|RegSaida[8], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[8] , processador|Reg1|RegSaida[8], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[8] , processador|Reg3|RegSaida[8], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[8] , processador|Reg2|RegSaida[8], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[8]~53 , processador|MUX|MuxSaida[8]~53, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[8]~54 , processador|MUX|MuxSaida[8]~54, moduloTeste, 1
instance = comp, \processador|Mux24~4 , processador|Mux24~4, moduloTeste, 1
instance = comp, \processador|Mux24~5 , processador|Mux24~5, moduloTeste, 1
instance = comp, \processador|Mux24~6 , processador|Mux24~6, moduloTeste, 1
instance = comp, \processador|Mux21~4 , processador|Mux21~4, moduloTeste, 1
instance = comp, \processador|Mux21~3 , processador|Mux21~3, moduloTeste, 1
instance = comp, \processador|Mux21~5 , processador|Mux21~5, moduloTeste, 1
instance = comp, \processador|Mux19~0 , processador|Mux19~0, moduloTeste, 1
instance = comp, \processador|Mux19~1 , processador|Mux19~1, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~14 , processador|MUX|MuxSaida[1]~14, moduloTeste, 1
instance = comp, \processador|Mux10~3 , processador|Mux10~3, moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[8] , processador|Reg5|RegSaida[8], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[8]~55 , processador|MUX|MuxSaida[8]~55, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[8]~56 , processador|MUX|MuxSaida[8]~56, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[8]~57 , processador|MUX|MuxSaida[8]~57, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[8] , processador|MUX|MuxSaida[8], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[8] , processador|RegDOUT|RegSaida[8], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[9]~feeder , processador|Reg6|RegSaida[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[9] , processador|Reg6|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[9] , processador|Reg4|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[9]~feeder , processador|Reg5|RegSaida[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[9] , processador|Reg5|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[9]~feeder , processador|Reg3|RegSaida[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[9] , processador|Reg3|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[9]~feeder , processador|Reg1|RegSaida[9]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[9] , processador|Reg1|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[9] , processador|Reg0|RegSaida[9], moduloTeste, 1
instance = comp, \processador|Mux23~2 , processador|Mux23~2, moduloTeste, 1
instance = comp, \processador|Mux23~3 , processador|Mux23~3, moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[3]~feeder , processador|RegI|InstSaida[3]~feeder, moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[3] , processador|RegI|InstSaida[3], moduloTeste, 1
instance = comp, \processador|Mux12~2 , processador|Mux12~2, moduloTeste, 1
instance = comp, \processador|Mux22~2 , processador|Mux22~2, moduloTeste, 1
instance = comp, \processador|Mux22~3 , processador|Mux22~3, moduloTeste, 1
instance = comp, \processador|Mux22~4 , processador|Mux22~4, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~17 , processador|MUX|MuxSaida[1]~17, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[9]~58 , processador|MUX|MuxSaida[9]~58, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[9]~59 , processador|MUX|MuxSaida[9]~59, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[9]~60 , processador|MUX|MuxSaida[9]~60, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[9]~61 , processador|MUX|MuxSaida[9]~61, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[9]~62 , processador|MUX|MuxSaida[9]~62, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[9] , processador|MUX|MuxSaida[9], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[9]~feeder , processador|RegDOUT|RegSaida[9]~feeder, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[9] , processador|RegDOUT|RegSaida[9], moduloTeste, 1
instance = comp, \memoria|altsyncram_component|auto_generated|ram_block1a0 , memoria|altsyncram_component|auto_generated|ram_block1a0, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[15] , processador|Reg6|RegSaida[15], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[15] , processador|Reg5|RegSaida[15], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[15] , processador|Reg1|RegSaida[15], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[15] , processador|Reg0|RegSaida[15], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~88 , processador|MUX|MuxSaida[15]~88, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~89 , processador|MUX|MuxSaida[15]~89, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~90 , processador|MUX|MuxSaida[15]~90, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~91 , processador|MUX|MuxSaida[15]~91, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~92 , processador|MUX|MuxSaida[15]~92, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15] , processador|MUX|MuxSaida[15], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[15] , processador|RegDOUT|RegSaida[15], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[14] , processador|Reg4|RegSaida[14], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[14] , processador|Reg5|RegSaida[14], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[14]~85 , processador|MUX|MuxSaida[14]~85, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[14]~86 , processador|MUX|MuxSaida[14]~86, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[14]~87 , processador|MUX|MuxSaida[14]~87, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[14] , processador|MUX|MuxSaida[14], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[14] , processador|RegDOUT|RegSaida[14], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[13]~feeder , processador|Reg6|RegSaida[13]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[13] , processador|Reg6|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[13] , processador|Reg4|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[13] , processador|Reg5|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[13] , processador|Reg3|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[13] , processador|Reg1|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[13] , processador|Reg0|RegSaida[13], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[13]~78 , processador|MUX|MuxSaida[13]~78, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[13]~79 , processador|MUX|MuxSaida[13]~79, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[13]~80 , processador|MUX|MuxSaida[13]~80, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[13]~81 , processador|MUX|MuxSaida[13]~81, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[13]~82 , processador|MUX|MuxSaida[13]~82, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[13] , processador|MUX|MuxSaida[13], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[13]~feeder , processador|RegDOUT|RegSaida[13]~feeder, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[13] , processador|RegDOUT|RegSaida[13], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[12] , processador|Reg4|RegSaida[12], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[12] , processador|Reg5|RegSaida[12], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[12]~75 , processador|MUX|MuxSaida[12]~75, moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[12]~feeder , processador|Reg0|RegSaida[12]~feeder, moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[12] , processador|Reg0|RegSaida[12], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[12] , processador|Reg1|RegSaida[12], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[12] , processador|Reg2|RegSaida[12], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[12]~73 , processador|MUX|MuxSaida[12]~73, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[12]~74 , processador|MUX|MuxSaida[12]~74, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[12]~76 , processador|MUX|MuxSaida[12]~76, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[12]~77 , processador|MUX|MuxSaida[12]~77, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[12] , processador|MUX|MuxSaida[12], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[12]~feeder , processador|RegDOUT|RegSaida[12]~feeder, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[12] , processador|RegDOUT|RegSaida[12], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[11] , processador|Reg6|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[11]~feeder , processador|Reg1|RegSaida[11]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[11] , processador|Reg1|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[11] , processador|Reg0|RegSaida[11], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[11]~68 , processador|MUX|MuxSaida[11]~68, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[11]~69 , processador|MUX|MuxSaida[11]~69, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[11]~70 , processador|MUX|MuxSaida[11]~70, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[11]~71 , processador|MUX|MuxSaida[11]~71, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[11]~72 , processador|MUX|MuxSaida[11]~72, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[11] , processador|MUX|MuxSaida[11], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[11] , processador|RegDOUT|RegSaida[11], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[10]~feeder , processador|Reg4|RegSaida[10]~feeder, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[10] , processador|Reg4|RegSaida[10], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[10] , processador|Reg0|RegSaida[10], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[10] , processador|Reg3|RegSaida[10], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[10] , processador|Reg2|RegSaida[10], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[10]~63 , processador|MUX|MuxSaida[10]~63, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[10]~64 , processador|MUX|MuxSaida[10]~64, moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[10] , processador|Reg5|RegSaida[10], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[10]~65 , processador|MUX|MuxSaida[10]~65, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[10]~66 , processador|MUX|MuxSaida[10]~66, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[10]~67 , processador|MUX|MuxSaida[10]~67, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[10] , processador|MUX|MuxSaida[10], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[10] , processador|RegDOUT|RegSaida[10], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[2] , processador|RegI|InstSaida[2], moduloTeste, 1
instance = comp, \processador|Mux20~2 , processador|Mux20~2, moduloTeste, 1
instance = comp, \processador|Mux20~3 , processador|Mux20~3, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~94 , processador|MUX|MuxSaida[1]~94, moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[7] , processador|Reg5|RegSaida[7], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[7] , processador|Reg3|RegSaida[7], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[7] , processador|Reg0|RegSaida[7], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[7]~48 , processador|MUX|MuxSaida[7]~48, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[7]~49 , processador|MUX|MuxSaida[7]~49, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[7]~50 , processador|MUX|MuxSaida[7]~50, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[7]~51 , processador|MUX|MuxSaida[7]~51, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[7]~52 , processador|MUX|MuxSaida[7]~52, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[7] , processador|MUX|MuxSaida[7], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[7]~feeder , processador|RegDOUT|RegSaida[7]~feeder, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[7] , processador|RegDOUT|RegSaida[7], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[1] , processador|RegI|InstSaida[1], moduloTeste, 1
instance = comp, \processador|Mux24~7 , processador|Mux24~7, moduloTeste, 1
instance = comp, \processador|Mux24~8 , processador|Mux24~8, moduloTeste, 1
instance = comp, \processador|Mux24~9 , processador|Mux24~9, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~16 , processador|MUX|MuxSaida[1]~16, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[6]~43 , processador|MUX|MuxSaida[6]~43, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[6]~44 , processador|MUX|MuxSaida[6]~44, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[6] , processador|Reg4|RegSaida[6], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[6] , processador|Reg6|RegSaida[6], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[6] , processador|Reg5|RegSaida[6], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[6]~45 , processador|MUX|MuxSaida[6]~45, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[6]~46 , processador|MUX|MuxSaida[6]~46, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[6]~47 , processador|MUX|MuxSaida[6]~47, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[6] , processador|MUX|MuxSaida[6], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[6] , processador|RegDOUT|RegSaida[6], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[5] , processador|RegI|InstSaida[5], moduloTeste, 1
instance = comp, \processador|Mux11~0 , processador|Mux11~0, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[5] , processador|Reg4|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[5] , processador|Reg6|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[5] , processador|Reg1|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[5] , processador|Reg0|RegSaida[5], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[5]~38 , processador|MUX|MuxSaida[5]~38, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[5]~39 , processador|MUX|MuxSaida[5]~39, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[5]~40 , processador|MUX|MuxSaida[5]~40, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[5]~41 , processador|MUX|MuxSaida[5]~41, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[5]~42 , processador|MUX|MuxSaida[5]~42, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[5] , processador|MUX|MuxSaida[5], moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[5] , processador|RegDOUT|RegSaida[5], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[4] , processador|Reg4|RegSaida[4], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[4] , processador|Reg0|RegSaida[4], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[4]~feeder , processador|Reg3|RegSaida[4]~feeder, moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[4] , processador|Reg3|RegSaida[4], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[4] , processador|Reg2|RegSaida[4], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[4]~33 , processador|MUX|MuxSaida[4]~33, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[4]~34 , processador|MUX|MuxSaida[4]~34, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[4] , processador|Reg6|RegSaida[4], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[4] , processador|Reg5|RegSaida[4], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[4]~35 , processador|MUX|MuxSaida[4]~35, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[4]~36 , processador|MUX|MuxSaida[4]~36, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[4]~37 , processador|MUX|MuxSaida[4]~37, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[4] , processador|MUX|MuxSaida[4], moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[4]~feeder , processador|RegADOut|RegSaida[4]~feeder, moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[4] , processador|RegADOut|RegSaida[4], moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[3] , processador|Reg4|RegSaida[3], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[3] , processador|Reg6|RegSaida[3], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[3] , processador|Reg5|RegSaida[3], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[3] , processador|Reg3|RegSaida[3], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[3]~feeder , processador|Reg0|RegSaida[3]~feeder, moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[3] , processador|Reg0|RegSaida[3], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[3]~28 , processador|MUX|MuxSaida[3]~28, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[3]~29 , processador|MUX|MuxSaida[3]~29, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[3]~30 , processador|MUX|MuxSaida[3]~30, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[3]~31 , processador|MUX|MuxSaida[3]~31, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[3]~32 , processador|MUX|MuxSaida[3]~32, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[3] , processador|MUX|MuxSaida[3], moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[3] , processador|RegADOut|RegSaida[3], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[0] , processador|RegI|InstSaida[0], moduloTeste, 1
instance = comp, \processador|Mux18~10 , processador|Mux18~10, moduloTeste, 1
instance = comp, \processador|Mux18~5 , processador|Mux18~5, moduloTeste, 1
instance = comp, \processador|Mux18~6 , processador|Mux18~6, moduloTeste, 1
instance = comp, \processador|Mux9~2 , processador|Mux9~2, moduloTeste, 1
instance = comp, \processador|Mux18~9 , processador|Mux18~9, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[0]~5 , processador|MUX|MuxSaida[0]~5, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[2]~feeder , processador|Reg6|RegSaida[2]~feeder, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[2] , processador|Reg6|RegSaida[2], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[2] , processador|Reg5|RegSaida[2], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[2]~25 , processador|MUX|MuxSaida[2]~25, moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[2] , processador|Reg0|RegSaida[2], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[2] , processador|Reg3|RegSaida[2], moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[2] , processador|Reg2|RegSaida[2], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[2]~23 , processador|MUX|MuxSaida[2]~23, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[2]~24 , processador|MUX|MuxSaida[2]~24, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[2]~26 , processador|MUX|MuxSaida[2]~26, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[2]~27 , processador|MUX|MuxSaida[2]~27, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[2] , processador|MUX|MuxSaida[2], moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[2]~feeder , processador|RegADOut|RegSaida[2]~feeder, moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[2] , processador|RegADOut|RegSaida[2], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[8] , processador|RegI|InstSaida[8], moduloTeste, 1
instance = comp, \processador|Mux25~2 , processador|Mux25~2, moduloTeste, 1
instance = comp, \processador|Mux25~3 , processador|Mux25~3, moduloTeste, 1
instance = comp, \processador|Mux23~4 , processador|Mux23~4, moduloTeste, 1
instance = comp, \processador|Mux23~5 , processador|Mux23~5, moduloTeste, 1
instance = comp, \processador|Mux23~6 , processador|Mux23~6, moduloTeste, 1
instance = comp, \processador|Mux25~4 , processador|Mux25~4, moduloTeste, 1
instance = comp, \processador|Mux25~5 , processador|Mux25~5, moduloTeste, 1
instance = comp, \processador|Mux25~6 , processador|Mux25~6, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~12 , processador|MUX|MuxSaida[15]~12, moduloTeste, 1
instance = comp, \processador|Mux22~5 , processador|Mux22~5, moduloTeste, 1
instance = comp, \processador|Mux24~11 , processador|Mux24~11, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~11 , processador|MUX|MuxSaida[15]~11, moduloTeste, 1
instance = comp, \processador|Mux19~2 , processador|Mux19~2, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~8 , processador|MUX|MuxSaida[15]~8, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~9 , processador|MUX|MuxSaida[15]~9, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~13 , processador|MUX|MuxSaida[15]~13, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[15]~13clkctrl , processador|MUX|MuxSaida[15]~13clkctrl, moduloTeste, 1
instance = comp, \processador|Reg4|RegSaida[1] , processador|Reg4|RegSaida[1], moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[1] , processador|Reg6|RegSaida[1], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[1] , processador|Reg5|RegSaida[1], moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[1] , processador|Reg1|RegSaida[1], moduloTeste, 1
instance = comp, \processador|Reg3|RegSaida[1] , processador|Reg3|RegSaida[1], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[1] , processador|Reg0|RegSaida[1], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~18 , processador|MUX|MuxSaida[1]~18, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~19 , processador|MUX|MuxSaida[1]~19, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~20 , processador|MUX|MuxSaida[1]~20, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~21 , processador|MUX|MuxSaida[1]~21, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1]~22 , processador|MUX|MuxSaida[1]~22, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[1] , processador|MUX|MuxSaida[1], moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[1]~feeder , processador|RegADOut|RegSaida[1]~feeder, moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[1] , processador|RegADOut|RegSaida[1], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[9] , processador|RegI|InstSaida[9], moduloTeste, 1
instance = comp, \processador|WideOr1~0 , processador|WideOr1~0, moduloTeste, 1
instance = comp, \processador|Mux26~0 , processador|Mux26~0, moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[0] , processador|RegADOut|RegSaida[0], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[7] , processador|RegI|InstSaida[7], moduloTeste, 1
instance = comp, \processador|WideOr36~0 , processador|WideOr36~0, moduloTeste, 1
instance = comp, \processador|Mux16~1 , processador|Mux16~1, moduloTeste, 1
instance = comp, \processador|Mux16~2 , processador|Mux16~2, moduloTeste, 1
instance = comp, \processador|RegDOUT|RegSaida[0] , processador|RegDOUT|RegSaida[0], moduloTeste, 1
instance = comp, \processador|RegI|InstSaida[6] , processador|RegI|InstSaida[6], moduloTeste, 1
instance = comp, \processador|WideOr27~0 , processador|WideOr27~0, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~2 , processador|ula|LessThan0~2, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~1 , processador|ula|LessThan0~1, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~0 , processador|ula|LessThan0~0, moduloTeste, 1
instance = comp, \processador|ula|LessThan0~4 , processador|ula|LessThan0~4, moduloTeste, 1
instance = comp, \processador|ula|Mux0~0 , processador|ula|Mux0~0, moduloTeste, 1
instance = comp, \processador|ula|ResultadoULA[0] , processador|ula|ResultadoULA[0], moduloTeste, 1
instance = comp, \processador|RegG|RegSaida[0]~3 , processador|RegG|RegSaida[0]~3, moduloTeste, 1
instance = comp, \processador|RegG|RegSaida[0]~2 , processador|RegG|RegSaida[0]~2, moduloTeste, 1
instance = comp, \processador|RegG|RegSaida[0] , processador|RegG|RegSaida[0], moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[0]~4 , processador|MUX|MuxSaida[0]~4, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[0]~feeder , processador|Reg1|RegSaida[0]~feeder, moduloTeste, 1
instance = comp, \processador|Reg1|RegSaida[0] , processador|Reg1|RegSaida[0], moduloTeste, 1
instance = comp, \processador|Reg0|RegSaida[0] , processador|Reg0|RegSaida[0], moduloTeste, 1
instance = comp, \processador|MUX|Selector0~6 , processador|MUX|Selector0~6, moduloTeste, 1
instance = comp, \processador|Reg2|RegSaida[0] , processador|Reg2|RegSaida[0], moduloTeste, 1
instance = comp, \processador|MUX|Selector0~4 , processador|MUX|Selector0~4, moduloTeste, 1
instance = comp, \processador|MUX|Selector0~5 , processador|MUX|Selector0~5, moduloTeste, 1
instance = comp, \processador|MUX|Selector0~7 , processador|MUX|Selector0~7, moduloTeste, 1
instance = comp, \processador|Reg6|RegSaida[0] , processador|Reg6|RegSaida[0], moduloTeste, 1
instance = comp, \processador|Reg5|RegSaida[0] , processador|Reg5|RegSaida[0], moduloTeste, 1
instance = comp, \processador|Mux20~4 , processador|Mux20~4, moduloTeste, 1
instance = comp, \processador|MUX|Selector0~2 , processador|MUX|Selector0~2, moduloTeste, 1
instance = comp, \processador|MUX|Selector0~0 , processador|MUX|Selector0~0, moduloTeste, 1
instance = comp, \processador|MUX|Selector0~3 , processador|MUX|Selector0~3, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[0]~6 , processador|MUX|MuxSaida[0]~6, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[0]~7 , processador|MUX|MuxSaida[0]~7, moduloTeste, 1
instance = comp, \processador|MUX|MuxSaida[0] , processador|MUX|MuxSaida[0], moduloTeste, 1
instance = comp, \processador|Write~1 , processador|Write~1, moduloTeste, 1
instance = comp, \processador|Write~2 , processador|Write~2, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr6~0 , Display0_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr5~0 , Display0_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr4~0 , Display0_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr3~0 , Display0_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display0_DIN|Decoder0~0 , Display0_DIN|Decoder0~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr1~0 , Display0_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display0_DIN|WideOr0~0 , Display0_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr6~0 , Display1_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr5~0 , Display1_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr4~0 , Display1_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr3~0 , Display1_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display1_DIN|Decoder0~0 , Display1_DIN|Decoder0~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr1~0 , Display1_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display1_DIN|WideOr0~0 , Display1_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr6~0 , Display2_DIN|WideOr6~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr5~0 , Display2_DIN|WideOr5~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr4~0 , Display2_DIN|WideOr4~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr3~0 , Display2_DIN|WideOr3~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr2~0 , Display2_DIN|WideOr2~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr1~0 , Display2_DIN|WideOr1~0, moduloTeste, 1
instance = comp, \Display2_DIN|WideOr0~0 , Display2_DIN|WideOr0~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr6~0 , Display4_AddressOut|WideOr6~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr5~0 , Display4_AddressOut|WideOr5~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr4~0 , Display4_AddressOut|WideOr4~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr3~0 , Display4_AddressOut|WideOr3~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr2~0 , Display4_AddressOut|WideOr2~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr1~0 , Display4_AddressOut|WideOr1~0, moduloTeste, 1
instance = comp, \Display4_AddressOut|WideOr0~0 , Display4_AddressOut|WideOr0~0, moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[5] , processador|RegADOut|RegSaida[5], moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[6] , processador|RegADOut|RegSaida[6], moduloTeste, 1
instance = comp, \processador|RegADOut|RegSaida[7] , processador|RegADOut|RegSaida[7], moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr6~0 , Display5_AddressOut|WideOr6~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr5~0 , Display5_AddressOut|WideOr5~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr4~0 , Display5_AddressOut|WideOr4~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr3~0 , Display5_AddressOut|WideOr3~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr2~0 , Display5_AddressOut|WideOr2~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr1~0 , Display5_AddressOut|WideOr1~0, moduloTeste, 1
instance = comp, \Display5_AddressOut|WideOr0~0 , Display5_AddressOut|WideOr0~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr6~0 , Display6_Tstep_Q|WideOr6~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr5~0 , Display6_Tstep_Q|WideOr5~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr4~0 , Display6_Tstep_Q|WideOr4~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr3~0 , Display6_Tstep_Q|WideOr3~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|Decoder0~1 , Display6_Tstep_Q|Decoder0~1, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr1~0 , Display6_Tstep_Q|WideOr1~0, moduloTeste, 1
instance = comp, \Display6_Tstep_Q|WideOr0~0 , Display6_Tstep_Q|WideOr0~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr6~0 , Display7_BusWires|WideOr6~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr5~0 , Display7_BusWires|WideOr5~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr4~0 , Display7_BusWires|WideOr4~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr3~0 , Display7_BusWires|WideOr3~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr2~0 , Display7_BusWires|WideOr2~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr1~0 , Display7_BusWires|WideOr1~0, moduloTeste, 1
instance = comp, \Display7_BusWires|WideOr0~0 , Display7_BusWires|WideOr0~0, moduloTeste, 1
instance = comp, \SW[0]~I , SW[0], moduloTeste, 1
instance = comp, \SW[1]~I , SW[1], moduloTeste, 1
instance = comp, \SW[2]~I , SW[2], moduloTeste, 1
instance = comp, \SW[3]~I , SW[3], moduloTeste, 1
instance = comp, \SW[4]~I , SW[4], moduloTeste, 1
instance = comp, \SW[5]~I , SW[5], moduloTeste, 1
instance = comp, \SW[6]~I , SW[6], moduloTeste, 1
instance = comp, \SW[7]~I , SW[7], moduloTeste, 1
instance = comp, \SW[8]~I , SW[8], moduloTeste, 1
instance = comp, \SW[9]~I , SW[9], moduloTeste, 1
instance = comp, \SW[10]~I , SW[10], moduloTeste, 1
instance = comp, \SW[11]~I , SW[11], moduloTeste, 1
instance = comp, \SW[12]~I , SW[12], moduloTeste, 1
instance = comp, \SW[13]~I , SW[13], moduloTeste, 1
instance = comp, \SW[14]~I , SW[14], moduloTeste, 1
instance = comp, \SW[15]~I , SW[15], moduloTeste, 1
instance = comp, \SW[16]~I , SW[16], moduloTeste, 1
instance = comp, \KEY[2]~I , KEY[2], moduloTeste, 1
instance = comp, \KEY[3]~I , KEY[3], moduloTeste, 1
instance = comp, \LEDR[0]~I , LEDR[0], moduloTeste, 1
instance = comp, \LEDR[1]~I , LEDR[1], moduloTeste, 1
instance = comp, \LEDR[2]~I , LEDR[2], moduloTeste, 1
instance = comp, \LEDR[3]~I , LEDR[3], moduloTeste, 1
instance = comp, \LEDR[4]~I , LEDR[4], moduloTeste, 1
instance = comp, \LEDR[5]~I , LEDR[5], moduloTeste, 1
instance = comp, \LEDR[6]~I , LEDR[6], moduloTeste, 1
instance = comp, \LEDR[7]~I , LEDR[7], moduloTeste, 1
instance = comp, \LEDR[8]~I , LEDR[8], moduloTeste, 1
instance = comp, \LEDR[9]~I , LEDR[9], moduloTeste, 1
instance = comp, \LEDR[10]~I , LEDR[10], moduloTeste, 1
instance = comp, \LEDR[11]~I , LEDR[11], moduloTeste, 1
instance = comp, \LEDR[12]~I , LEDR[12], moduloTeste, 1
instance = comp, \LEDR[13]~I , LEDR[13], moduloTeste, 1
instance = comp, \LEDR[14]~I , LEDR[14], moduloTeste, 1
instance = comp, \LEDR[15]~I , LEDR[15], moduloTeste, 1
instance = comp, \LEDR[16]~I , LEDR[16], moduloTeste, 1
instance = comp, \LEDR[17]~I , LEDR[17], moduloTeste, 1
instance = comp, \LEDG[0]~I , LEDG[0], moduloTeste, 1
instance = comp, \LEDG[1]~I , LEDG[1], moduloTeste, 1
instance = comp, \LEDG[2]~I , LEDG[2], moduloTeste, 1
instance = comp, \LEDG[3]~I , LEDG[3], moduloTeste, 1
instance = comp, \LEDG[4]~I , LEDG[4], moduloTeste, 1
instance = comp, \LEDG[5]~I , LEDG[5], moduloTeste, 1
instance = comp, \LEDG[6]~I , LEDG[6], moduloTeste, 1
instance = comp, \LEDG[7]~I , LEDG[7], moduloTeste, 1
instance = comp, \LEDG[8]~I , LEDG[8], moduloTeste, 1
instance = comp, \HEX0[0]~I , HEX0[0], moduloTeste, 1
instance = comp, \HEX0[1]~I , HEX0[1], moduloTeste, 1
instance = comp, \HEX0[2]~I , HEX0[2], moduloTeste, 1
instance = comp, \HEX0[3]~I , HEX0[3], moduloTeste, 1
instance = comp, \HEX0[4]~I , HEX0[4], moduloTeste, 1
instance = comp, \HEX0[5]~I , HEX0[5], moduloTeste, 1
instance = comp, \HEX0[6]~I , HEX0[6], moduloTeste, 1
instance = comp, \HEX1[0]~I , HEX1[0], moduloTeste, 1
instance = comp, \HEX1[1]~I , HEX1[1], moduloTeste, 1
instance = comp, \HEX1[2]~I , HEX1[2], moduloTeste, 1
instance = comp, \HEX1[3]~I , HEX1[3], moduloTeste, 1
instance = comp, \HEX1[4]~I , HEX1[4], moduloTeste, 1
instance = comp, \HEX1[5]~I , HEX1[5], moduloTeste, 1
instance = comp, \HEX1[6]~I , HEX1[6], moduloTeste, 1
instance = comp, \HEX2[0]~I , HEX2[0], moduloTeste, 1
instance = comp, \HEX2[1]~I , HEX2[1], moduloTeste, 1
instance = comp, \HEX2[2]~I , HEX2[2], moduloTeste, 1
instance = comp, \HEX2[3]~I , HEX2[3], moduloTeste, 1
instance = comp, \HEX2[4]~I , HEX2[4], moduloTeste, 1
instance = comp, \HEX2[5]~I , HEX2[5], moduloTeste, 1
instance = comp, \HEX2[6]~I , HEX2[6], moduloTeste, 1
instance = comp, \HEX3[0]~I , HEX3[0], moduloTeste, 1
instance = comp, \HEX3[1]~I , HEX3[1], moduloTeste, 1
instance = comp, \HEX3[2]~I , HEX3[2], moduloTeste, 1
instance = comp, \HEX3[3]~I , HEX3[3], moduloTeste, 1
instance = comp, \HEX3[4]~I , HEX3[4], moduloTeste, 1
instance = comp, \HEX3[5]~I , HEX3[5], moduloTeste, 1
instance = comp, \HEX3[6]~I , HEX3[6], moduloTeste, 1
instance = comp, \HEX4[0]~I , HEX4[0], moduloTeste, 1
instance = comp, \HEX4[1]~I , HEX4[1], moduloTeste, 1
instance = comp, \HEX4[2]~I , HEX4[2], moduloTeste, 1
instance = comp, \HEX4[3]~I , HEX4[3], moduloTeste, 1
instance = comp, \HEX4[4]~I , HEX4[4], moduloTeste, 1
instance = comp, \HEX4[5]~I , HEX4[5], moduloTeste, 1
instance = comp, \HEX4[6]~I , HEX4[6], moduloTeste, 1
instance = comp, \HEX5[0]~I , HEX5[0], moduloTeste, 1
instance = comp, \HEX5[1]~I , HEX5[1], moduloTeste, 1
instance = comp, \HEX5[2]~I , HEX5[2], moduloTeste, 1
instance = comp, \HEX5[3]~I , HEX5[3], moduloTeste, 1
instance = comp, \HEX5[4]~I , HEX5[4], moduloTeste, 1
instance = comp, \HEX5[5]~I , HEX5[5], moduloTeste, 1
instance = comp, \HEX5[6]~I , HEX5[6], moduloTeste, 1
instance = comp, \HEX6[0]~I , HEX6[0], moduloTeste, 1
instance = comp, \HEX6[1]~I , HEX6[1], moduloTeste, 1
instance = comp, \HEX6[2]~I , HEX6[2], moduloTeste, 1
instance = comp, \HEX6[3]~I , HEX6[3], moduloTeste, 1
instance = comp, \HEX6[4]~I , HEX6[4], moduloTeste, 1
instance = comp, \HEX6[5]~I , HEX6[5], moduloTeste, 1
instance = comp, \HEX6[6]~I , HEX6[6], moduloTeste, 1
instance = comp, \HEX7[0]~I , HEX7[0], moduloTeste, 1
instance = comp, \HEX7[1]~I , HEX7[1], moduloTeste, 1
instance = comp, \HEX7[2]~I , HEX7[2], moduloTeste, 1
instance = comp, \HEX7[3]~I , HEX7[3], moduloTeste, 1
instance = comp, \HEX7[4]~I , HEX7[4], moduloTeste, 1
instance = comp, \HEX7[5]~I , HEX7[5], moduloTeste, 1
instance = comp, \HEX7[6]~I , HEX7[6], moduloTeste, 1
