
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124715                       # Number of seconds simulated
sim_ticks                                124715049851                       # Number of ticks simulated
final_tick                               1266350385482                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72003                       # Simulator instruction rate (inst/s)
host_op_rate                                    93829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3917730                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903296                       # Number of bytes of host memory used
host_seconds                                 31833.49                       # Real time elapsed on the host
sim_insts                                  2292100588                       # Number of instructions simulated
sim_ops                                    2986917343                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1066624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       381568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1451776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       841472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            841472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8333                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2981                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11342                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6574                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6574                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8552488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3059518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11640744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6747157                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6747157                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6747157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8552488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3059518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               18387901                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149717948                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22287479                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19530623                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740490                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11068596                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10766440                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553073                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54565                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117570872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123869970                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22287479                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12319513                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25208078                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5676322                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1741561                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13400092                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148446176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.949194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.318310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123238098     83.02%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271048      0.86%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2326653      1.57%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946155      1.31%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3558055      2.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862278      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845248      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662841      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10735800      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148446176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148863                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.827356                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116713286                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2789777                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24997622                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24998                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3920485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2397330                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139813777                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3920485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117177542                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1219540                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       778121                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24546832                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       803649                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138840214                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90061                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       466726                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184412967                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    629965556                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    629965556                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35516756                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19850                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9929                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2618239                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23095752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4488518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83634                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       998153                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137222387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128941372                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103682                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22659859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48752064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148446176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868607                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478868                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94775750     63.85%     63.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21860492     14.73%     78.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10967723      7.39%     85.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7203436      4.85%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7507432      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879498      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1737273      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432306      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82266      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148446176                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321074     59.95%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        133763     24.98%     84.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80722     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101799292     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082068      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21593736     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4456355      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128941372                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.861229                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             535559                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004154                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    406968157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159902403                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126019985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129476931                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242214                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4165681                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       135163                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3920485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         789569                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50468                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137242238                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23095752                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4488518                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1034212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1874886                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127554099                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21259990                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387269                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25716144                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19647452                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4456154                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.851963                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126133768                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126019985                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72797357                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172865220                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.841716                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421122                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23631504                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745241                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144525691                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.786100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661407                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102309142     70.79%     70.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16390354     11.34%     82.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11844962      8.20%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648858      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012006      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068398      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4459098      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902849      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1890024      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144525691                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1890024                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279878760                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278406777                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1271772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.497179                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.497179                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.667923                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.667923                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590054606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165579848                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146621744                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149717948                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25190787                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20429339                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2150048                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10237182                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9689001                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2709748                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99179                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110013713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137764484                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25190787                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12398749                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30320543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7010680                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2714049                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12851869                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1689601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147881509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117560966     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2133976      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3907291      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3546614      2.40%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2260696      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1838014      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1072286      0.73%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1119406      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14442260      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147881509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168255                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.920160                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108901498                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4169559                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29929228                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50326                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4830897                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4356073                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2292                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166720138                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        17849                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4830897                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109778726                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1126211                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1801981                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29081848                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1261844                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164858289                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        236947                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       545905                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233183252                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    767703335                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    767703335                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184527095                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48656106                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36336                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18168                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4537876                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15635749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7751798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88136                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1732683                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161733962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150256855                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169202                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28410488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62440047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    147881509                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84949719     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25894723     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13614429      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7876154      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8719635      5.90%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3232465      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2870672      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       549781      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173931      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147881509                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600142     68.70%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125172     14.33%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148275     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126533014     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2126232      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18168      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13866737      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7712704      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150256855                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.003599                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             873589                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449438009                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190181012                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146962697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151130444                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288677                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3606562                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131592                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4830897                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         730778                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161770299                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15635749                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7751798                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18168                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1200478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1201464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2401942                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147779424                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13316844                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2477430                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21029147                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21026122                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7712303                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.987052                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147096353                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146962697                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85751323                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240880523                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.981597                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355991                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107468545                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132325275                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29445438                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2175011                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143050612                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.925024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694830                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88616363     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25218595     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12527969      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4256299      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5249307      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1836795      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1294889      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1071852      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2978543      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143050612                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107468545                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132325275                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19649389                       # Number of memory references committed
system.switch_cpus1.commit.loads             12029183                       # Number of loads committed
system.switch_cpus1.commit.membars              18168                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19099964                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119214696                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2729264                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2978543                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301842782                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328372551                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1836439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107468545                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132325275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107468545                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.393133                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.393133                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717807                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717807                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665415070                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205705091                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155335484                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36336                       # number of misc regfile writes
system.l2.replacements                          11342                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           716293                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76878                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.317269                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15840.656106                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.990921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4174.507477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.997213                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1475.586189                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             21.666636                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          27124.270173                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16871.325286                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.241709                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.022516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000331                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.413884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.257436                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        41176                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38751                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   79927                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26602                       # number of Writeback hits
system.l2.Writeback_hits::total                 26602                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        41176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38751                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79927                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        41176                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38751                       # number of overall hits
system.l2.overall_hits::total                   79927                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8333                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2981                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11342                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8333                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2981                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11342                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8333                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2981                       # number of overall misses
system.l2.overall_misses::total                 11342                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2596506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1732890951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3028807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    646405041                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2384921305                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2596506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1732890951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3028807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    646405041                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2384921305                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2596506                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1732890951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3028807                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    646405041                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2384921305                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               91269                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26602                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26602                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41732                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91269                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41732                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91269                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.168313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.071432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124270                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.168313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.071432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124270                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.168313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.071432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124270                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 185464.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207955.232329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 216343.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 216841.677625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 210273.435461                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 185464.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207955.232329                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 216343.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 216841.677625                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 210273.435461                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 185464.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207955.232329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 216343.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 216841.677625                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 210273.435461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6574                       # number of writebacks
system.l2.writebacks::total                      6574                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8333                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2981                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11342                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11342                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1782357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1247296638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2214852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    472838855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1724132702                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1782357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1247296638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2214852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    472838855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1724132702                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1782357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1247296638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2214852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    472838855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1724132702                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.071432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124270                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.168313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.071432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124270                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.168313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.071432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124270                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127311.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149681.583823                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158203.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 158617.529353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 152013.110739                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 127311.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149681.583823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 158203.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 158617.529353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152013.110739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 127311.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149681.583823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 158203.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 158617.529353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152013.110739                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990914                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013432190                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873257.282810                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990914                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13400076                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13400076                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13400076                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13400076                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13400076                       # number of overall hits
system.cpu0.icache.overall_hits::total       13400076                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3147654                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3147654                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3147654                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3147654                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3147654                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3147654                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13400092                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13400092                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13400092                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13400092                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13400092                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13400092                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196728.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196728.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196728.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196728.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196728.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196728.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2713106                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2713106                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2713106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2713106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2713106                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2713106                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 193793.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 193793.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 193793.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 193793.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 193793.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 193793.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49509                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245024746                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49765                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.636009                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.316285                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.683715                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825454                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174546                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19241985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19241985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23575477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23575477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23575477                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23575477                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       172247                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       172247                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       172247                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        172247                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       172247                       # number of overall misses
system.cpu0.dcache.overall_misses::total       172247                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18162847496                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18162847496                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18162847496                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18162847496                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18162847496                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18162847496                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19414232                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19414232                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23747724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23747724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23747724                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23747724                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007253                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007253                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007253                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007253                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105446.524445                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105446.524445                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105446.524445                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105446.524445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105446.524445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105446.524445                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16526                       # number of writebacks
system.cpu0.dcache.writebacks::total            16526                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       122738                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       122738                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       122738                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       122738                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       122738                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       122738                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49509                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49509                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4488063777                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4488063777                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4488063777                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4488063777                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4488063777                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4488063777                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90651.473005                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90651.473005                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90651.473005                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90651.473005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90651.473005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90651.473005                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997207                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097491538                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370392.090713                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997207                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12851854                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12851854                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12851854                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12851854                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12851854                       # number of overall hits
system.cpu1.icache.overall_hits::total       12851854                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3466890                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3466890                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3466890                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3466890                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3466890                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3466890                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12851869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12851869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12851869                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12851869                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12851869                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12851869                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       231126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       231126                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       231126                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       231126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       231126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       231126                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3154407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3154407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3154407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3154407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3154407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3154407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 225314.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 225314.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 225314.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 225314.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 225314.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 225314.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41732                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182195472                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41988                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4339.227208                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.642929                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.357071                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10018250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10018250                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7584444                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7584444                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18168                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18168                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18168                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18168                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17602694                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17602694                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17602694                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17602694                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126395                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126395                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126395                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126395                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126395                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126395                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12457771194                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12457771194                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12457771194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12457771194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12457771194                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12457771194                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10144645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10144645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7584444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7584444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17729089                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17729089                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17729089                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17729089                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012459                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012459                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007129                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007129                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98562.215230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98562.215230                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98562.215230                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98562.215230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98562.215230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98562.215230                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10076                       # number of writebacks
system.cpu1.dcache.writebacks::total            10076                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84663                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84663                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84663                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84663                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41732                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41732                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41732                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41732                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3195909360                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3195909360                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3195909360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3195909360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3195909360                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3195909360                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76581.744465                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76581.744465                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 76581.744465                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76581.744465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 76581.744465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76581.744465                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
