$date
	Fri Nov 14 23:08:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb_top $end
$var reg 1 " rst_n $end
$upscope $end
$scope module tb_top $end
$var wire 4 # led [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx #
0"
0!
$end
#5000
b0 #
1!
#10000
0!
#15000
b1 #
1"
1!
#20000
0!
#25000
b10 #
1!
#30000
0!
#35000
b11 #
1!
#40000
0!
#45000
b100 #
1!
#50000
0!
#55000
b101 #
1!
#60000
0!
#65000
b110 #
1!
#70000
0!
#75000
b111 #
1!
#80000
0!
#85000
b1000 #
1!
#90000
0!
#95000
b1001 #
1!
#100000
0!
#105000
b1010 #
1!
#110000
0!
#115000
b1011 #
1!
#120000
0!
#125000
b1100 #
1!
#130000
0!
#135000
b1101 #
1!
#140000
0!
#145000
b1110 #
1!
#150000
0!
#155000
b1111 #
1!
#160000
0!
#165000
b0 #
1!
#170000
0!
#175000
b1 #
1!
