Vivado Simulator 2017.2
Time resolution is 1 ps
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.EP.pcie_7x_0_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] board.RP.rport.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
Running default test {pio_writeReadBack_test0}......
[                   0] : System Reset Asserted...
[             4995000] : System Reset De-asserted...
[            12221100] : Transaction Reset Is De-asserted...
[            19081001] : Transaction Link Is Up...
[            19089000] : TSK_PARSE_FRAME on Transmit
[            19357000] : TSK_PARSE_FRAME on Receive
[            21089000] :    Check Max Link Speed = 5.0GT/s - PASSED
[            21089000] : Check Negotiated Link Width = 8x - PASSED
[            21097000] : TSK_PARSE_FRAME on Transmit
[            21365000] : TSK_PARSE_FRAME on Receive
[            23097000] :    Check Device/Vendor ID - PASSED
[            23105000] : TSK_PARSE_FRAME on Transmit
[            23373000] : TSK_PARSE_FRAME on Receive
[            25105000] :    Check CMPS ID - PASSED
[            25105000] : SYSTEM CHECK PASSED
[            25105000] : Inspecting Core Configuration Space...
[            25113000] : TSK_PARSE_FRAME on Transmit
[            25373000] : TSK_PARSE_FRAME on Receive
[            25521000] : TSK_PARSE_FRAME on Transmit
[            25789000] : TSK_PARSE_FRAME on Receive
[            27529000] : TSK_PARSE_FRAME on Transmit
[            27789000] : TSK_PARSE_FRAME on Receive
[            27937000] : TSK_PARSE_FRAME on Transmit
[            28205000] : TSK_PARSE_FRAME on Receive
[            29945000] : TSK_PARSE_FRAME on Transmit
[            30205000] : TSK_PARSE_FRAME on Receive
[            30353000] : TSK_PARSE_FRAME on Transmit
[            30621000] : TSK_PARSE_FRAME on Receive
[            32361000] : TSK_PARSE_FRAME on Transmit
[            3262100