// Seed: 253029259
module module_0;
  logic id_1, id_2;
  assign module_3.id_1 = 0;
  always_comb @(posedge id_1) @(posedge -1'd0) id_2 <= id_1;
  assign module_2.id_1 = 0;
  wire id_3;
endmodule
module module_1;
  task id_1(input id_2);
    @(posedge id_2 or posedge 1) if (1 - -1) id_1 += 1;
  endtask
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_1;
endmodule
module module_2;
  bit id_1;
  module_0 modCall_1 ();
  if (-1'h0) always_comb id_1 <= id_1;
  else wire id_2;
  timeunit 1ps / 1ps;
endmodule
module module_3 (
    inout tri id_0
    , id_11,
    input tri id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    input wire id_5
    , id_12,
    input supply0 id_6
    , id_13,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9
);
  module_0 modCall_1 ();
endmodule
