INFO-FLOW: Workspace /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution opened at Fri Jun 28 08:25:00 CEST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 0.39 sec.
Execute     set_part xcvc1902-vsvd1760-2MP-e-S 
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsvd1760-2MP-e-S 
Execute       create_platform xcvc1902-vsvd1760-2MP-e-S -board  
DBG:HLSDevice: Trying to load device library: /home/xilinx/software/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/xilinx/software/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsvd1760-2MP-e-S'
Command       create_platform done; 6.72 sec.
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 7.03 sec.
Execute     create_clock -period 299.996999MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 299.996999MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_debug -enable 
INFO: [HLS 200-1510] Running: config_debug -enable 
Execute     config_export -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format xo -ipname setup_aie 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname setup_aie 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 874.613 MB.
INFO: [HLS 200-10] Analyzing design file '/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp as C++
Execute         ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp -foptimization-record-file=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/xilinx/software/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -g -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot -I /home/xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -hls-platform-db-name=/home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsvd1760-2MP-e-S > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.cpp.clang.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.cpp.clang.err.log 
Command         ap_eval done; 0.86 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
Execute         set_directive_top setup_aie -name=setup_aie 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -hls-platform-db-name=/home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsvd1760-2MP-e-S > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/clang.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 10.45 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/.systemc_flag -fix-errors /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 10.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/all.directive.json -fix-errors /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 10.63 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 10.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 21.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 14.27 sec.
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 15.49 sec.
Execute         ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 8.29 sec.
Execute         ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp -g -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot -I /home/xilinx/software/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.bc -hls-platform-db-name=/home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsvd1760-2MP-e-S > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.clang.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.pp.0.cpp.clang.err.log 
Command         ap_eval done; 10.79 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 63.22 seconds. CPU system time: 3.61 seconds. Elapsed time: 78.57 seconds; current allocated memory: 881.047 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.g.bc"  
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.g.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/xilinx/software/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/xilinx/software/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/xilinx/software/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/xilinx/software/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 5.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.27 sec.
Execute         run_link_or_opt -opt -out /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=setup_aie -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=setup_aie -reflow-float-conversion -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 2.28 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.28 sec.
Execute         run_link_or_opt -out /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/xilinx/software/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/xilinx/software/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.22 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.23 sec.
Execute         run_link_or_opt -opt -out /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=setup_aie 
Execute           ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.2 sec.
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/xilinx/software/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=setup_aie -mllvm -hls-db-dir -mllvm /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.333 -x ir /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsvd1760-2MP-e-S > /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.93 sec.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/../../../kernel.xml -> /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.73 seconds. CPU system time: 1.23 seconds. Elapsed time: 9.4 seconds; current allocated memory: 881.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 881.047 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top setup_aie -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.0.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.1.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.2.prechk.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.246 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.g.1.bc to /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.1.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:37) in function 'setup_aie' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.1.tmp.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.559 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.2.bc -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 904.844 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.28 sec.
Command       elaborate done; 88.34 sec.
Execute       ap_eval exec zip -j /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'setup_aie' ...
Execute         ap_set_top_model setup_aie 
Execute         get_model_list setup_aie -filter all-wo-channel -topdown 
Execute         preproc_iomode -model setup_aie 
Execute         preproc_iomode -model setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         get_model_list setup_aie -filter all-wo-channel 
INFO-FLOW: Model list for configure: setup_aie_Pipeline_VITIS_LOOP_37_1 setup_aie
INFO-FLOW: Configuring Module : setup_aie_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit setup_aie_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : setup_aie ...
Execute         set_default_model setup_aie 
Execute         apply_spec_resource_limit setup_aie 
INFO-FLOW: Model list for preprocess: setup_aie_Pipeline_VITIS_LOOP_37_1 setup_aie
INFO-FLOW: Preprocessing Module: setup_aie_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess setup_aie_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: setup_aie ...
Execute         set_default_model setup_aie 
Execute         cdfg_preprocess -model setup_aie 
Execute         rtl_gen_preprocess setup_aie 
INFO-FLOW: Model list for synthesis: setup_aie_Pipeline_VITIS_LOOP_37_1 setup_aie
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setup_aie_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model setup_aie_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.33 seconds; current allocated memory: 906.059 MB.
Execute         syn_report -verbosereport -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling setup_aie_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model setup_aie_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 906.059 MB.
Execute         syn_report -verbosereport -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding setup_aie_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setup_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model setup_aie 
Execute         schedule -model setup_aie 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 906.398 MB.
Execute         syn_report -verbosereport -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.79 sec.
Execute         db_write -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.sched.adb -f 
INFO-FLOW: Finish scheduling setup_aie.
Execute         set_default_model setup_aie 
Execute         bind -model setup_aie 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 906.398 MB.
Execute         syn_report -verbosereport -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.bind.adb -f 
INFO-FLOW: Finish binding setup_aie.
Execute         get_model_list setup_aie -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess setup_aie 
INFO-FLOW: Model list for RTL generation: setup_aie_Pipeline_VITIS_LOOP_37_1 setup_aie
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setup_aie_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model setup_aie_Pipeline_VITIS_LOOP_37_1 -top_prefix setup_aie_ -sub_prefix setup_aie_ -mg_file /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'setup_aie_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'setup_aie_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARUSER' to 0.
Execute           auto_get_db
INFO: [RTGEN 206-100] Finished creating RTL model for 'setup_aie_Pipeline_VITIS_LOOP_37_1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 906.398 MB.
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute         gen_rtl setup_aie_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/vhdl/setup_aie_setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl setup_aie_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/verilog/setup_aie_setup_aie_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model setup_aie_Pipeline_VITIS_LOOP_37_1 -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/report/setup_aie_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model setup_aie_Pipeline_VITIS_LOOP_37_1 -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/report/setup_aie_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute         syn_report -verbosereport -model setup_aie_Pipeline_VITIS_LOOP_37_1 -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model setup_aie_Pipeline_VITIS_LOOP_37_1 -f -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model setup_aie_Pipeline_VITIS_LOOP_37_1 -bindview -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info setup_aie_Pipeline_VITIS_LOOP_37_1 -p /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setup_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model setup_aie -top_prefix  -sub_prefix setup_aie_ -mg_file /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_aie/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_aie/num_clusters' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_aie/num_points' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_aie/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'setup_aie/s' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'setup_aie' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'num_clusters', 'num_points', 'input_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'setup_aie'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 908.832 MB.
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute         gen_rtl setup_aie -istop -style xilinx -f -lang vhdl -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/vhdl/setup_aie 
Command         gen_rtl done; 0.15 sec.
Execute         gen_rtl setup_aie -istop -style xilinx -f -lang vlog -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/verilog/setup_aie 
Execute         syn_report -csynth -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/report/setup_aie_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/report/setup_aie_csynth.xml 
Execute         syn_report -verbosereport -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.37 sec.
Execute         db_write -model setup_aie -f -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.adb 
Execute         db_write -model setup_aie -bindview -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info setup_aie -p /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie 
Execute         export_constraint_db -f -tool general -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.constraint.tcl 
Execute         syn_report -designview -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.design.xml 
Command         syn_report done; 0.27 sec.
Execute         syn_report -csynthDesign -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model setup_aie -o /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.protoinst 
Execute         sc_get_clocks setup_aie 
Execute         sc_get_portdomain setup_aie 
INFO-FLOW: Model list for RTL component generation: setup_aie_Pipeline_VITIS_LOOP_37_1 setup_aie
INFO-FLOW: Handling components in module [setup_aie_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component setup_aie_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model setup_aie_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [setup_aie] ... 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.tcl 
INFO-FLOW: Found component setup_aie_gmem0_m_axi.
INFO-FLOW: Append model setup_aie_gmem0_m_axi
INFO-FLOW: Found component setup_aie_control_s_axi.
INFO-FLOW: Append model setup_aie_control_s_axi
INFO-FLOW: Found component setup_aie_regslice_both.
INFO-FLOW: Append model setup_aie_regslice_both
INFO-FLOW: Append model setup_aie_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model setup_aie
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: setup_aie_flow_control_loop_pipe_sequential_init setup_aie_gmem0_m_axi setup_aie_control_s_axi setup_aie_regslice_both setup_aie_Pipeline_VITIS_LOOP_37_1 setup_aie
INFO-FLOW: Generating /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model setup_aie_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model setup_aie_gmem0_m_axi
INFO-FLOW: To file: write model setup_aie_control_s_axi
INFO-FLOW: To file: write model setup_aie_regslice_both
INFO-FLOW: To file: write model setup_aie_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model setup_aie
INFO-FLOW: Generating /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/vhdl' dstVlogDir='/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/vlog' tclDir='/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db' modelList='setup_aie_flow_control_loop_pipe_sequential_init
setup_aie_gmem0_m_axi
setup_aie_control_s_axi
setup_aie_regslice_both
setup_aie_Pipeline_VITIS_LOOP_37_1
setup_aie
' expOnly='0'
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 912.223 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='setup_aie_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='setup_aie_flow_control_loop_pipe_sequential_init
setup_aie_gmem0_m_axi
setup_aie_control_s_axi
setup_aie_regslice_both
setup_aie_Pipeline_VITIS_LOOP_37_1
setup_aie
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.constraint.tcl 
Execute         sc_get_clocks setup_aie 
Execute         source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE setup_aie LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE setup_aie LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST setup_aie MODULE2INSTS {setup_aie setup_aie setup_aie_Pipeline_VITIS_LOOP_37_1 grp_setup_aie_Pipeline_VITIS_LOOP_37_1_fu_125} INST2MODULE {setup_aie setup_aie grp_setup_aie_Pipeline_VITIS_LOOP_37_1_fu_125 setup_aie_Pipeline_VITIS_LOOP_37_1} INSTDATA {setup_aie {DEPTH 1 CHILDREN grp_setup_aie_Pipeline_VITIS_LOOP_37_1_fu_125} grp_setup_aie_Pipeline_VITIS_LOOP_37_1_fu_125 {DEPTH 2 CHILDREN {}}} MODULEDATA {setup_aie_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_97_p2 SOURCE {} VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} setup_aie {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size_fu_147_p2 SOURCE /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:27 VARIABLE size LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_fu_181_p2 SOURCE /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:28 VARIABLE sub_ln28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_1_fu_200_p2 SOURCE /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/setup_aie.cpp:28 VARIABLE sub_ln28_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 917.047 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for setup_aie.
INFO: [VLOG 209-307] Generating Verilog RTL for setup_aie.
Execute         syn_report -model setup_aie -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command       autosyn done; 7.42 sec.
Command     csynth_design done; 95.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 75.64 seconds. CPU system time: 5.14 seconds. Elapsed time: 95.89 seconds; current allocated memory: 42.500 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog -ipname setup_aie
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=setup_aie xml_exists=0
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to setup_aie
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/kernel.internal.xml top=setup_aie
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions -g name setup_aie vlnv xilinx.com:hls:setup_aie:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=6 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='setup_aie_flow_control_loop_pipe_sequential_init
setup_aie_gmem0_m_axi
setup_aie_control_s_axi
setup_aie_regslice_both
setup_aie_Pipeline_VITIS_LOOP_37_1
setup_aie
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.constraint.tcl 
Execute       sc_get_clocks setup_aie 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to setup_aie
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/impl/export.xo
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.compgen.dataonly.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=setup_aie
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.rtl_wrap.cfg.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.constraint.tcl 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/setup_aie.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsvd1760-2MP-e-S -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /home/xilinx/software/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/setup_aie_hw/setup_aie/setup_aie/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s setup_aie/solution/impl/export.xo 
INFO: [HLS 200-802] Generated output file setup_aie/solution/impl/export.xo
Command     export_design done; 53.56 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 34.62 seconds. CPU system time: 2.56 seconds. Elapsed time: 53.56 seconds; current allocated memory: 7.285 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
