{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730939594300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730939594300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:33:14 2024 " "Processing started: Wed Nov 06 19:33:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730939594300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730939594300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3junktrunk -c lab3junktrunk " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3junktrunk -c lab3junktrunk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730939594300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730939596447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_4b-struct " "Found design unit 1: comparator_4b-struct" {  } { { "comparator_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/comparator_4b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597225 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_4b " "Found entity 1: comparator_4b" {  } { { "comparator_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/comparator_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4b-struct " "Found design unit 1: counter_4b-struct" {  } { { "counter_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counter_4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597225 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4b " "Found entity 1: counter_4b" {  } { { "counter_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counter_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countertb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterTB-Behavioral " "Found design unit 1: counterTB-Behavioral" {  } { { "counterTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counterTB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterTB " "Found entity 1: counterTB" {  } { { "counterTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/counterTB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENDFF-struct " "Found design unit 1: ENDFF-struct" {  } { { "ENDFF.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/ENDFF.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENDFF " "Found entity 1: ENDFF" {  } { { "ENDFF.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/ENDFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMController-struct " "Found design unit 1: FSMController-struct" {  } { { "FSMController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/FSMController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMController " "Found entity 1: FSMController" {  } { { "FSMController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/FSMController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2to1_4b-struct " "Found design unit 1: MUX2to1_4b-struct" {  } { { "MUX2to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX2to1_4b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_4b " "Found entity 1: MUX2to1_4b" {  } { { "MUX2to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX2to1_4b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4to1_4b-struct " "Found design unit 1: MUX4to1_4b-struct" {  } { { "MUX4to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX4to1_4b.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1_4b " "Found entity 1: MUX4to1_4b" {  } { { "MUX4to1_4b.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/MUX4to1_4b.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficLightController-struct " "Found design unit 1: trafficLightController-struct" {  } { { "trafficLightController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficLightController " "Found entity 1: trafficLightController" {  } { { "trafficLightController.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontrollertb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontrollertb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficLightControllerTB-Behavioral " "Found design unit 1: trafficLightControllerTB-Behavioral" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597272 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficLightControllerTB " "Found entity 1: trafficLightControllerTB" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730939597272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730939597272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficLightControllerTB " "Elaborating entity \"trafficLightControllerTB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730939597381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MSTL trafficLightControllerTB.vhd(11) " "Verilog HDL or VHDL warning at trafficLightControllerTB.vhd(11): object \"MSTL\" assigned a value but never read" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730939597381 "|trafficLightControllerTB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSTL trafficLightControllerTB.vhd(11) " "Verilog HDL or VHDL warning at trafficLightControllerTB.vhd(11): object \"SSTL\" assigned a value but never read" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730939597381 "|trafficLightControllerTB"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "trafficLightControllerTB.vhd(24) " "VHDL Wait Statement error at trafficLightControllerTB.vhd(24): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "trafficLightControllerTB.vhd" "" { Text "C:/Users/whamo086/Downloads/Lab3 - Traffic light controller/Lab3 - Traffic light controller/VHDL files/trafficLightControllerTB.vhd" 24 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1730939597381 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1730939597381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730939597553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 06 19:33:17 2024 " "Processing ended: Wed Nov 06 19:33:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730939597553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730939597553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730939597553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730939597553 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730939598337 ""}
