--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -o hwcosim_top.twr -v 30 -l 30 hwcosim_top_routed.ncd hwcosim_top.pcf

Design file:              hwcosim_top_routed.ncd
Physical constraint file: hwcosim_top.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "cosim_core_inst/drck" PERIOD = 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 859 paths analyzed, 527 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.525ns.
--------------------------------------------------------------------------------
Slack:                  21.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[13] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.490ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X34Y38.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11/O
    SLICE_X34Y39.CLK     Tcinck                0.304   cosim_core_inst/serial_iface/dout_fifo/read_next[13]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_s_13
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[13]
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (1.629ns logic, 6.861ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  21.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[11] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X34Y38.CLK     Tcinck                0.314   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[11]
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (1.563ns logic, 6.858ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  21.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[9] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.411ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X34Y38.CLK     Tcinck                0.304   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[9]
    -------------------------------------------------  ---------------------------
    Total                                      8.411ns (1.553ns logic, 6.858ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  21.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[12] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.400ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X34Y38.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
    SLICE_X34Y39.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11/O
    SLICE_X34Y39.CLK     Tcinck                0.214   cosim_core_inst/serial_iface/dout_fifo/read_next[13]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_s_13
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[12]
    -------------------------------------------------  ---------------------------
    Total                                      8.400ns (1.539ns logic, 6.861ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  21.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[10] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X34Y38.CLK     Tcinck                0.273   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[10]
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (1.522ns logic, 6.858ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  21.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.342ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.CLK     Tcinck                0.314   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.342ns (1.487ns logic, 6.855ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  21.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[5] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.332ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.CLK     Tcinck                0.304   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[5]
    -------------------------------------------------  ---------------------------
    Total                                      8.332ns (1.477ns logic, 6.855ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  21.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[8] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.321ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.COUT    Tbyp                  0.076   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
    SLICE_X34Y38.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7/O
    SLICE_X34Y38.CLK     Tcinck                0.214   cosim_core_inst/serial_iface/dout_fifo/read_next[11]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_11
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[8]
    -------------------------------------------------  ---------------------------
    Total                                      8.321ns (1.463ns logic, 6.858ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  21.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[6] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.301ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.CLK     Tcinck                0.273   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[6]
    -------------------------------------------------  ---------------------------
    Total                                      8.301ns (1.446ns logic, 6.855ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  21.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[4] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.242ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.COUT    Taxcy                 0.208   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
    SLICE_X34Y37.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3/O
    SLICE_X34Y37.CLK     Tcinck                0.214   cosim_core_inst/serial_iface/dout_fifo/read_next[7]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_7
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[4]
    -------------------------------------------------  ---------------------------
    Total                                      8.242ns (1.387ns logic, 6.855ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  21.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[3] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.232ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.CLK     Tdick                 0.415   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[3]
    -------------------------------------------------  ---------------------------
    Total                                      8.232ns (1.380ns logic, 6.852ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  21.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/downcount_r[2] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.220ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/downcount_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CE      net (fanout=6)        0.669   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CLK     Tceck                 0.340   cosim_core_inst/serial_iface/dout_fifo/downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r[2]
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (1.305ns logic, 6.915ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  21.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.209ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.A5      net (fanout=9)        0.218   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.A       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.un1_rclken_1
    RAMB16_X2Y18.ENB     net (fanout=1)        0.886   cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.un1_rclken_1
    RAMB16_X2Y18.CLKB    Trcck_ENB             0.220   cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
                                                       cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
    -------------------------------------------------  ---------------------------
    Total                                      8.209ns (1.185ns logic, 7.024ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/downcount_r[1] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.204ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/downcount_r[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CE      net (fanout=6)        0.669   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CLK     Tceck                 0.324   cosim_core_inst/serial_iface/dout_fifo/downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r[1]
    -------------------------------------------------  ---------------------------
    Total                                      8.204ns (1.289ns logic, 6.915ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  21.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/downcount_r[3] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.196ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/downcount_r[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CE      net (fanout=6)        0.669   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CLK     Tceck                 0.316   cosim_core_inst/serial_iface/dout_fifo/downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r[3]
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (1.281ns logic, 6.915ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  21.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/empty1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.189ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/empty1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X30Y35.D1      net (fanout=9)        0.741   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X30Y35.D       Tilo                  0.203   cosim_core_inst/serial_iface/dout_fifo/empty
                                                       cosim_core_inst/serial_iface/dout_fifo/un6_empty1_0
    SLICE_X30Y35.A5      net (fanout=1)        0.330   cosim_core_inst/serial_iface/dout_fifo/un6_empty1_0
    SLICE_X30Y35.CLK     Tas                   0.289   cosim_core_inst/serial_iface/dout_fifo/empty
                                                       cosim_core_inst/serial_iface/dout_fifo/empty1_RNO
                                                       cosim_core_inst/serial_iface/dout_fifo/empty1
    -------------------------------------------------  ---------------------------
    Total                                      8.189ns (1.198ns logic, 6.991ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  21.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[1] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.CLK     Tdick                 0.361   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[1]
    -------------------------------------------------  ---------------------------
    Total                                      8.178ns (1.326ns logic, 6.852ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  21.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/downcount_r[0] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.175ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/downcount_r[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CE      net (fanout=6)        0.669   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X37Y32.CLK     Tceck                 0.295   cosim_core_inst/serial_iface/dout_fifo/downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r[0]
    -------------------------------------------------  ---------------------------
    Total                                      8.175ns (1.260ns logic, 6.915ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  21.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[2] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.168ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.CLK     Tdick                 0.351   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[2]
    -------------------------------------------------  ---------------------------
    Total                                      8.168ns (1.316ns logic, 6.852ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  21.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.116ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X36Y34.A1      net (fanout=9)        0.846   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X36Y34.COUT    Topcya                0.395   cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_axb_0
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_cry_3
    SLICE_X36Y35.CIN     net (fanout=1)        0.003   cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_cry_3/O
    SLICE_X36Y35.CLK     Tcinck                0.246   cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_s_4
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]
    -------------------------------------------------  ---------------------------
    Total                                      8.116ns (1.347ns logic, 6.769ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  21.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.091ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X36Y34.A1      net (fanout=9)        0.846   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X36Y34.CLK     Tas                   0.619   cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_axb_0
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_cry_3
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]
    -------------------------------------------------  ---------------------------
    Total                                      8.091ns (1.325ns logic, 6.766ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  21.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_next[0] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.083ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_next[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.AX      net (fanout=6)        0.606   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X34Y36.CLK     Tdick                 0.266   cosim_core_inst/serial_iface/dout_fifo/read_next[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next_4_cry_3
                                                       cosim_core_inst/serial_iface/dout_fifo/read_next[0]
    -------------------------------------------------  ---------------------------
    Total                                      8.083ns (1.231ns logic, 6.852ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  21.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[2] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.074ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X36Y34.A1      net (fanout=9)        0.846   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X36Y34.CLK     Tas                   0.602   cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_axb_0
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r_4_cry_3
                                                       cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[2]
    -------------------------------------------------  ---------------------------
    Total                                      8.074ns (1.308ns logic, 6.766ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  21.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addrgray[7] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.061ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addrgray[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X33Y37.CE      net (fanout=6)        0.510   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X33Y37.CLK     Tceck                 0.340   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[8]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addrgray[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.061ns (1.305ns logic, 6.756ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  21.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addrgray[6] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.045ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addrgray[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X33Y37.CE      net (fanout=6)        0.510   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X33Y37.CLK     Tceck                 0.324   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[8]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addrgray[6]
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (1.289ns logic, 6.756ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  21.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addr[12] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.044ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addr[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CE      net (fanout=6)        0.470   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CLK     Tceck                 0.363   cosim_core_inst/serial_iface/dout_fifo/read_nextgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addr[12]
    -------------------------------------------------  ---------------------------
    Total                                      8.044ns (1.328ns logic, 6.716ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  21.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addr[10] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.043ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addr[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CE      net (fanout=6)        0.470   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CLK     Tceck                 0.362   cosim_core_inst/serial_iface/dout_fifo/read_nextgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addr[10]
    -------------------------------------------------  ---------------------------
    Total                                      8.043ns (1.327ns logic, 6.716ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  21.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addr[11] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addr[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CE      net (fanout=6)        0.470   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CLK     Tceck                 0.361   cosim_core_inst/serial_iface/dout_fifo/read_nextgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addr[11]
    -------------------------------------------------  ---------------------------
    Total                                      8.042ns (1.326ns logic, 6.716ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  21.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addr[9] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addr[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CE      net (fanout=6)        0.470   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X35Y36.CLK     Tceck                 0.360   cosim_core_inst/serial_iface/dout_fifo/read_nextgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addr[9]
    -------------------------------------------------  ---------------------------
    Total                                      8.041ns (1.325ns logic, 6.716ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  21.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/din_fifo_we (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/read_addrgray[8] (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.037ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/din_fifo_we to cosim_core_inst/serial_iface/dout_fifo/read_addrgray[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y112.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B1      net (fanout=9)        5.920   cosim_core_inst/serial_iface/din_fifo_we
    SLICE_X35Y35.B       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo_re1
    SLICE_X35Y35.C4      net (fanout=9)        0.326   cosim_core_inst/serial_iface/dout_fifo_re
    SLICE_X35Y35.C       Tilo                  0.259   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[12]
                                                       cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X33Y37.CE      net (fanout=6)        0.510   cosim_core_inst/serial_iface/dout_fifo/downcount_r_0_sqmuxa
    SLICE_X33Y37.CLK     Tceck                 0.316   cosim_core_inst/serial_iface/dout_fifo/read_addrgray[8]
                                                       cosim_core_inst/serial_iface/dout_fifo/read_addrgray[8]
    -------------------------------------------------  ---------------------------
    Total                                      8.037ns (1.281ns logic, 6.756ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "cosim_core_inst/drck" PERIOD = 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Logical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Location pin: RAMB16_X2Y40.CLKA
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[0]/CK
  Location pin: SLICE_X36Y34.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[1]/CK
  Location pin: SLICE_X36Y34.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[2]/CK
  Location pin: SLICE_X36Y34.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[3]/CK
  Location pin: SLICE_X36Y34.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/next_downcount_r[4]/CK
  Location pin: SLICE_X36Y35.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[0]/CK
  Location pin: SLICE_X40Y81.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[1]/CK
  Location pin: SLICE_X40Y81.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[2]/CK
  Location pin: SLICE_X40Y81.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[3]/CK
  Location pin: SLICE_X40Y81.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/downcount_w[4]/CK
  Location pin: SLICE_X40Y82.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[1]/CK
  Location pin: SLICE_X32Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[2]/CK
  Location pin: SLICE_X32Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[3]/CK
  Location pin: SLICE_X32Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[4]/CK
  Location pin: SLICE_X32Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[5]/CK
  Location pin: SLICE_X32Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[6]/CK
  Location pin: SLICE_X32Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[7]/CK
  Location pin: SLICE_X32Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[8]/CK
  Location pin: SLICE_X32Y85.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[9]/CK
  Location pin: SLICE_X32Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[10]/CK
  Location pin: SLICE_X32Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[11]/CK
  Location pin: SLICE_X32Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[12]/CK
  Location pin: SLICE_X32Y86.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/write_next[13]/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/write_next[13]/CK
  Location pin: SLICE_X32Y87.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/rd_reset_resync/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/rd_reset/CK
  Location pin: SLICE_X36Y36.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/rd_reset_resync/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/rd_reset_resync/CK
  Location pin: SLICE_X36Y36.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset_resync/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset/CK
  Location pin: SLICE_X36Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.570ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset_resync/CLK
  Logical resource: cosim_core_inst/serial_iface/din_fifo/wr_reset_resync/CK
  Location pin: SLICE_X36Y84.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------
Slack: 29.595ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/read_next[3]/CLK
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/read_next[0]/CK
  Location pin: SLICE_X34Y36.CLK
  Clock network: cosim_core_inst/drck
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.871ns.
--------------------------------------------------------------------------------
Slack:                  12.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_29 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_29 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.BMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_29
    SLICE_X53Y114.A1     net (fanout=2)        1.070   cosim_core_inst/serial_iface/sync_word_sr[29]
    SLICE_X53Y114.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.C1     net (fanout=1)        0.646   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (1.120ns logic, 1.716ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  12.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_14 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_14 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y114.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_14
    SLICE_X52Y114.A1     net (fanout=2)        0.748   cosim_core_inst/serial_iface/sync_word_sr[14]
    SLICE_X52Y114.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.C2     net (fanout=1)        1.019   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (1.023ns logic, 1.767ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  12.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_16 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.770ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_16 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.AQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/sync_word_sr_16
    SLICE_X52Y114.A5     net (fanout=2)        0.784   cosim_core_inst/serial_iface/sync_word_sr[16]
    SLICE_X52Y114.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.C2     net (fanout=1)        1.019   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.967ns logic, 1.803ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  12.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_22 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_22 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_22
    SLICE_X52Y114.A3     net (fanout=2)        0.472   cosim_core_inst/serial_iface/sync_word_sr[22]
    SLICE_X52Y114.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.C2     net (fanout=1)        1.019   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (1.023ns logic, 1.491ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  12.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_21 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_21 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.BQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_21
    SLICE_X52Y114.A4     net (fanout=2)        0.445   cosim_core_inst/serial_iface/sync_word_sr[21]
    SLICE_X52Y114.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.C2     net (fanout=1)        1.019   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.023ns logic, 1.464ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  12.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_13 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_13 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y114.BQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_13
    SLICE_X52Y114.A2     net (fanout=2)        0.439   cosim_core_inst/serial_iface/sync_word_sr[13]
    SLICE_X52Y114.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.C2     net (fanout=1)        1.019   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (1.023ns logic, 1.458ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  12.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_9 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_9 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y112.BQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/sync_word_sr_9
    SLICE_X52Y112.B3     net (fanout=2)        1.188   cosim_core_inst/serial_iface/sync_word_sr[9]
    SLICE_X52Y112.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.967ns logic, 1.455ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  12.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_1 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_1 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.BQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_1
    SLICE_X52Y113.A1     net (fanout=2)        1.080   cosim_core_inst/serial_iface/sync_word_sr[1]
    SLICE_X52Y113.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/n007685
    SLICE_X52Y112.CX     net (fanout=1)        0.571   cosim_core_inst/serial_iface/n007685
    SLICE_X52Y112.CLK    Tdick                 0.176   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.770ns logic, 1.651ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  12.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_24 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_24 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.AMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_24
    SLICE_X53Y114.A2     net (fanout=2)        0.631   cosim_core_inst/serial_iface/sync_word_sr[24]
    SLICE_X53Y114.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.C1     net (fanout=1)        0.646   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.120ns logic, 1.277ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  12.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_17 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_17 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.BQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/sync_word_sr_17
    SLICE_X52Y114.D1     net (fanout=2)        1.088   cosim_core_inst/serial_iface/sync_word_sr[17]
    SLICE_X52Y114.D      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.C6     net (fanout=1)        0.308   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.967ns logic, 1.396ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  12.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_6 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_6 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.CQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_6
    SLICE_X53Y113.A2     net (fanout=2)        0.444   cosim_core_inst/serial_iface/sync_word_sr[6]
    SLICE_X53Y113.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.C3     net (fanout=1)        0.838   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.079ns logic, 1.282ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  12.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_4 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_4 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.AQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_4
    SLICE_X52Y112.B4     net (fanout=2)        1.036   cosim_core_inst/serial_iface/sync_word_sr[4]
    SLICE_X52Y112.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (1.023ns logic, 1.303ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  12.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_8 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_8 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y112.AQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/sync_word_sr_8
    SLICE_X53Y113.A3     net (fanout=2)        0.461   cosim_core_inst/serial_iface/sync_word_sr[8]
    SLICE_X53Y113.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.C3     net (fanout=1)        0.838   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (1.023ns logic, 1.299ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  12.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_30 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_30 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.CMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_30
    SLICE_X53Y114.A3     net (fanout=1)        0.480   cosim_core_inst/serial_iface/sync_word_sr[30]
    SLICE_X53Y114.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.C1     net (fanout=1)        0.646   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.120ns logic, 1.126ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  12.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_28 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_28 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.AMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_28
    SLICE_X53Y114.A4     net (fanout=2)        0.467   cosim_core_inst/serial_iface/sync_word_sr[28]
    SLICE_X53Y114.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.C1     net (fanout=1)        0.646   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.120ns logic, 1.113ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  12.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_12 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_12 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y114.AQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_12
    SLICE_X52Y114.A6     net (fanout=2)        0.128   cosim_core_inst/serial_iface/sync_word_sr[12]
    SLICE_X52Y114.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.C2     net (fanout=1)        1.019   cosim_core_inst/serial_iface/n00764
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (1.023ns logic, 1.147ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  12.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_27 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_27 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.DMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_27
    SLICE_X53Y114.A5     net (fanout=2)        0.384   cosim_core_inst/serial_iface/sync_word_sr[27]
    SLICE_X53Y114.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.C1     net (fanout=1)        0.646   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.120ns logic, 1.030ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  12.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_2 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_2 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.CQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_2
    SLICE_X53Y113.A4     net (fanout=2)        0.280   cosim_core_inst/serial_iface/sync_word_sr[2]
    SLICE_X53Y113.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.C3     net (fanout=1)        0.838   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (1.023ns logic, 1.118ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  12.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_5 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_5 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.BQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_5
    SLICE_X53Y113.A5     net (fanout=2)        0.197   cosim_core_inst/serial_iface/sync_word_sr[5]
    SLICE_X53Y113.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.C3     net (fanout=1)        0.838   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (1.079ns logic, 1.035ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  12.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_7 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.091ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_7 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y113.DQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/sync_word_sr_7
    SLICE_X52Y112.B5     net (fanout=2)        0.801   cosim_core_inst/serial_iface/sync_word_sr[7]
    SLICE_X52Y112.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (1.023ns logic, 1.068ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  12.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_26 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.078ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_26 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.CMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_26
    SLICE_X53Y114.A6     net (fanout=2)        0.312   cosim_core_inst/serial_iface/sync_word_sr[26]
    SLICE_X53Y114.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.C1     net (fanout=1)        0.646   cosim_core_inst/serial_iface/n007629
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (1.120ns logic, 0.958ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  12.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_15 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_15 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y114.DQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/sync_word_sr_15
    SLICE_X52Y112.B2     net (fanout=2)        0.782   cosim_core_inst/serial_iface/sync_word_sr[15]
    SLICE_X52Y112.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (1.023ns logic, 1.049ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  12.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_0 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_0 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.AQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_0
    SLICE_X53Y113.A6     net (fanout=2)        0.128   cosim_core_inst/serial_iface/sync_word_sr[0]
    SLICE_X53Y113.A      Tilo                  0.259   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.C3     net (fanout=1)        0.838   cosim_core_inst/serial_iface/n007610
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (1.023ns logic, 0.966ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  12.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_20 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.978ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_20 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.AQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_20
    SLICE_X52Y114.D5     net (fanout=2)        0.647   cosim_core_inst/serial_iface/sync_word_sr[20]
    SLICE_X52Y114.D      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.C6     net (fanout=1)        0.308   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (1.023ns logic, 0.955ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  13.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_19 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_19 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.DQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/sync_word_sr_19
    SLICE_X52Y114.D2     net (fanout=2)        0.636   cosim_core_inst/serial_iface/sync_word_sr[19]
    SLICE_X52Y114.D      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.C6     net (fanout=1)        0.308   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (0.967ns logic, 0.944ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  13.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_25 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_25 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.BMUX   Tshcko                0.488   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_25
    SLICE_X52Y114.D4     net (fanout=2)        0.461   cosim_core_inst/serial_iface/sync_word_sr[25]
    SLICE_X52Y114.D      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.C6     net (fanout=1)        0.308   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (1.064ns logic, 0.769ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  13.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_18 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_18 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y114.CQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[19]
                                                       cosim_core_inst/serial_iface/sync_word_sr_18
    SLICE_X52Y114.D3     net (fanout=2)        0.463   cosim_core_inst/serial_iface/sync_word_sr[18]
    SLICE_X52Y114.D      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.C6     net (fanout=1)        0.308   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.967ns logic, 0.771ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack:                  13.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_11 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_11 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y112.DQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[11]
                                                       cosim_core_inst/serial_iface/sync_word_sr_11
    SLICE_X52Y112.B1     net (fanout=2)        0.471   cosim_core_inst/serial_iface/sync_word_sr[11]
    SLICE_X52Y112.B      Tilo                  0.203   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.C4     net (fanout=1)        0.267   cosim_core_inst/serial_iface/n007682
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.967ns logic, 0.738ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  13.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_3 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_3 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y113.DQ     Tcko                  0.391   cosim_core_inst/serial_iface/sync_word_sr[3]
                                                       cosim_core_inst/serial_iface/sync_word_sr_3
    SLICE_X52Y113.A3     net (fanout=2)        0.315   cosim_core_inst/serial_iface/sync_word_sr[3]
    SLICE_X52Y113.A      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[7]
                                                       cosim_core_inst/serial_iface/n007685
    SLICE_X52Y112.CX     net (fanout=1)        0.571   cosim_core_inst/serial_iface/n007685
    SLICE_X52Y112.CLK    Tdick                 0.176   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.770ns logic, 0.886ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  13.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/sync_word_sr_23 (FF)
  Destination:          cosim_core_inst/serial_iface/din_fifo_we (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         cosim_core_inst/drck rising at 0.000ns
  Destination Clock:    cosim_core_inst/drck rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/sync_word_sr_23 to cosim_core_inst/serial_iface/din_fifo_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y115.DQ     Tcko                  0.447   cosim_core_inst/serial_iface/sync_word_sr[23]
                                                       cosim_core_inst/serial_iface/sync_word_sr_23
    SLICE_X52Y114.D6     net (fanout=2)        0.285   cosim_core_inst/serial_iface/sync_word_sr[23]
    SLICE_X52Y114.D      Tilo                  0.203   cosim_core_inst/serial_iface/sync_word_sr[15]
                                                       cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.C6     net (fanout=1)        0.308   cosim_core_inst/serial_iface/n007640
    SLICE_X52Y112.CLK    Tas                   0.373   cosim_core_inst/serial_iface/din_fifo_we
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot1
                                                       cosim_core_inst/serial_iface/din_fifo_we_rstpot_f7
                                                       cosim_core_inst/serial_iface/din_fifo_we
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (1.023ns logic, 0.593ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hwcosim_sys_clk = PERIOD TIMEGRP "T_hwcosim_sys_clk" 5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hwcosim_sys_clk = PERIOD TIMEGRP "T_hwcosim_sys_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: hwcosim_clkgen_dcm/CLK0
  Logical resource: hwcosim_clkgen_dcm/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: hwcosim_clkgen_dcm_clk0
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.330ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: hwcosim_clkgen_dcm/CLKFX
  Logical resource: hwcosim_clkgen_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: hwcosim_clkgen_dcm_clkfx
--------------------------------------------------------------------------------
Slack: 185.000ns (max period limit - period)
  Period: 15.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: hwcosim_clkgen_dcm/CLKFX
  Logical resource: hwcosim_clkgen_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: hwcosim_clkgen_dcm_clkfx
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: hwcosim_clkgen_dcm/CLKIN
  Logical resource: hwcosim_clkgen_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: hwcosim_clkgen_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: hwcosim_clkgen_dcm/CLK0
  Logical resource: hwcosim_clkgen_dcm/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: hwcosim_clkgen_dcm_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hwcosim_clkgen_dcm_clkfx = PERIOD TIMEGRP 
"hwcosim_clkgen_dcm_clkfx"         TS_hwcosim_sys_clk / 0.333333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78864 paths analyzed, 19844 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.652ns.
--------------------------------------------------------------------------------
Slack:                  7.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_24 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.363   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_24
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (1.494ns logic, 5.813ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_20 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.362   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_20
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (1.493ns logic, 5.813ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_22 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.361   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_22
    -------------------------------------------------  ---------------------------
    Total                                      7.305ns (1.492ns logic, 5.813ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_8 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.360   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_8
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (1.491ns logic, 5.813ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_24 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.363   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_24
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.494ns logic, 5.793ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_6 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X23Y37.CE      net (fanout=6)        3.335   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X23Y37.CLK     Tceck                 0.360   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[31]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_6
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (1.491ns logic, 5.796ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_20 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.362   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_20
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (1.493ns logic, 5.793ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_22 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.361   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_22
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (1.492ns logic, 5.793ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_8 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.360   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_8
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (1.491ns logic, 5.793ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_21 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.340   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_21
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (1.471ns logic, 5.813ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  7.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_19 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.324   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_19
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (1.455ns logic, 5.813ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  7.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_6 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X23Y37.CE      net (fanout=6)        3.335   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X23Y37.CLK     Tceck                 0.360   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[31]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_6
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (1.491ns logic, 5.776ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_21 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.340   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_21
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (1.471ns logic, 5.793ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  7.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_23 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.316   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_23
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (1.447ns logic, 5.813ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  7.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_19 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.324   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_19
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.455ns logic, 5.793ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  7.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_23 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.316   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_23
    -------------------------------------------------  ---------------------------
    Total                                      7.240ns (1.447ns logic, 5.793ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  7.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_18 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.295   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_18
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (1.426ns logic, 5.813ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_31 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X23Y37.CE      net (fanout=6)        3.335   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X23Y37.CLK     Tceck                 0.295   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[31]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_31
    -------------------------------------------------  ---------------------------
    Total                                      7.222ns (1.426ns logic, 5.796ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_18 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X19Y37.CE      net (fanout=6)        3.352   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X19Y37.CLK     Tceck                 0.295   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[23]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_18
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (1.426ns logic, 5.793ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_31 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X23Y37.CE      net (fanout=6)        3.335   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X23Y37.CLK     Tceck                 0.295   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[31]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_31
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (1.426ns logic, 5.776ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM (RAM)
  Requirement:          15.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.544 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X19Y35.B1      net (fanout=17)       2.918   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X19Y35.B       Tilo                  0.259   hwcosim_data_out_int[18]
                                                       hwcif/hwcosim_memory_map_inst/Mmux_hwcosim_mm_data_out101
    RAMB16_X2Y18.DIA13   net (fanout=1)        1.542   hwcosim_data_out_int[18]
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
                                                       cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (1.485ns logic, 5.657ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  7.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM (RAM)
  Requirement:          15.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.544 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X19Y35.B1      net (fanout=17)       2.918   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X19Y35.B       Tilo                  0.259   hwcosim_data_out_int[18]
                                                       hwcif/hwcosim_memory_map_inst/Mmux_hwcosim_mm_data_out101
    RAMB16_X2Y18.DIA13   net (fanout=1)        1.542   hwcosim_data_out_int[18]
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
                                                       cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (1.485ns logic, 5.637ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  7.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_25 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.335   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_25
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (1.466ns logic, 5.627ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_26 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.318   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_26
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (1.449ns logic, 5.627ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_9 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.315   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_9
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.446ns logic, 5.627ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_30 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.315   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_30
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.446ns logic, 5.627ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_25 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_0 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.AQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_0
    SLICE_X25Y67.A5      net (fanout=1)        0.743   hwcosim_bank_sel_int[0]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.335   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_25
    -------------------------------------------------  ---------------------------
    Total                                      7.073ns (1.466ns logic, 5.607ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  7.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_28 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.314   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_28
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (1.445ns logic, 5.627ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_29 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.314   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_29
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (1.445ns logic, 5.627ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  7.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 (FF)
  Destination:          hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_5 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.566 - 0.626)
  Source Clock:         hwcosim_dut_fr_clk rising at 0.000ns
  Destination Clock:    hwcosim_dut_fr_clk rising at 15.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cosim_core_inst/serial_iface/cmd_proc/bank_sel_1 to hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.BQ      Tcko                  0.408   hwcosim_bank_sel_int[3]
                                                       cosim_core_inst/serial_iface/cmd_proc/bank_sel_1
    SLICE_X25Y67.A1      net (fanout=1)        0.763   hwcosim_bank_sel_int[1]
    SLICE_X25Y67.A       Tilo                  0.259   hwcif/hwcosim_memory_map_inst/N3
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>_SW0
    SLICE_X25Y66.A4      net (fanout=1)        0.434   hwcif/hwcosim_memory_map_inst/N3
    SLICE_X25Y66.A       Tilo                  0.259   hwcosim_data_out_int[0]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o<7>
    SLICE_X32Y74.D3      net (fanout=17)       1.264   hwcif/hwcosim_memory_map_inst/hwcosim_mm_bank_sel[7]_GND_8_o_equal_17_o
    SLICE_X32Y74.D       Tilo                  0.205   hwcif/hwcosim_memory_map_inst/_n0065_inv
                                                       hwcif/hwcosim_memory_map_inst/_n0065_inv1
    SLICE_X20Y37.CE      net (fanout=6)        3.166   hwcif/hwcosim_memory_map_inst/_n0065_inv
    SLICE_X20Y37.CLK     Tceck                 0.312   hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0[30]
                                                       hwcif/hwcosim_memory_map_inst/hwcosim_mm_data_out_bank0_5
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (1.443ns logic, 5.627ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hwcosim_clkgen_dcm_clkfx = PERIOD TIMEGRP "hwcosim_clkgen_dcm_clkfx"
        TS_hwcosim_sys_clk / 0.333333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Logical resource: cosim_core_inst/serial_iface/dout_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: hwcosim_dut_fr_clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Logical resource: cosim_core_inst/serial_iface/din_fifo/genblk1.RAM.blockram/genblk0.MEM[0].generate_v4ramb16.BRAM/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: hwcosim_dut_fr_clk
--------------------------------------------------------------------------------
Slack: 13.270ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: bufgce_hwcosim_clkgen_dcm_clkfx/I0
  Logical resource: bufgce_hwcosim_clkgen_dcm_clkfx/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: hwcosim_clkgen_dcm_clkfx
--------------------------------------------------------------------------------
Slack: 13.270ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: bufgmux_comp1/I0
  Logical resource: bufgmux_comp1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: hwcosim_clkgen_dcm_clkfx_buf
--------------------------------------------------------------------------------
Slack: 13.270ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: bufgmux_comp1/I1
  Logical resource: bufgmux_comp1/I1
  Location pin: BUFGMUX_X3Y13.I1
  Clock network: hwcosim_sstep_clk_int
--------------------------------------------------------------------------------
Slack: 13.270ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: bufgmux_comp2/I0
  Logical resource: bufgmux_comp2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: hwcosim_sstep_clk_int
--------------------------------------------------------------------------------
Slack: 13.270ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: bufgmux_comp2/I1
  Logical resource: bufgmux_comp2/I1
  Location pin: BUFGMUX_X2Y12.I1
  Clock network: hwcosim_clkgen_dcm_clkfx_buf
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk0000265a/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00001281/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk0000265c/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00001283/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00001cbb/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00002656/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00001cbd/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002710/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00002658/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000008e4/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk0000127d/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000008e6/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk0000127f/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00001cb9/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000008e0/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk00001cbf/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000009ab/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000008e2/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig00002914/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk0000285c/CLK
  Location pin: SLICE_X22Y38.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.570ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000003aa/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000002d6/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.570ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000003aa/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000002da/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.570ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000003aa/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000002de/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.570ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000003aa/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000002e2/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.570ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000003ba/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000002e6/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------
Slack: 14.570ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/sig000003ba/CLK
  Logical resource: hwcif/hwcosim_dut_inst/noise_removal_x0/fir_compiler_5_0/fr_cmplr_v5_0_975105ecba5a1562_instance/blk00000003/blk00000004/blk000002ea/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: hwcosim_dut_ss_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_hwcosim_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hwcosim_sys_clk             |      5.000ns|      3.570ns|      2.551ns|            0|            0|            0|        78864|
| TS_hwcosim_clkgen_dcm_clkfx   |     15.000ns|      7.652ns|          N/A|            0|            0|        78864|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock hwcosim_sys_clk_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
hwcosim_sys_clk_n|    7.652|         |         |         |
hwcosim_sys_clk_p|    7.652|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock hwcosim_sys_clk_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
hwcosim_sys_clk_n|    7.652|         |         |         |
hwcosim_sys_clk_p|    7.652|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 79786 paths, 0 nets, and 13573 connections

Design statistics:
   Minimum period:   8.525ns{1}   (Maximum frequency: 117.302MHz)
   Maximum path delay from/to any node:   2.871ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 15 00:31:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 538 MB



