================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.2_hlssdsoc
  Build 1277861 on Thu Jul 09 19:00:49 PM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'sbm99' on host 'zhang-01.ece.cornell.edu' (Linux_x86_64 version 2.6.32-504.30.3.el6.x86_64) on Sat Nov 28 21:08:16 EST 2015
            in directory '/home/student/sbm99/hldda_project/code/gatesrec_hw3/_sds/vhls'
@I [HLS-10] Creating and opening project '/home/student/sbm99/hldda_project/code/gatesrec_hw3/_sds/vhls/cnn'.
@I [HLS-10] Adding design file '/home/student/sbm99/hldda_project/code/gatesrec_hw3/cnn.cpp' to the project
@I [HLS-10] Creating and opening solution '/home/student/sbm99/hldda_project/code/gatesrec_hw3/_sds/vhls/cnn/solution'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 8.5ns.
@I [HLS-10] Analyzing design file '/home/student/sbm99/hldda_project/code/gatesrec_hw3/cnn.cpp' ... 
