Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 IST 2018
Options: 
Date:    Wed Jan 20 14:58:27 2021
Host:    vlsi-20 (x86_64 w/Linux 2.6.32-696.20.1.el6.x86_64) (6cores*6cpus*1physical cpu*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB) (7929776KB)
OS:      Red Hat Enterprise Linux Server release 6.9 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 957 days old.
@genus:root: 1> source script
Sourcing './script' (Wed Jan 20 15:00:12 IST 2021)...
#@ Begin verbose source script
@file(script) 1: set_db init_lib_search_path ../lib
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(script) 2: set_db init_hdl_search_path ../rtl
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(script) 3: set_db library fast.lib

Threads Configured:3

  Message Summary for Library fast.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 2184
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = fast.lib
@file(script) 4: read_hdl SAR_RTL.v
@file(script) 5: gui_sho
@file(script) 6: elaborate
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ADC_SAR1' from file '../rtl/SAR_RTL.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'ADC_SAR1' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ADC_SAR1'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7            106                                      elaborate
@file(script) 8: read_vcd ../tb/traces.vcd
Warning : None of '-static' or '-activity_profile' options given. [VCD-4]
        : Static analysis will be done on the VCD file '../tb/traces.vcd'.
        : The '-static' option has been selected by default. To specify explicitly, use at least one of '-static' or '-activity_profile' options.


		Setting end time as last timestamp in VCD file

Done reading 10% of VCD file...
Using the end time 8000000.000000

Done reading 20% of VCD file...
Done reading 30% of VCD file...
Done reading 40% of VCD file...
Done reading 50% of VCD file...
Done reading 60% of VCD file...
Done reading 70% of VCD file...
Done reading 80% of VCD file...
Done reading 90% of VCD file...
Done reading VCD file...


		Making Assertions on Objects in RC Hierarchy

---------------------------------------------------------------
Asserted primary inputs in design         : 3 (100.00%)
Total connected primary inputs in design  : 3 (100.00%)
---------------------------------------------------------------
Asserted sequential outputs               : 8 (30.77%)
Total connected sequential outputs        : 26 (100.00%)
------------------------------------------------------------------------------------
Total nets in design                      : 257 (100.00%)
Nets asserted                             : 32 (12.45%)
Nets with no assertions                   : 225 (87.55%)
   Constant nets                          : 52 (20.23%)
------------------------------------------------------------------------------------
@file(script) 9: read_sdc test.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0.0
@file(script) 10: report_timing 
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ADC_SAR1'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Jan 20 2021  03:00:13 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-364 ps) Setup Check with Pin state_reg[1]/clk->sena
          Group: clk
     Startpoint: (R) state_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      80            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      80            0     
                                              
             Setup:-     151                  
       Uncertainty:-      13                  
     Required Time:=     -83                  
      Launch Clock:-       0                  
         Data Path:-     281                  
             Slack:=    -364                  

#--------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  state_reg[0]/clk  -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  state_reg[0]/q    (u)     clk->q  F     unmapped_d_flop      4 30.8     0   159     159    (-,-) 
  g32/z             (u)     in_0->z R     unmapped_not         2 15.4     0    15     174    (-,-) 
  g25/z             (u)     in_0->z F     unmapped_nand2       1  7.7     0    16     190    (-,-) 
  g29/z             (u)     in_0->z R     unmapped_not        21 38.5     0    36     225    (-,-) 
  g13/z             (u)     in_1->z R     unmapped_and2        1  7.7     0    16     241    (-,-) 
  g65/z             (u)     in_1->z R     unmapped_or4         2 30.8     0    40     281    (-,-) 
  state_reg[1]/sena <<<     -       R     unmapped_d_flop      2    -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

@file(script) 12: report_power > power_bf.rpt
Warning : Clock period mismatch between synthesis(SDC) and simulation(VCD/TCF/SAIF) values. [RPT-13]
        : Clock(clock:ADC_SAR1/clk) period mismatch between SDC(0.08 ns) and asserted(10.006253908692933 ns) values.
        : Synthesis clock period (derived from SDC) does not match with asserted data from VCD/TCF/SAIF. User can scale simulation frequency using -scale option of read_vcd/read_tcf/read_saif commands.
Warning : Performing RTL power analysis without power models. [PA-19]
        : Design design:ADC_SAR1 has not been generic synthesized.
        : For more accurate results, perform RTL power analysis using detailed power models after 'syn_gen' step followed by the 'build_rtl_power_models' command.
@file(script) 13: report_area > area_bf.rpt
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:ADC_SAR1 should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
@file(script) 15: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ADC_SAR1' to generic gates using 'medium' effort.
  Setting attribute of design 'ADC_SAR1': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'ADC_SAR1'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ADC_SAR1'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ADC_SAR1'.
Mapper: Libraries have:
	domain _default_: 259 combo usable cells and 96 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'VCLK' target slack:   -74 ps
Target path end-point (Port: ADC_SAR1/value[0])

Cost Group 'clk' target slack:  -208 ps
Target path end-point (Pin: temp_reg[6]/d)

PBS_Generic_Opt-Post - Elapsed_Time 0, CPU_Time -0.09062600000000032
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        87      1401       301
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       135      1651       301
##>G:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================

======================= Sequential Deletion Report =============================
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ADC_SAR1' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_generic
@file(script) 16: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'ADC_SAR1' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 259 combo usable cells and 96 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 259 combo usable cells and 96 sequential usable cells
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'VCLK' target slack:   -79 ps
Target path end-point (Port: ADC_SAR1/sample)

Cost Group 'clk' target slack:  -208 ps
Target path end-point (Pin: temp_reg[6]/d)

Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
Multi-threaded Technology Mapping (6 threads, 6 of 6 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  823     -318 
            Worst cost_group: clk, WNS: -219.9
            Path: state_reg[0]/CK --> result_reg[5]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -208     -220      -4%       80 
          VCLK               -79      -99     -12%       80 

 
Global incremental target info
==============================
Cost Group 'VCLK' target slack:   -99 ps
Target path end-point (Port: ADC_SAR1/out_flag)

Cost Group 'clk' target slack:  -220 ps
Target path end-point (Pin: result_reg[3]/D (DFFQX4/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 742     -324 
            Worst cost_group: clk, WNS: -225.1
            Path: state_reg[0]/CK --> result_reg[4]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -220     -225      -2%       80 
          VCLK               -99      -99      +0%       80 

PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.6926820000000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) | -15.1(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:01) | 115.1(100.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ADC_SAR1/fv_map.fv.json' for netlist 'fv/ADC_SAR1/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ADC_SAR1/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ADC_SAR1/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) | -15.1(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:01) | 115.1(100.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -5.7(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:01) |  43.2(100.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:01(00:00:00) |  62.4(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ADC_SAR1 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -5.7(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:01) |  43.2(100.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:01(00:00:00) |  62.4(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                   742     -324     -8658         0
            Worst cost_group: clk, WNS: -225.1
            Path: state_reg[0]/CK --> result_reg[4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                  742     -324     -8658         0
            Worst cost_group: clk, WNS: -225.1
            Path: state_reg[0]/CK --> result_reg[4]/D
 incr_delay                  765     -307     -8510         0
            Worst cost_group: clk, WNS: -214.7
            Path: state_reg[0]/CK --> result_reg[4]/D
 incr_delay                  767     -306     -8529         0
            Worst cost_group: clk, WNS: -214.0
            Path: state_reg[0]/CK --> result_reg[4]/D
 incr_delay                  767     -306     -8530         0
            Worst cost_group: clk, WNS: -214.2
            Path: state_reg[0]/CK --> result_reg[4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        37  (       11 /       11 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        24  (        0 /        0 )  0.00
    plc_st_fence        24  (        0 /        0 )  0.00
        plc_star        24  (        0 /        0 )  0.00
      plc_laf_st        24  (        0 /        0 )  0.00
 plc_laf_st_fence        24  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        24  (        0 /        0 )  0.01
   plc_laf_lo_st        24  (        0 /        0 )  0.00
       plc_lo_st        24  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_tns                    767     -306     -8530         0
            Worst cost_group: clk, WNS: -214.2
            Path: state_reg[0]/CK --> result_reg[4]/D
 incr_tns                    768     -305     -8525         0
            Worst cost_group: clk, WNS: -214.0
            Path: state_reg[1]/CK --> temp_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        69  (        1 /        7 )  0.05
   plc_laf_lo_st        68  (        0 /        0 )  0.00
       plc_lo_st        68  (        0 /        0 )  0.00
            fopt        68  (        0 /        0 )  0.00
       crit_dnsz        87  (        4 /        6 )  0.06
             dup        64  (        0 /        0 )  0.00
        setup_dn        64  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -5.7(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:01) |  43.2(100.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:01(00:00:00) |  62.4(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |  -5.7(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:14 (Jan20) |  301.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:01) |  43.2(100.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:01(00:00:00) |  62.4(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:01:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:00:15 (Jan20) |  301.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       135      1651       301
##>M:Pre Cleanup                        0         -         -       135      1651       301
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -        92       741       301
##>M:Const Prop                         0      -225      8658        92       741       301
##>M:Cleanup                            0      -214      8525        92       768       301
##>M:MBCI                               0         -         -        92       768       301
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ADC_SAR1'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              1                                      syn_map
@file(script) 17: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ADC_SAR1' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_iopt                   768     -305     -8525         0
            Worst cost_group: clk, WNS: -214.0
            Path: state_reg[1]/CK --> temp_reg[0]/D
 const_prop                  768     -305     -8525         0
            Worst cost_group: clk, WNS: -214.0
            Path: state_reg[1]/CK --> temp_reg[0]/D
 hi_fo_buf                   768     -305     -8525         0
            Worst cost_group: clk, WNS: -214.0
            Path: state_reg[1]/CK --> temp_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                  768     -305     -8525         0
            Worst cost_group: clk, WNS: -214.0
            Path: state_reg[1]/CK --> temp_reg[0]/D
 incr_delay                  763     -304     -8510         0
            Worst cost_group: clk, WNS: -215.4
            Path: state_reg[1]/CK --> temp_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        31  (        2 /        7 )  0.05
       crit_upsz        28  (        0 /        0 )  0.02
       crit_slew        28  (        0 /        2 )  0.01
        setup_dn        28  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        28  (        0 /        0 )  0.00
    plc_st_fence        28  (        0 /        0 )  0.00
        plc_star        28  (        0 /        0 )  0.00
      plc_laf_st        28  (        0 /        0 )  0.00
 plc_laf_st_fence        28  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        28  (        0 /        0 )  0.00
       plc_lo_st        28  (        0 /        0 )  0.00
            fopt        28  (        0 /        0 )  0.00
       crit_swap        28  (        0 /        0 )  0.03
       mux2_swap        28  (        0 /        0 )  0.00
       crit_dnsz        62  (        0 /        0 )  0.04
       load_swap        28  (        0 /        0 )  0.01
            fopt        28  (        0 /        0 )  0.02
        setup_dn        28  (        0 /        0 )  0.00
       load_isol        28  (        0 /        0 )  0.07
       load_isol        28  (        0 /        0 )  0.03
        move_for        28  (        0 /        0 )  0.00
        move_for        28  (        0 /        0 )  0.00
          rem_bi        28  (        0 /        0 )  0.00
         offload        28  (        0 /        0 )  0.00
          rem_bi        28  (        0 /        0 )  0.00
         offload        28  (        0 /        0 )  0.00
           phase        28  (        0 /        0 )  0.00
        in_phase        28  (        0 /        0 )  0.00
       merge_bit        28  (        0 /        0 )  0.00
     merge_idrvr        28  (        0 /        0 )  0.00
     merge_iload        28  (        0 /        0 )  0.00
    merge_idload        28  (        0 /        1 )  0.01
      merge_drvr        28  (        0 /        0 )  0.00
      merge_load        28  (        0 /        0 )  0.00
          decomp        28  (        0 /        0 )  0.04
        p_decomp        28  (        0 /        0 )  0.04
        levelize        28  (        0 /        0 )  0.00
        mb_split        28  (        0 /        0 )  0.00
             dup        28  (        0 /        0 )  0.00
      mux_retime        28  (        0 /        0 )  0.00
         buf2inv        28  (        0 /        0 )  0.00
             exp         5  (        1 /        4 )  0.00
       gate_deco         2  (        0 /        0 )  0.01
       gcomp_tim         8  (        0 /        0 )  0.01
  inv_pair_2_buf        28  (        0 /        0 )  0.00

 incr_delay                  765     -301     -8411         0
            Worst cost_group: clk, WNS: -210.5
            Path: state_reg[1]/CK --> temp_reg[2]/D
 incr_delay                  769     -299     -8407         0
            Worst cost_group: clk, WNS: -209.3
            Path: state_reg[1]/CK --> temp_reg[0]/D
 incr_delay                  767     -299     -8409         0
            Worst cost_group: clk, WNS: -209.1
            Path: state_reg[1]/CK --> temp_reg[0]/D
 incr_delay                  769     -298     -8403         0
            Worst cost_group: clk, WNS: -207.9
            Path: state_reg[0]/CK --> temp_reg[7]/D
 incr_delay                  776     -298     -8379         0
            Worst cost_group: clk, WNS: -207.3
            Path: state_reg[1]/CK --> temp_reg[3]/D
 incr_delay                  771     -294     -8399         0
            Worst cost_group: clk, WNS: -209.3
            Path: state_reg[0]/CK --> temp_reg[3]/D
 incr_delay                  773     -294     -8396         0
            Worst cost_group: clk, WNS: -208.8
            Path: state_reg[1]/CK --> temp_reg[4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         9  (        1 /        5 )  0.27
        crr_glob        12  (        1 /        1 )  0.01
         crr_200         8  (        0 /        4 )  0.08
        crr_glob        11  (        0 /        0 )  0.00
         crr_300         8  (        0 /        4 )  0.09
        crr_glob        11  (        0 /        0 )  0.00
         crr_400         8  (        0 /        4 )  0.09
        crr_glob        11  (        0 /        0 )  0.00
         crr_111        11  (        0 /        7 )  0.31
        crr_glob        11  (        0 /        0 )  0.01
         crr_210        11  (        2 /        7 )  0.23
        crr_glob        14  (        2 /        2 )  0.01
         crr_110        18  (        6 /       12 )  0.37
        crr_glob        18  (        6 /        6 )  0.02
         crr_101        13  (        3 /        7 )  0.12
        crr_glob        16  (        1 /        3 )  0.01
         crr_201        10  (        1 /        6 )  0.14
        crr_glob        13  (        1 /        1 )  0.00
         crr_211         9  (        0 /        5 )  0.21
        crr_glob        12  (        0 /        0 )  0.01
        crit_msz        15  (        3 /        5 )  0.02
       crit_upsz        19  (        3 /        3 )  0.01
       crit_slew        12  (        0 /        1 )  0.00
        setup_dn        24  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        12  (        0 /        0 )  0.00
    plc_st_fence        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
      plc_laf_st        12  (        0 /        0 )  0.00
 plc_laf_st_fence        12  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
            fopt        24  (        0 /        0 )  0.01
       crit_swap        12  (        0 /        0 )  0.01
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        36  (        0 /        0 )  0.02
       load_swap        12  (        0 /        0 )  0.01
            fopt        24  (        0 /        0 )  0.01
        setup_dn        24  (        0 /        0 )  0.00
       load_isol        24  (        0 /        0 )  0.08
       load_isol        24  (        0 /        0 )  0.08
        move_for        28  (        1 /        1 )  0.01
        move_for        28  (        1 /        1 )  0.01
          rem_bi        24  (        0 /        0 )  0.00
         offload        24  (        0 /        0 )  0.00
          rem_bi        24  (        0 /        0 )  0.00
         offload        24  (        0 /        0 )  0.00
       merge_bit        13  (        0 /        0 )  0.00
     merge_idrvr        12  (        0 /        0 )  0.00
     merge_iload        12  (        0 /        0 )  0.00
    merge_idload        12  (        0 /        0 )  0.00
      merge_drvr        12  (        0 /        0 )  0.00
      merge_load        12  (        0 /        0 )  0.00
           phase        12  (        0 /        0 )  0.00
          decomp        12  (        0 /        0 )  0.01
        p_decomp        12  (        0 /        0 )  0.01
        levelize        12  (        0 /        0 )  0.00
        mb_split        12  (        0 /        0 )  0.00
        in_phase        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
      mux_retime        12  (        0 /        0 )  0.00
         buf2inv        12  (        0 /        0 )  0.00
             exp         6  (        0 /        6 )  0.01
       gate_deco         8  (        0 /        0 )  0.07
       gcomp_tim         6  (        0 /        0 )  0.01
  inv_pair_2_buf        12  (        0 /        0 )  0.00
 init_drc                    773     -294     -8396         0
            Worst cost_group: clk, WNS: -208.8
            Path: state_reg[1]/CK --> temp_reg[4]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    773     -294     -8396         0
            Worst cost_group: clk, WNS: -208.8
            Path: state_reg[1]/CK --> temp_reg[4]/D
 incr_tns                    784     -293     -8366         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        94  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        94  (        9 /       10 )  0.13
       crit_upsz        85  (        2 /        3 )  0.07
   plc_laf_lo_st        83  (        0 /        0 )  0.00
       plc_lo_st        83  (        0 /        0 )  0.00
       crit_swap        83  (        1 /        6 )  0.04
       mux2_swap        82  (        0 /        0 )  0.00
       crit_dnsz       133  (        6 /       18 )  0.09
       load_swap        76  (        0 /        2 )  0.03
            fopt        76  (        0 /        0 )  0.04
        setup_dn        76  (        0 /        0 )  0.00
       load_isol        76  (        0 /        0 )  0.17
       load_isol        76  (        0 /        0 )  0.06
        move_for        76  (        0 /        0 )  0.00
        move_for        76  (        0 /        0 )  0.00
          rem_bi        76  (        0 /        0 )  0.00
         offload        76  (        0 /        0 )  0.00
          rem_bi        76  (        0 /        0 )  0.00
         offload        76  (        0 /        0 )  0.00
       merge_bit        79  (        2 /        3 )  0.00
     merge_idrvr        74  (        0 /        0 )  0.00
     merge_iload        74  (        0 /        0 )  0.00
    merge_idload        74  (        0 /        0 )  0.00
      merge_drvr        74  (        0 /        0 )  0.00
      merge_load        74  (        0 /        0 )  0.00
           phase        74  (        0 /        0 )  0.00
          decomp        74  (        0 /        0 )  0.06
        p_decomp        74  (        0 /        0 )  0.05
        levelize        74  (        0 /        0 )  0.00
        mb_split        74  (        0 /        0 )  0.00
             dup        74  (        0 /        0 )  0.00
      mux_retime        74  (        0 /        0 )  0.00
       crr_local        74  (        2 /        3 )  0.99
         buf2inv        72  (        0 /        0 )  0.00

 init_area                   784     -293     -8366         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D
 merge_bi                    782     -293     -8366         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D
 io_phase                    773     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D
 area_down                   771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi        13  (        1 /       13 )  0.02
      rem_inv_qb        24  (        0 /        1 )  0.02
    seq_res_area         3  (        0 /        1 )  0.27
        io_phase        10  (        6 /        6 )  0.01
       gate_comp         1  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         5  (        0 /        5 )  0.01
       area_down        12  (        1 /        6 )  0.03
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         2  (        0 /        2 )  0.00
      rem_inv_qb        19  (        0 /        1 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                  771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         6  (        0 /        3 )  0.09
        crr_glob         8  (        0 /        0 )  0.00
         crr_200         6  (        0 /        3 )  0.05
        crr_glob         8  (        0 /        0 )  0.00
         crr_300         6  (        0 /        3 )  0.06
        crr_glob         8  (        0 /        0 )  0.00
         crr_400         6  (        0 /        3 )  0.06
        crr_glob         8  (        0 /        0 )  0.00
         crr_111         8  (        0 /        6 )  0.16
        crr_glob         8  (        0 /        0 )  0.00
         crr_210         6  (        0 /        3 )  0.07
        crr_glob         8  (        0 /        0 )  0.00
         crr_110         8  (        0 /        4 )  0.08
        crr_glob         8  (        0 /        0 )  0.00
         crr_101         8  (        0 /        5 )  0.08
        crr_glob         8  (        0 /        0 )  0.00
         crr_201         6  (        0 /        4 )  0.07
        crr_glob         8  (        0 /        0 )  0.00
         crr_211         6  (        0 /        4 )  0.10
        crr_glob         8  (        0 /        0 )  0.01
        crit_msz        13  (        0 /        0 )  0.02
       crit_upsz        13  (        0 /        0 )  0.01
       crit_slew        13  (        0 /        0 )  0.00
        setup_dn        26  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        13  (        0 /        0 )  0.00
    plc_st_fence        13  (        0 /        0 )  0.00
        plc_star        13  (        0 /        0 )  0.00
      plc_laf_st        13  (        0 /        0 )  0.00
 plc_laf_st_fence        13  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        13  (        0 /        0 )  0.00
            fopt        26  (        0 /        0 )  0.01
       crit_swap        13  (        0 /        0 )  0.00
       mux2_swap        13  (        0 /        0 )  0.00
       crit_dnsz        20  (        0 /        0 )  0.01
       load_swap        13  (        0 /        0 )  0.01
            fopt        26  (        0 /        0 )  0.01
        setup_dn        26  (        0 /        0 )  0.00
       load_isol        26  (        0 /        0 )  0.10
       load_isol        26  (        0 /        0 )  0.10
        move_for        26  (        0 /        0 )  0.00
        move_for        26  (        0 /        0 )  0.00
          rem_bi        26  (        0 /        0 )  0.00
         offload        26  (        0 /        0 )  0.00
          rem_bi        26  (        0 /        0 )  0.00
         offload        26  (        0 /        0 )  0.00
       merge_bit        15  (        0 /        2 )  0.00
     merge_idrvr        13  (        0 /        0 )  0.00
     merge_iload        13  (        0 /        0 )  0.00
    merge_idload        13  (        0 /        1 )  0.00
      merge_drvr        13  (        0 /        0 )  0.00
      merge_load        13  (        0 /        0 )  0.00
           phase        13  (        0 /        0 )  0.00
          decomp        13  (        0 /        0 )  0.00
        p_decomp        13  (        0 /        0 )  0.00
        levelize        13  (        0 /        0 )  0.00
        mb_split        13  (        0 /        0 )  0.00
        in_phase        13  (        0 /        0 )  0.00
             dup        13  (        0 /        0 )  0.00
      mux_retime        13  (        0 /        0 )  0.00
         buf2inv        13  (        0 /        0 )  0.00
             exp         5  (        0 /        5 )  0.01
       gate_deco         2  (        0 /        0 )  0.02
       gcomp_tim         5  (        0 /        0 )  0.01
  inv_pair_2_buf        13  (        0 /        0 )  0.00
 init_drc                    771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D
 incr_tns                    771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         5  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         5  (        0 /        0 )  0.01
       crit_upsz         5  (        0 /        0 )  0.00
   plc_laf_lo_st         5  (        0 /        0 )  0.00
       plc_lo_st         5  (        0 /        0 )  0.00
       crit_swap         5  (        0 /        0 )  0.00
       mux2_swap         5  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         5  (        0 /        0 )  0.00
            fopt         5  (        0 /        0 )  0.00
        setup_dn         5  (        0 /        0 )  0.00
       load_isol         5  (        0 /        0 )  0.00
       load_isol         5  (        0 /        0 )  0.00
        move_for         5  (        0 /        0 )  0.00
        move_for         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
       merge_bit         5  (        0 /        0 )  0.00
     merge_idrvr         5  (        0 /        0 )  0.00
     merge_iload         5  (        0 /        0 )  0.00
    merge_idload         5  (        0 /        0 )  0.00
      merge_drvr         5  (        0 /        0 )  0.00
      merge_load         5  (        0 /        0 )  0.00
           phase         5  (        0 /        0 )  0.00
          decomp         5  (        0 /        0 )  0.01
        p_decomp         5  (        0 /        0 )  0.00
        levelize         5  (        0 /        0 )  0.00
        mb_split         5  (        0 /        0 )  0.00
             dup         5  (        0 /        0 )  0.00
      mux_retime         5  (        0 /        0 )  0.00
       crr_local         5  (        0 /        0 )  0.03
         buf2inv         5  (        0 /        0 )  0.00

 init_area                   771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         2  (        0 /        2 )  0.00
      rem_inv_qb        19  (        0 /        1 )  0.02
        io_phase         4  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         5  (        0 /        5 )  0.01
       area_down        11  (        0 /        5 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
-------------------------------------------------------------------------------
 init_delay                  771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        13  (        0 /        0 )  0.02
       crit_upsz        13  (        0 /        0 )  0.01
       crit_slew        13  (        0 /        0 )  0.00
        setup_dn        13  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        13  (        0 /        0 )  0.00
    plc_st_fence        13  (        0 /        0 )  0.00
        plc_star        13  (        0 /        0 )  0.00
      plc_laf_st        13  (        0 /        0 )  0.00
 plc_laf_st_fence        13  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        13  (        0 /        0 )  0.00
       plc_lo_st        13  (        0 /        0 )  0.00
            fopt        13  (        0 /        0 )  0.00
       crit_swap        13  (        0 /        0 )  0.00
       mux2_swap        13  (        0 /        0 )  0.00
       crit_dnsz        40  (        0 /        0 )  0.02
       load_swap        13  (        0 /        0 )  0.01
            fopt        13  (        0 /        0 )  0.01
        setup_dn        13  (        0 /        0 )  0.00
       load_isol        13  (        0 /        0 )  0.06
       load_isol        13  (        0 /        0 )  0.04
        move_for        13  (        0 /        0 )  0.00
        move_for        13  (        0 /        0 )  0.00
          rem_bi        13  (        0 /        0 )  0.00
         offload        13  (        0 /        0 )  0.00
          rem_bi        13  (        0 /        0 )  0.00
         offload        13  (        0 /        0 )  0.00
           phase        13  (        0 /        0 )  0.00
        in_phase        13  (        0 /        0 )  0.00
       merge_bit        15  (        0 /        2 )  0.00
     merge_idrvr        13  (        0 /        0 )  0.00
     merge_iload        13  (        0 /        0 )  0.00
    merge_idload        13  (        0 /        1 )  0.00
      merge_drvr        13  (        0 /        0 )  0.00
      merge_load        13  (        0 /        0 )  0.00
          decomp        13  (        0 /        0 )  0.00
        p_decomp        13  (        0 /        0 )  0.00
        levelize        13  (        0 /        0 )  0.00
        mb_split        13  (        0 /        0 )  0.00
             dup        13  (        0 /        0 )  0.00
      mux_retime        13  (        0 /        0 )  0.00
         buf2inv        13  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         2  (        0 /        0 )  0.02
       gcomp_tim         5  (        0 /        0 )  0.01
  inv_pair_2_buf        13  (        0 /        0 )  0.00

 init_drc                    771     -293     -8365         0
            Worst cost_group: clk, WNS: -208.5
            Path: state_reg[0]/CK --> temp_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ADC_SAR1'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             6              7                                      syn_opt
@file(script) 18: report_power > power_af.rpt
Warning : Clock period mismatch between synthesis(SDC) and simulation(VCD/TCF/SAIF) values. [RPT-13]
        : Clock(clock:ADC_SAR1/clk) period mismatch between SDC(0.08 ns) and asserted(10.006253908692933 ns) values.
@file(script) 19: report_area > area_af.rpt
@file(script) 20: write_hdl >> ../tb/SAR_NL.v
#@ End verbose source script
no gcells found!
@genus:root: 2> 
@genus:root: 2> report_timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ADC_SAR1'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Jan 20 2021  03:03:18 pm
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-208 ps) Setup Check with Pin digital_out_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      80            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      80            0     
                                              
             Setup:-      84                  
       Uncertainty:-      13                  
     Required Time:=     -17                  
      Launch Clock:-       0                  
         Data Path:-     192                  
             Slack:=    -208                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  state_reg[0]/CK       -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q        -       CK->Q F     DFFQX4         8 36.2    23   110     110    (-,-) 
  g4436__6877/Y         -       B->Y  R     NAND2X2        2  7.5    17    19     129    (-,-) 
  g4430/Y               -       A->Y  F     INVXL          1  4.1    16    16     144    (-,-) 
  g4426__2703/Y         -       B->Y  F     CLKAND2X3      8 31.2    26    48     192    (-,-) 
  digital_out_reg[1]/SE <<<     -     F     SDFFQXL        8    -     -     0     192    (-,-) 
#----------------------------------------------------------------------------------------------

@genus:root: 3> exit
Normal exit.