{
    "DESIGN_NAME": "systolic_array_cluster",
    "VERILOG_FILES": [
        "dir::src/systolic_array_cluster.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 15.0,

    "MACROS": {
        "systolic_array": {
            "gds": [
                "dir::../systolic_array/runs/latest/results/final/gds/systolic_array.gds"
            ],
            "lef": [
                "dir::../systolic_array/runs/latest/results/final/lef/systolic_array.lef"
            ],
            "instances": {
                "arrays[*].array_inst": {
                    "location": "auto",
                    "orientation": "N"
                }
            }
        }
    },

    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 60,
    "FP_ASPECT_RATIO": 1.0,

    "PL_TARGET_DENSITY": 0.60,
    "PL_MACRO_HALO": "4 4",
    "PL_MACRO_CHANNEL": "4 4",

    "GRT_ADJUSTMENT": 0.15,

    "MAX_FANOUT_CONSTRAINT": 16,
    "SYNTH_STRATEGY": "AREA 1",
    "SYNTH_CLOCK_GATING": true,

    "PL_RESIZER_DESIGN_OPTIMIZATIONS": false,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": false,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": false,

    "RUN_CVC": false,
    "RUN_KLAYOUT_DRC": false,
    "RUN_KLAYOUT_XOR": false,

    "pdk::sky130*": {
        "FP_CORE_UTIL": 60,
        "PL_TARGET_DENSITY": 0.60,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15.0
        }
    }
}
