
heattreatment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010158  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  080102e8  080102e8  000202e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801083c  0801083c  00030070  2**0
                  CONTENTS
  4 .ARM          00000008  0801083c  0801083c  0002083c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010844  08010844  00030070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010844  08010844  00020844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801084c  0801084c  0002084c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08010854  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000754  20000070  080108c4  00030070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007c4  080108c4  000307c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ecc7  00000000  00000000  000300a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004806  00000000  00000000  0004ed67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c8  00000000  00000000  00053570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001738  00000000  00000000  00054e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006b75  00000000  00000000  00056570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000219cf  00000000  00000000  0005d0e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df265  00000000  00000000  0007eab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015dd19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c7c  00000000  00000000  0015dd6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080102d0 	.word	0x080102d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080102d0 	.word	0x080102d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <ESPRxDecoder>:
	productionhysNegSetOL   = FlashReadOLdata[9];
}


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	460a      	mov	r2, r1
 800057e:	71fb      	strb	r3, [r7, #7]
 8000580:	4613      	mov	r3, r2
 8000582:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 8000584:	79bb      	ldrb	r3, [r7, #6]
 8000586:	3b01      	subs	r3, #1
 8000588:	2b07      	cmp	r3, #7
 800058a:	f201 82eb 	bhi.w	8001b64 <ESPRxDecoder+0x15f0>
 800058e:	a201      	add	r2, pc, #4	; (adr r2, 8000594 <ESPRxDecoder+0x20>)
 8000590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000594:	080005b5 	.word	0x080005b5
 8000598:	080006d1 	.word	0x080006d1
 800059c:	0800070f 	.word	0x0800070f
 80005a0:	08000905 	.word	0x08000905
 80005a4:	08000943 	.word	0x08000943
 80005a8:	08000b55 	.word	0x08000b55
 80005ac:	08000b81 	.word	0x08000b81
 80005b0:	08001b2f 	.word	0x08001b2f
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 80005b4:	79fb      	ldrb	r3, [r7, #7]
 80005b6:	2b4f      	cmp	r3, #79	; 0x4f
 80005b8:	d107      	bne.n	80005ca <ESPRxDecoder+0x56>
 80005ba:	4b91      	ldr	r3, [pc, #580]	; (8000800 <ESPRxDecoder+0x28c>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d103      	bne.n	80005ca <ESPRxDecoder+0x56>
			 {
			 	bufferptr=1;
 80005c2:	4b8f      	ldr	r3, [pc, #572]	; (8000800 <ESPRxDecoder+0x28c>)
 80005c4:	2201      	movs	r2, #1
 80005c6:	701a      	strb	r2, [r3, #0]
 80005c8:	e014      	b.n	80005f4 <ESPRxDecoder+0x80>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	2b4b      	cmp	r3, #75	; 0x4b
 80005ce:	d111      	bne.n	80005f4 <ESPRxDecoder+0x80>
 80005d0:	4b8b      	ldr	r3, [pc, #556]	; (8000800 <ESPRxDecoder+0x28c>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d10d      	bne.n	80005f4 <ESPRxDecoder+0x80>
			 {
			 	bufferptr=0;
 80005d8:	4b89      	ldr	r3, [pc, #548]	; (8000800 <ESPRxDecoder+0x28c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
			 	wifi_command=30;
 80005de:	4b89      	ldr	r3, [pc, #548]	; (8000804 <ESPRxDecoder+0x290>)
 80005e0:	221e      	movs	r2, #30
 80005e2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 80005e8:	4b86      	ldr	r3, [pc, #536]	; (8000804 <ESPRxDecoder+0x290>)
 80005ea:	221e      	movs	r2, #30
 80005ec:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 80005ee:	4b86      	ldr	r3, [pc, #536]	; (8000808 <ESPRxDecoder+0x294>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	2b6e      	cmp	r3, #110	; 0x6e
 80005f8:	d107      	bne.n	800060a <ESPRxDecoder+0x96>
 80005fa:	4b81      	ldr	r3, [pc, #516]	; (8000800 <ESPRxDecoder+0x28c>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d103      	bne.n	800060a <ESPRxDecoder+0x96>
			 {
			 	bufferptr=1;
 8000602:	4b7f      	ldr	r3, [pc, #508]	; (8000800 <ESPRxDecoder+0x28c>)
 8000604:	2201      	movs	r2, #1
 8000606:	701a      	strb	r2, [r3, #0]
 8000608:	e060      	b.n	80006cc <ESPRxDecoder+0x158>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	2b6f      	cmp	r3, #111	; 0x6f
 800060e:	d107      	bne.n	8000620 <ESPRxDecoder+0xac>
 8000610:	4b7b      	ldr	r3, [pc, #492]	; (8000800 <ESPRxDecoder+0x28c>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2b01      	cmp	r3, #1
 8000616:	d103      	bne.n	8000620 <ESPRxDecoder+0xac>
			 {
			 	bufferptr=2;
 8000618:	4b79      	ldr	r3, [pc, #484]	; (8000800 <ESPRxDecoder+0x28c>)
 800061a:	2202      	movs	r2, #2
 800061c:	701a      	strb	r2, [r3, #0]
 800061e:	e055      	b.n	80006cc <ESPRxDecoder+0x158>
			 }
			 else if(bufferptr==2)
 8000620:	4b77      	ldr	r3, [pc, #476]	; (8000800 <ESPRxDecoder+0x28c>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2b02      	cmp	r3, #2
 8000626:	d104      	bne.n	8000632 <ESPRxDecoder+0xbe>
			 {
			 	bufferptr=3;
 8000628:	4b75      	ldr	r3, [pc, #468]	; (8000800 <ESPRxDecoder+0x28c>)
 800062a:	2203      	movs	r2, #3
 800062c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 800062e:	f001 ba9b 	b.w	8001b68 <ESPRxDecoder+0x15f4>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b63      	cmp	r3, #99	; 0x63
 8000636:	d107      	bne.n	8000648 <ESPRxDecoder+0xd4>
 8000638:	4b71      	ldr	r3, [pc, #452]	; (8000800 <ESPRxDecoder+0x28c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b03      	cmp	r3, #3
 800063e:	d103      	bne.n	8000648 <ESPRxDecoder+0xd4>
			 	bufferptr=4;
 8000640:	4b6f      	ldr	r3, [pc, #444]	; (8000800 <ESPRxDecoder+0x28c>)
 8000642:	2204      	movs	r2, #4
 8000644:	701a      	strb	r2, [r3, #0]
 8000646:	e041      	b.n	80006cc <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	2b68      	cmp	r3, #104	; 0x68
 800064c:	d107      	bne.n	800065e <ESPRxDecoder+0xea>
 800064e:	4b6c      	ldr	r3, [pc, #432]	; (8000800 <ESPRxDecoder+0x28c>)
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b04      	cmp	r3, #4
 8000654:	d103      	bne.n	800065e <ESPRxDecoder+0xea>
			 	bufferptr=5;
 8000656:	4b6a      	ldr	r3, [pc, #424]	; (8000800 <ESPRxDecoder+0x28c>)
 8000658:	2205      	movs	r2, #5
 800065a:	701a      	strb	r2, [r3, #0]
 800065c:	e036      	b.n	80006cc <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b61      	cmp	r3, #97	; 0x61
 8000662:	d107      	bne.n	8000674 <ESPRxDecoder+0x100>
 8000664:	4b66      	ldr	r3, [pc, #408]	; (8000800 <ESPRxDecoder+0x28c>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b05      	cmp	r3, #5
 800066a:	d103      	bne.n	8000674 <ESPRxDecoder+0x100>
			 	bufferptr=6;
 800066c:	4b64      	ldr	r3, [pc, #400]	; (8000800 <ESPRxDecoder+0x28c>)
 800066e:	2206      	movs	r2, #6
 8000670:	701a      	strb	r2, [r3, #0]
 8000672:	e02b      	b.n	80006cc <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	2b6e      	cmp	r3, #110	; 0x6e
 8000678:	d107      	bne.n	800068a <ESPRxDecoder+0x116>
 800067a:	4b61      	ldr	r3, [pc, #388]	; (8000800 <ESPRxDecoder+0x28c>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b06      	cmp	r3, #6
 8000680:	d103      	bne.n	800068a <ESPRxDecoder+0x116>
			 	bufferptr=7;
 8000682:	4b5f      	ldr	r3, [pc, #380]	; (8000800 <ESPRxDecoder+0x28c>)
 8000684:	2207      	movs	r2, #7
 8000686:	701a      	strb	r2, [r3, #0]
 8000688:	e020      	b.n	80006cc <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2b67      	cmp	r3, #103	; 0x67
 800068e:	d107      	bne.n	80006a0 <ESPRxDecoder+0x12c>
 8000690:	4b5b      	ldr	r3, [pc, #364]	; (8000800 <ESPRxDecoder+0x28c>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b07      	cmp	r3, #7
 8000696:	d103      	bne.n	80006a0 <ESPRxDecoder+0x12c>
			 	bufferptr=8;
 8000698:	4b59      	ldr	r3, [pc, #356]	; (8000800 <ESPRxDecoder+0x28c>)
 800069a:	2208      	movs	r2, #8
 800069c:	701a      	strb	r2, [r3, #0]
 800069e:	e015      	b.n	80006cc <ESPRxDecoder+0x158>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	2b65      	cmp	r3, #101	; 0x65
 80006a4:	f041 8260 	bne.w	8001b68 <ESPRxDecoder+0x15f4>
 80006a8:	4b55      	ldr	r3, [pc, #340]	; (8000800 <ESPRxDecoder+0x28c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b08      	cmp	r3, #8
 80006ae:	f041 825b 	bne.w	8001b68 <ESPRxDecoder+0x15f4>
			 	bufferptr=0;
 80006b2:	4b53      	ldr	r3, [pc, #332]	; (8000800 <ESPRxDecoder+0x28c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 80006bc:	4b51      	ldr	r3, [pc, #324]	; (8000804 <ESPRxDecoder+0x290>)
 80006be:	221e      	movs	r2, #30
 80006c0:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 80006c2:	4b51      	ldr	r3, [pc, #324]	; (8000808 <ESPRxDecoder+0x294>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
		break;
 80006c8:	f001 ba4e 	b.w	8001b68 <ESPRxDecoder+0x15f4>
 80006cc:	f001 ba4c 	b.w	8001b68 <ESPRxDecoder+0x15f4>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	2b4f      	cmp	r3, #79	; 0x4f
 80006d4:	d108      	bne.n	80006e8 <ESPRxDecoder+0x174>
 80006d6:	4b4a      	ldr	r3, [pc, #296]	; (8000800 <ESPRxDecoder+0x28c>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d104      	bne.n	80006e8 <ESPRxDecoder+0x174>
			 {
			 	bufferptr=1;
 80006de:	4b48      	ldr	r3, [pc, #288]	; (8000800 <ESPRxDecoder+0x28c>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=49;
			 }
		break;
 80006e4:	f001 ba42 	b.w	8001b6c <ESPRxDecoder+0x15f8>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	2b4b      	cmp	r3, #75	; 0x4b
 80006ec:	f041 823e 	bne.w	8001b6c <ESPRxDecoder+0x15f8>
 80006f0:	4b43      	ldr	r3, [pc, #268]	; (8000800 <ESPRxDecoder+0x28c>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	f041 8239 	bne.w	8001b6c <ESPRxDecoder+0x15f8>
			 	bufferptr=0;
 80006fa:	4b41      	ldr	r3, [pc, #260]	; (8000800 <ESPRxDecoder+0x28c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000700:	2300      	movs	r3, #0
 8000702:	71bb      	strb	r3, [r7, #6]
				wifi_command=49;
 8000704:	4b3f      	ldr	r3, [pc, #252]	; (8000804 <ESPRxDecoder+0x290>)
 8000706:	2231      	movs	r2, #49	; 0x31
 8000708:	701a      	strb	r2, [r3, #0]
		break;
 800070a:	f001 ba2f 	b.w	8001b6c <ESPRxDecoder+0x15f8>
		case 3:
			if((Rxwifi_data=='A')&&(bufferptr==0))
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2b41      	cmp	r3, #65	; 0x41
 8000712:	d107      	bne.n	8000724 <ESPRxDecoder+0x1b0>
 8000714:	4b3a      	ldr	r3, [pc, #232]	; (8000800 <ESPRxDecoder+0x28c>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d103      	bne.n	8000724 <ESPRxDecoder+0x1b0>
			 {
			 	bufferptr=1;
 800071c:	4b38      	ldr	r3, [pc, #224]	; (8000800 <ESPRxDecoder+0x28c>)
 800071e:	2201      	movs	r2, #1
 8000720:	701a      	strb	r2, [r3, #0]
 8000722:	e0a1      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==1))
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b43      	cmp	r3, #67	; 0x43
 8000728:	d107      	bne.n	800073a <ESPRxDecoder+0x1c6>
 800072a:	4b35      	ldr	r3, [pc, #212]	; (8000800 <ESPRxDecoder+0x28c>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d103      	bne.n	800073a <ESPRxDecoder+0x1c6>
			 {
			 	bufferptr=2;
 8000732:	4b33      	ldr	r3, [pc, #204]	; (8000800 <ESPRxDecoder+0x28c>)
 8000734:	2202      	movs	r2, #2
 8000736:	701a      	strb	r2, [r3, #0]
 8000738:	e096      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==2))
 800073a:	79fb      	ldrb	r3, [r7, #7]
 800073c:	2b43      	cmp	r3, #67	; 0x43
 800073e:	d107      	bne.n	8000750 <ESPRxDecoder+0x1dc>
 8000740:	4b2f      	ldr	r3, [pc, #188]	; (8000800 <ESPRxDecoder+0x28c>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b02      	cmp	r3, #2
 8000746:	d103      	bne.n	8000750 <ESPRxDecoder+0x1dc>
			 {
			 	bufferptr=3;
 8000748:	4b2d      	ldr	r3, [pc, #180]	; (8000800 <ESPRxDecoder+0x28c>)
 800074a:	2203      	movs	r2, #3
 800074c:	701a      	strb	r2, [r3, #0]
 800074e:	e08b      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }

			 else if((Rxwifi_data=='E')&&(bufferptr==3))
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	2b45      	cmp	r3, #69	; 0x45
 8000754:	d107      	bne.n	8000766 <ESPRxDecoder+0x1f2>
 8000756:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <ESPRxDecoder+0x28c>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b03      	cmp	r3, #3
 800075c:	d103      	bne.n	8000766 <ESPRxDecoder+0x1f2>
			 {
			 	bufferptr=4;
 800075e:	4b28      	ldr	r3, [pc, #160]	; (8000800 <ESPRxDecoder+0x28c>)
 8000760:	2204      	movs	r2, #4
 8000762:	701a      	strb	r2, [r3, #0]
 8000764:	e080      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	2b45      	cmp	r3, #69	; 0x45
 800076a:	d107      	bne.n	800077c <ESPRxDecoder+0x208>
 800076c:	4b24      	ldr	r3, [pc, #144]	; (8000800 <ESPRxDecoder+0x28c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b04      	cmp	r3, #4
 8000772:	d103      	bne.n	800077c <ESPRxDecoder+0x208>
			 {
			 	bufferptr=5;
 8000774:	4b22      	ldr	r3, [pc, #136]	; (8000800 <ESPRxDecoder+0x28c>)
 8000776:	2205      	movs	r2, #5
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	e075      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2b44      	cmp	r3, #68	; 0x44
 8000780:	d107      	bne.n	8000792 <ESPRxDecoder+0x21e>
 8000782:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <ESPRxDecoder+0x28c>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b05      	cmp	r3, #5
 8000788:	d103      	bne.n	8000792 <ESPRxDecoder+0x21e>
			 {
			 	bufferptr=6;
 800078a:	4b1d      	ldr	r3, [pc, #116]	; (8000800 <ESPRxDecoder+0x28c>)
 800078c:	2206      	movs	r2, #6
 800078e:	701a      	strb	r2, [r3, #0]
 8000790:	e06a      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==6))
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	2b4f      	cmp	r3, #79	; 0x4f
 8000796:	d107      	bne.n	80007a8 <ESPRxDecoder+0x234>
 8000798:	4b19      	ldr	r3, [pc, #100]	; (8000800 <ESPRxDecoder+0x28c>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	2b06      	cmp	r3, #6
 800079e:	d103      	bne.n	80007a8 <ESPRxDecoder+0x234>
			 {
			 	bufferptr=7;
 80007a0:	4b17      	ldr	r3, [pc, #92]	; (8000800 <ESPRxDecoder+0x28c>)
 80007a2:	2207      	movs	r2, #7
 80007a4:	701a      	strb	r2, [r3, #0]
 80007a6:	e05f      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='_')&&(bufferptr==7))
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	2b5f      	cmp	r3, #95	; 0x5f
 80007ac:	d107      	bne.n	80007be <ESPRxDecoder+0x24a>
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <ESPRxDecoder+0x28c>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b07      	cmp	r3, #7
 80007b4:	d103      	bne.n	80007be <ESPRxDecoder+0x24a>
			 {
			 	bufferptr=8;
 80007b6:	4b12      	ldr	r3, [pc, #72]	; (8000800 <ESPRxDecoder+0x28c>)
 80007b8:	2208      	movs	r2, #8
 80007ba:	701a      	strb	r2, [r3, #0]
 80007bc:	e054      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==8))
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2b45      	cmp	r3, #69	; 0x45
 80007c2:	d107      	bne.n	80007d4 <ESPRxDecoder+0x260>
 80007c4:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <ESPRxDecoder+0x28c>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b08      	cmp	r3, #8
 80007ca:	d103      	bne.n	80007d4 <ESPRxDecoder+0x260>
			 {
			 	bufferptr=9;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <ESPRxDecoder+0x28c>)
 80007ce:	2209      	movs	r2, #9
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	e049      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==9))
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	2b44      	cmp	r3, #68	; 0x44
 80007d8:	d107      	bne.n	80007ea <ESPRxDecoder+0x276>
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <ESPRxDecoder+0x28c>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b09      	cmp	r3, #9
 80007e0:	d103      	bne.n	80007ea <ESPRxDecoder+0x276>
			 {
			 	bufferptr=10;
 80007e2:	4b07      	ldr	r3, [pc, #28]	; (8000800 <ESPRxDecoder+0x28c>)
 80007e4:	220a      	movs	r2, #10
 80007e6:	701a      	strb	r2, [r3, #0]
 80007e8:	e03e      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='I')&&(bufferptr==10))
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	2b49      	cmp	r3, #73	; 0x49
 80007ee:	d10d      	bne.n	800080c <ESPRxDecoder+0x298>
 80007f0:	4b03      	ldr	r3, [pc, #12]	; (8000800 <ESPRxDecoder+0x28c>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b0a      	cmp	r3, #10
 80007f6:	d109      	bne.n	800080c <ESPRxDecoder+0x298>
			 {
			 	bufferptr=11;
 80007f8:	4b01      	ldr	r3, [pc, #4]	; (8000800 <ESPRxDecoder+0x28c>)
 80007fa:	220b      	movs	r2, #11
 80007fc:	701a      	strb	r2, [r3, #0]
 80007fe:	e033      	b.n	8000868 <ESPRxDecoder+0x2f4>
 8000800:	20000796 	.word	0x20000796
 8000804:	20000698 	.word	0x20000698
 8000808:	20000798 	.word	0x20000798
			 }
			 else if((Rxwifi_data=='M')&&(bufferptr==11))
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	2b4d      	cmp	r3, #77	; 0x4d
 8000810:	d107      	bne.n	8000822 <ESPRxDecoder+0x2ae>
 8000812:	4b94      	ldr	r3, [pc, #592]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	2b0b      	cmp	r3, #11
 8000818:	d103      	bne.n	8000822 <ESPRxDecoder+0x2ae>
			 {
			 	bufferptr=12;
 800081a:	4b92      	ldr	r3, [pc, #584]	; (8000a64 <ESPRxDecoder+0x4f0>)
 800081c:	220c      	movs	r2, #12
 800081e:	701a      	strb	r2, [r3, #0]
 8000820:	e022      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='A')&&(bufferptr==12))
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	2b41      	cmp	r3, #65	; 0x41
 8000826:	d107      	bne.n	8000838 <ESPRxDecoder+0x2c4>
 8000828:	4b8e      	ldr	r3, [pc, #568]	; (8000a64 <ESPRxDecoder+0x4f0>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b0c      	cmp	r3, #12
 800082e:	d103      	bne.n	8000838 <ESPRxDecoder+0x2c4>
			 {
			 	bufferptr=13;
 8000830:	4b8c      	ldr	r3, [pc, #560]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000832:	220d      	movs	r2, #13
 8000834:	701a      	strb	r2, [r3, #0]
 8000836:	e017      	b.n	8000868 <ESPRxDecoder+0x2f4>
			 }
			 else if((Rxwifi_data=='X')&&(bufferptr==13))
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	2b58      	cmp	r3, #88	; 0x58
 800083c:	d114      	bne.n	8000868 <ESPRxDecoder+0x2f4>
 800083e:	4b89      	ldr	r3, [pc, #548]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b0d      	cmp	r3, #13
 8000844:	d110      	bne.n	8000868 <ESPRxDecoder+0x2f4>
				 {
			 	bufferptr=0;
 8000846:	4b87      	ldr	r3, [pc, #540]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000848:	2200      	movs	r2, #0
 800084a:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 800084c:	4b86      	ldr	r3, [pc, #536]	; (8000a68 <ESPRxDecoder+0x4f4>)
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000852:	2300      	movs	r3, #0
 8000854:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000856:	4b85      	ldr	r3, [pc, #532]	; (8000a6c <ESPRxDecoder+0x4f8>)
 8000858:	2246      	movs	r2, #70	; 0x46
 800085a:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 800085c:	4b84      	ldr	r3, [pc, #528]	; (8000a70 <ESPRxDecoder+0x4fc>)
 800085e:	2200      	movs	r2, #0
 8000860:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000862:	4b84      	ldr	r3, [pc, #528]	; (8000a74 <ESPRxDecoder+0x500>)
 8000864:	2201      	movs	r2, #1
 8000866:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=70;
				Error_Retry=0;
			 }	*/

			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	2b4e      	cmp	r3, #78	; 0x4e
 800086c:	d107      	bne.n	800087e <ESPRxDecoder+0x30a>
 800086e:	4b7e      	ldr	r3, [pc, #504]	; (8000a68 <ESPRxDecoder+0x4f4>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d103      	bne.n	800087e <ESPRxDecoder+0x30a>
			 {
			 	Err_bufferptr=1;
 8000876:	4b7c      	ldr	r3, [pc, #496]	; (8000a68 <ESPRxDecoder+0x4f4>)
 8000878:	2201      	movs	r2, #1
 800087a:	701a      	strb	r2, [r3, #0]
 800087c:	e040      	b.n	8000900 <ESPRxDecoder+0x38c>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	2b6f      	cmp	r3, #111	; 0x6f
 8000882:	d107      	bne.n	8000894 <ESPRxDecoder+0x320>
 8000884:	4b78      	ldr	r3, [pc, #480]	; (8000a68 <ESPRxDecoder+0x4f4>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d103      	bne.n	8000894 <ESPRxDecoder+0x320>
			 {
			 	Err_bufferptr=2;
 800088c:	4b76      	ldr	r3, [pc, #472]	; (8000a68 <ESPRxDecoder+0x4f4>)
 800088e:	2202      	movs	r2, #2
 8000890:	701a      	strb	r2, [r3, #0]
 8000892:	e035      	b.n	8000900 <ESPRxDecoder+0x38c>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	2b41      	cmp	r3, #65	; 0x41
 8000898:	d107      	bne.n	80008aa <ESPRxDecoder+0x336>
 800089a:	4b73      	ldr	r3, [pc, #460]	; (8000a68 <ESPRxDecoder+0x4f4>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b02      	cmp	r3, #2
 80008a0:	d103      	bne.n	80008aa <ESPRxDecoder+0x336>
			 {
			 	Err_bufferptr=3;
 80008a2:	4b71      	ldr	r3, [pc, #452]	; (8000a68 <ESPRxDecoder+0x4f4>)
 80008a4:	2203      	movs	r2, #3
 80008a6:	701a      	strb	r2, [r3, #0]
 80008a8:	e02a      	b.n	8000900 <ESPRxDecoder+0x38c>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b50      	cmp	r3, #80	; 0x50
 80008ae:	f041 815f 	bne.w	8001b70 <ESPRxDecoder+0x15fc>
 80008b2:	4b6d      	ldr	r3, [pc, #436]	; (8000a68 <ESPRxDecoder+0x4f4>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b03      	cmp	r3, #3
 80008b8:	f041 815a 	bne.w	8001b70 <ESPRxDecoder+0x15fc>
			 {
			 	Err_bufferptr=0;
 80008bc:	4b6a      	ldr	r3, [pc, #424]	; (8000a68 <ESPRxDecoder+0x4f4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 80008c2:	4b68      	ldr	r3, [pc, #416]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 80008cc:	4b69      	ldr	r3, [pc, #420]	; (8000a74 <ESPRxDecoder+0x500>)
 80008ce:	2203      	movs	r2, #3
 80008d0:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 80008d2:	4b67      	ldr	r3, [pc, #412]	; (8000a70 <ESPRxDecoder+0x4fc>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	3301      	adds	r3, #1
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b65      	ldr	r3, [pc, #404]	; (8000a70 <ESPRxDecoder+0x4fc>)
 80008dc:	701a      	strb	r2, [r3, #0]
 80008de:	4b64      	ldr	r3, [pc, #400]	; (8000a70 <ESPRxDecoder+0x4fc>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d804      	bhi.n	80008f0 <ESPRxDecoder+0x37c>
				{
				   wifi_command=50;
 80008e6:	4b61      	ldr	r3, [pc, #388]	; (8000a6c <ESPRxDecoder+0x4f8>)
 80008e8:	2232      	movs	r2, #50	; 0x32
 80008ea:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 80008ec:	f001 b940 	b.w	8001b70 <ESPRxDecoder+0x15fc>
				   wifi_command=10;
 80008f0:	4b5e      	ldr	r3, [pc, #376]	; (8000a6c <ESPRxDecoder+0x4f8>)
 80008f2:	220a      	movs	r2, #10
 80008f4:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 80008f6:	4b5e      	ldr	r3, [pc, #376]	; (8000a70 <ESPRxDecoder+0x4fc>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
		break;
 80008fc:	f001 b938 	b.w	8001b70 <ESPRxDecoder+0x15fc>
 8000900:	f001 b936 	b.w	8001b70 <ESPRxDecoder+0x15fc>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	2b4f      	cmp	r3, #79	; 0x4f
 8000908:	d108      	bne.n	800091c <ESPRxDecoder+0x3a8>
 800090a:	4b56      	ldr	r3, [pc, #344]	; (8000a64 <ESPRxDecoder+0x4f0>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d104      	bne.n	800091c <ESPRxDecoder+0x3a8>
			 {
			 	bufferptr=1;
 8000912:	4b54      	ldr	r3, [pc, #336]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000914:	2201      	movs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000918:	f001 b92c 	b.w	8001b74 <ESPRxDecoder+0x1600>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	2b4b      	cmp	r3, #75	; 0x4b
 8000920:	f041 8128 	bne.w	8001b74 <ESPRxDecoder+0x1600>
 8000924:	4b4f      	ldr	r3, [pc, #316]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	f041 8123 	bne.w	8001b74 <ESPRxDecoder+0x1600>
			 	bufferptr=0;
 800092e:	4b4d      	ldr	r3, [pc, #308]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000934:	2300      	movs	r3, #0
 8000936:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000938:	4b4c      	ldr	r3, [pc, #304]	; (8000a6c <ESPRxDecoder+0x4f8>)
 800093a:	2250      	movs	r2, #80	; 0x50
 800093c:	701a      	strb	r2, [r3, #0]
		break;
 800093e:	f001 b919 	b.w	8001b74 <ESPRxDecoder+0x1600>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	2b43      	cmp	r3, #67	; 0x43
 8000946:	d107      	bne.n	8000958 <ESPRxDecoder+0x3e4>
 8000948:	4b46      	ldr	r3, [pc, #280]	; (8000a64 <ESPRxDecoder+0x4f0>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d103      	bne.n	8000958 <ESPRxDecoder+0x3e4>
			 {
			 	bufferptr=1;
 8000950:	4b44      	ldr	r3, [pc, #272]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000952:	2201      	movs	r2, #1
 8000954:	701a      	strb	r2, [r3, #0]
 8000956:	e04e      	b.n	80009f6 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	2b4f      	cmp	r3, #79	; 0x4f
 800095c:	d107      	bne.n	800096e <ESPRxDecoder+0x3fa>
 800095e:	4b41      	ldr	r3, [pc, #260]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b01      	cmp	r3, #1
 8000964:	d103      	bne.n	800096e <ESPRxDecoder+0x3fa>
			 {
			 	bufferptr=2;
 8000966:	4b3f      	ldr	r3, [pc, #252]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000968:	2202      	movs	r2, #2
 800096a:	701a      	strb	r2, [r3, #0]
 800096c:	e043      	b.n	80009f6 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	2b4e      	cmp	r3, #78	; 0x4e
 8000972:	d107      	bne.n	8000984 <ESPRxDecoder+0x410>
 8000974:	4b3b      	ldr	r3, [pc, #236]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b02      	cmp	r3, #2
 800097a:	d103      	bne.n	8000984 <ESPRxDecoder+0x410>
			 {
			 	bufferptr=3;
 800097c:	4b39      	ldr	r3, [pc, #228]	; (8000a64 <ESPRxDecoder+0x4f0>)
 800097e:	2203      	movs	r2, #3
 8000980:	701a      	strb	r2, [r3, #0]
 8000982:	e038      	b.n	80009f6 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	2b4e      	cmp	r3, #78	; 0x4e
 8000988:	d107      	bne.n	800099a <ESPRxDecoder+0x426>
 800098a:	4b36      	ldr	r3, [pc, #216]	; (8000a64 <ESPRxDecoder+0x4f0>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b03      	cmp	r3, #3
 8000990:	d103      	bne.n	800099a <ESPRxDecoder+0x426>
			 {
			 	bufferptr=4;
 8000992:	4b34      	ldr	r3, [pc, #208]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000994:	2204      	movs	r2, #4
 8000996:	701a      	strb	r2, [r3, #0]
 8000998:	e02d      	b.n	80009f6 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	2b45      	cmp	r3, #69	; 0x45
 800099e:	d107      	bne.n	80009b0 <ESPRxDecoder+0x43c>
 80009a0:	4b30      	ldr	r3, [pc, #192]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b04      	cmp	r3, #4
 80009a6:	d103      	bne.n	80009b0 <ESPRxDecoder+0x43c>
			 {
			 	bufferptr=5;
 80009a8:	4b2e      	ldr	r3, [pc, #184]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009aa:	2205      	movs	r2, #5
 80009ac:	701a      	strb	r2, [r3, #0]
 80009ae:	e022      	b.n	80009f6 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	2b43      	cmp	r3, #67	; 0x43
 80009b4:	d107      	bne.n	80009c6 <ESPRxDecoder+0x452>
 80009b6:	4b2b      	ldr	r3, [pc, #172]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2b05      	cmp	r3, #5
 80009bc:	d103      	bne.n	80009c6 <ESPRxDecoder+0x452>
			 {
			 	bufferptr=6;
 80009be:	4b29      	ldr	r3, [pc, #164]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009c0:	2206      	movs	r2, #6
 80009c2:	701a      	strb	r2, [r3, #0]
 80009c4:	e017      	b.n	80009f6 <ESPRxDecoder+0x482>
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	2b54      	cmp	r3, #84	; 0x54
 80009ca:	d114      	bne.n	80009f6 <ESPRxDecoder+0x482>
 80009cc:	4b25      	ldr	r3, [pc, #148]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	2b06      	cmp	r3, #6
 80009d2:	d110      	bne.n	80009f6 <ESPRxDecoder+0x482>
			 {
			 	Rxseqdecoder=0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 80009d8:	4b24      	ldr	r3, [pc, #144]	; (8000a6c <ESPRxDecoder+0x4f8>)
 80009da:	225a      	movs	r2, #90	; 0x5a
 80009dc:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 80009de:	4b21      	ldr	r3, [pc, #132]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 80009e4:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <ESPRxDecoder+0x4fc>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 80009ea:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <ESPRxDecoder+0x4f4>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 80009f0:	4b20      	ldr	r3, [pc, #128]	; (8000a74 <ESPRxDecoder+0x500>)
 80009f2:	2202      	movs	r2, #2
 80009f4:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	2b4c      	cmp	r3, #76	; 0x4c
 80009fa:	d107      	bne.n	8000a0c <ESPRxDecoder+0x498>
 80009fc:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <ESPRxDecoder+0x4f0>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d103      	bne.n	8000a0c <ESPRxDecoder+0x498>
			 {
			 	bufferptr=1;
 8000a04:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]
 8000a0a:	e04a      	b.n	8000aa2 <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	2b69      	cmp	r3, #105	; 0x69
 8000a10:	d107      	bne.n	8000a22 <ESPRxDecoder+0x4ae>
 8000a12:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d103      	bne.n	8000a22 <ESPRxDecoder+0x4ae>
			 {
			 	bufferptr=2;
 8000a1a:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a1c:	2202      	movs	r2, #2
 8000a1e:	701a      	strb	r2, [r3, #0]
 8000a20:	e03f      	b.n	8000aa2 <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2b6e      	cmp	r3, #110	; 0x6e
 8000a26:	d107      	bne.n	8000a38 <ESPRxDecoder+0x4c4>
 8000a28:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d103      	bne.n	8000a38 <ESPRxDecoder+0x4c4>
			 {
			 	bufferptr=3;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a32:	2203      	movs	r2, #3
 8000a34:	701a      	strb	r2, [r3, #0]
 8000a36:	e034      	b.n	8000aa2 <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	2b6b      	cmp	r3, #107	; 0x6b
 8000a3c:	d107      	bne.n	8000a4e <ESPRxDecoder+0x4da>
 8000a3e:	4b09      	ldr	r3, [pc, #36]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b03      	cmp	r3, #3
 8000a44:	d103      	bne.n	8000a4e <ESPRxDecoder+0x4da>
			 {
			 	bufferptr=4;
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a48:	2204      	movs	r2, #4
 8000a4a:	701a      	strb	r2, [r3, #0]
 8000a4c:	e029      	b.n	8000aa2 <ESPRxDecoder+0x52e>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2b65      	cmp	r3, #101	; 0x65
 8000a52:	d111      	bne.n	8000a78 <ESPRxDecoder+0x504>
 8000a54:	4b03      	ldr	r3, [pc, #12]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b04      	cmp	r3, #4
 8000a5a:	d10d      	bne.n	8000a78 <ESPRxDecoder+0x504>
			 {
			 	bufferptr=5;
 8000a5c:	4b01      	ldr	r3, [pc, #4]	; (8000a64 <ESPRxDecoder+0x4f0>)
 8000a5e:	2205      	movs	r2, #5
 8000a60:	701a      	strb	r2, [r3, #0]
 8000a62:	e01e      	b.n	8000aa2 <ESPRxDecoder+0x52e>
 8000a64:	20000796 	.word	0x20000796
 8000a68:	200000d3 	.word	0x200000d3
 8000a6c:	20000698 	.word	0x20000698
 8000a70:	200000f4 	.word	0x200000f4
 8000a74:	200000d4 	.word	0x200000d4
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	2b64      	cmp	r3, #100	; 0x64
 8000a7c:	d111      	bne.n	8000aa2 <ESPRxDecoder+0x52e>
 8000a7e:	4ba5      	ldr	r3, [pc, #660]	; (8000d14 <ESPRxDecoder+0x7a0>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b05      	cmp	r3, #5
 8000a84:	d10d      	bne.n	8000aa2 <ESPRxDecoder+0x52e>
			 {
			 	Rxseqdecoder=0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000a8a:	4ba3      	ldr	r3, [pc, #652]	; (8000d18 <ESPRxDecoder+0x7a4>)
 8000a8c:	225a      	movs	r2, #90	; 0x5a
 8000a8e:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000a90:	4ba0      	ldr	r3, [pc, #640]	; (8000d14 <ESPRxDecoder+0x7a0>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000a96:	4ba1      	ldr	r3, [pc, #644]	; (8000d1c <ESPRxDecoder+0x7a8>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000a9c:	4ba0      	ldr	r3, [pc, #640]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	2b45      	cmp	r3, #69	; 0x45
 8000aa6:	d107      	bne.n	8000ab8 <ESPRxDecoder+0x544>
 8000aa8:	4b9d      	ldr	r3, [pc, #628]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d103      	bne.n	8000ab8 <ESPRxDecoder+0x544>
			 {
			 	Err_bufferptr=1;
 8000ab0:	4b9b      	ldr	r3, [pc, #620]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	701a      	strb	r2, [r3, #0]
 8000ab6:	e04b      	b.n	8000b50 <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	2b52      	cmp	r3, #82	; 0x52
 8000abc:	d107      	bne.n	8000ace <ESPRxDecoder+0x55a>
 8000abe:	4b98      	ldr	r3, [pc, #608]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d103      	bne.n	8000ace <ESPRxDecoder+0x55a>
			 {
			 	Err_bufferptr=2;
 8000ac6:	4b96      	ldr	r3, [pc, #600]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000ac8:	2202      	movs	r2, #2
 8000aca:	701a      	strb	r2, [r3, #0]
 8000acc:	e040      	b.n	8000b50 <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	2b52      	cmp	r3, #82	; 0x52
 8000ad2:	d107      	bne.n	8000ae4 <ESPRxDecoder+0x570>
 8000ad4:	4b92      	ldr	r3, [pc, #584]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d103      	bne.n	8000ae4 <ESPRxDecoder+0x570>
			 {
			 	Err_bufferptr=3;
 8000adc:	4b90      	ldr	r3, [pc, #576]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000ade:	2203      	movs	r2, #3
 8000ae0:	701a      	strb	r2, [r3, #0]
 8000ae2:	e035      	b.n	8000b50 <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	2b4f      	cmp	r3, #79	; 0x4f
 8000ae8:	d107      	bne.n	8000afa <ESPRxDecoder+0x586>
 8000aea:	4b8d      	ldr	r3, [pc, #564]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b03      	cmp	r3, #3
 8000af0:	d103      	bne.n	8000afa <ESPRxDecoder+0x586>
			 {
			 	Err_bufferptr=4;
 8000af2:	4b8b      	ldr	r3, [pc, #556]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000af4:	2204      	movs	r2, #4
 8000af6:	701a      	strb	r2, [r3, #0]
 8000af8:	e02a      	b.n	8000b50 <ESPRxDecoder+0x5dc>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	2b52      	cmp	r3, #82	; 0x52
 8000afe:	f041 803b 	bne.w	8001b78 <ESPRxDecoder+0x1604>
 8000b02:	4b87      	ldr	r3, [pc, #540]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	f041 8036 	bne.w	8001b78 <ESPRxDecoder+0x1604>
			 {
			   	Err_bufferptr=0;
 8000b0c:	4b84      	ldr	r3, [pc, #528]	; (8000d20 <ESPRxDecoder+0x7ac>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000b12:	4b80      	ldr	r3, [pc, #512]	; (8000d14 <ESPRxDecoder+0x7a0>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 8000b1c:	4b81      	ldr	r3, [pc, #516]	; (8000d24 <ESPRxDecoder+0x7b0>)
 8000b1e:	2204      	movs	r2, #4
 8000b20:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000b22:	4b7e      	ldr	r3, [pc, #504]	; (8000d1c <ESPRxDecoder+0x7a8>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	3301      	adds	r3, #1
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4b7c      	ldr	r3, [pc, #496]	; (8000d1c <ESPRxDecoder+0x7a8>)
 8000b2c:	701a      	strb	r2, [r3, #0]
 8000b2e:	4b7b      	ldr	r3, [pc, #492]	; (8000d1c <ESPRxDecoder+0x7a8>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b02      	cmp	r3, #2
 8000b34:	d804      	bhi.n	8000b40 <ESPRxDecoder+0x5cc>
				{
				   wifi_command=80;
 8000b36:	4b78      	ldr	r3, [pc, #480]	; (8000d18 <ESPRxDecoder+0x7a4>)
 8000b38:	2250      	movs	r2, #80	; 0x50
 8000b3a:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 8000b3c:	f001 b81c 	b.w	8001b78 <ESPRxDecoder+0x1604>
				   wifi_command=50;	 // modified by satheesh
 8000b40:	4b75      	ldr	r3, [pc, #468]	; (8000d18 <ESPRxDecoder+0x7a4>)
 8000b42:	2232      	movs	r2, #50	; 0x32
 8000b44:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000b46:	4b75      	ldr	r3, [pc, #468]	; (8000d1c <ESPRxDecoder+0x7a8>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	701a      	strb	r2, [r3, #0]
		break;
 8000b4c:	f001 b814 	b.w	8001b78 <ESPRxDecoder+0x1604>
 8000b50:	f001 b812 	b.w	8001b78 <ESPRxDecoder+0x1604>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2b3e      	cmp	r3, #62	; 0x3e
 8000b58:	f041 8010 	bne.w	8001b7c <ESPRxDecoder+0x1608>
 8000b5c:	4b6d      	ldr	r3, [pc, #436]	; (8000d14 <ESPRxDecoder+0x7a0>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	f041 800b 	bne.w	8001b7c <ESPRxDecoder+0x1608>
			 {
			 	bufferptr=0;
 8000b66:	4b6b      	ldr	r3, [pc, #428]	; (8000d14 <ESPRxDecoder+0x7a0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	71bb      	strb	r3, [r7, #6]
				refinc=0;
 8000b70:	4b6d      	ldr	r3, [pc, #436]	; (8000d28 <ESPRxDecoder+0x7b4>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]
				wifi_command=100;
 8000b76:	4b68      	ldr	r3, [pc, #416]	; (8000d18 <ESPRxDecoder+0x7a4>)
 8000b78:	2264      	movs	r2, #100	; 0x64
 8000b7a:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8000b7c:	f000 bffe 	b.w	8001b7c <ESPRxDecoder+0x1608>
		case 7:
			checkbuff[refinc]= Rxwifi_data;
 8000b80:	4b69      	ldr	r3, [pc, #420]	; (8000d28 <ESPRxDecoder+0x7b4>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	4a69      	ldr	r2, [pc, #420]	; (8000d2c <ESPRxDecoder+0x7b8>)
 8000b88:	79fb      	ldrb	r3, [r7, #7]
 8000b8a:	5453      	strb	r3, [r2, r1]
			refinc++;
 8000b8c:	4b66      	ldr	r3, [pc, #408]	; (8000d28 <ESPRxDecoder+0x7b4>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	4b64      	ldr	r3, [pc, #400]	; (8000d28 <ESPRxDecoder+0x7b4>)
 8000b96:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	2b24      	cmp	r3, #36	; 0x24
 8000b9c:	d10b      	bne.n	8000bb6 <ESPRxDecoder+0x642>
 8000b9e:	4b64      	ldr	r3, [pc, #400]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d107      	bne.n	8000bb6 <ESPRxDecoder+0x642>
			 {
				Data_bufferptr=1;
 8000ba6:	4b62      	ldr	r3, [pc, #392]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1= 1;
 8000bac:	4b61      	ldr	r3, [pc, #388]	; (8000d34 <ESPRxDecoder+0x7c0>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	f000 be60 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==1)	 //unit id
 8000bb6:	4b5e      	ldr	r3, [pc, #376]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d10c      	bne.n	8000bd8 <ESPRxDecoder+0x664>
			 {
				 Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data); Data_bufferptr=2;
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f000 ffed 	bl	8001ba0 <DecToASCIIFun>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b5b      	ldr	r3, [pc, #364]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000bcc:	701a      	strb	r2, [r3, #0]
 8000bce:	4b58      	ldr	r3, [pc, #352]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	701a      	strb	r2, [r3, #0]
 8000bd4:	f000 be4f 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==2)
 8000bd8:	4b55      	ldr	r3, [pc, #340]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	d119      	bne.n	8000c14 <ESPRxDecoder+0x6a0>
			 {
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 ffdc 	bl	8001ba0 <DecToASCIIFun>
 8000be8:	4603      	mov	r3, r0
 8000bea:	461a      	mov	r2, r3
 8000bec:	4b52      	ldr	r3, [pc, #328]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000bee:	705a      	strb	r2, [r3, #1]
				 UnitId_Http = Uart_rx_buffer[1]+Uart_rx_buffer[0]*10;
 8000bf0:	4b51      	ldr	r3, [pc, #324]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000bf2:	785a      	ldrb	r2, [r3, #1]
 8000bf4:	4b50      	ldr	r3, [pc, #320]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	0089      	lsls	r1, r1, #2
 8000bfc:	440b      	add	r3, r1
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	4413      	add	r3, r2
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	4b4d      	ldr	r3, [pc, #308]	; (8000d3c <ESPRxDecoder+0x7c8>)
 8000c08:	701a      	strb	r2, [r3, #0]
				 Data_bufferptr=3;
 8000c0a:	4b49      	ldr	r3, [pc, #292]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c0c:	2203      	movs	r2, #3
 8000c0e:	701a      	strb	r2, [r3, #0]
 8000c10:	f000 be31 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==3)	 //,
 8000c14:	4b46      	ldr	r3, [pc, #280]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b03      	cmp	r3, #3
 8000c1a:	d104      	bne.n	8000c26 <ESPRxDecoder+0x6b2>
			 {
				 Data_bufferptr=4;
 8000c1c:	4b44      	ldr	r3, [pc, #272]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c1e:	2204      	movs	r2, #4
 8000c20:	701a      	strb	r2, [r3, #0]
 8000c22:	f000 be28 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==4)	 //process id
 8000c26:	4b42      	ldr	r3, [pc, #264]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d10c      	bne.n	8000c48 <ESPRxDecoder+0x6d4>
			 {
				 Data_bufferptr=5;
 8000c2e:	4b40      	ldr	r3, [pc, #256]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c30:	2205      	movs	r2, #5
 8000c32:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f000 ffb2 	bl	8001ba0 <DecToASCIIFun>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	461a      	mov	r2, r3
 8000c40:	4b3d      	ldr	r3, [pc, #244]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000c42:	709a      	strb	r2, [r3, #2]
 8000c44:	f000 be17 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==5)
 8000c48:	4b39      	ldr	r3, [pc, #228]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b05      	cmp	r3, #5
 8000c4e:	d10c      	bne.n	8000c6a <ESPRxDecoder+0x6f6>
			 {
				 Data_bufferptr=6;
 8000c50:	4b37      	ldr	r3, [pc, #220]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c52:	2206      	movs	r2, #6
 8000c54:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 ffa1 	bl	8001ba0 <DecToASCIIFun>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	461a      	mov	r2, r3
 8000c62:	4b35      	ldr	r3, [pc, #212]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000c64:	70da      	strb	r2, [r3, #3]
 8000c66:	f000 be06 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==6)
 8000c6a:	4b31      	ldr	r3, [pc, #196]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b06      	cmp	r3, #6
 8000c70:	d10c      	bne.n	8000c8c <ESPRxDecoder+0x718>
			 {
				 Data_bufferptr=7;
 8000c72:	4b2f      	ldr	r3, [pc, #188]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c74:	2207      	movs	r2, #7
 8000c76:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 ff90 	bl	8001ba0 <DecToASCIIFun>
 8000c80:	4603      	mov	r3, r0
 8000c82:	461a      	mov	r2, r3
 8000c84:	4b2c      	ldr	r3, [pc, #176]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000c86:	711a      	strb	r2, [r3, #4]
 8000c88:	f000 bdf5 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==7)
 8000c8c:	4b28      	ldr	r3, [pc, #160]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b07      	cmp	r3, #7
 8000c92:	d10c      	bne.n	8000cae <ESPRxDecoder+0x73a>
			 {
				 Data_bufferptr=8;
 8000c94:	4b26      	ldr	r3, [pc, #152]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000c96:	2208      	movs	r2, #8
 8000c98:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f000 ff7f 	bl	8001ba0 <DecToASCIIFun>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b24      	ldr	r3, [pc, #144]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000ca8:	715a      	strb	r2, [r3, #5]
 8000caa:	f000 bde4 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==8)
 8000cae:	4b20      	ldr	r3, [pc, #128]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	2b08      	cmp	r3, #8
 8000cb4:	d10c      	bne.n	8000cd0 <ESPRxDecoder+0x75c>
			 {
				 Data_bufferptr=9;
 8000cb6:	4b1e      	ldr	r3, [pc, #120]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000cb8:	2209      	movs	r2, #9
 8000cba:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 8000cbc:	79fb      	ldrb	r3, [r7, #7]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 ff6e 	bl	8001ba0 <DecToASCIIFun>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000cca:	719a      	strb	r2, [r3, #6]
 8000ccc:	f000 bdd3 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==9)
 8000cd0:	4b17      	ldr	r3, [pc, #92]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b09      	cmp	r3, #9
 8000cd6:	d10c      	bne.n	8000cf2 <ESPRxDecoder+0x77e>
			 {
				 Data_bufferptr=10;
 8000cd8:	4b15      	ldr	r3, [pc, #84]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000cda:	220a      	movs	r2, #10
 8000cdc:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 ff5d 	bl	8001ba0 <DecToASCIIFun>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000cec:	71da      	strb	r2, [r3, #7]
 8000cee:	f000 bdc2 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==10)
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b0a      	cmp	r3, #10
 8000cf8:	d122      	bne.n	8000d40 <ESPRxDecoder+0x7cc>
			 {
				 Data_bufferptr=11;
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <ESPRxDecoder+0x7bc>)
 8000cfc:	220b      	movs	r2, #11
 8000cfe:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 ff4c 	bl	8001ba0 <DecToASCIIFun>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <ESPRxDecoder+0x7c4>)
 8000d0e:	721a      	strb	r2, [r3, #8]
 8000d10:	f000 bdb1 	b.w	8001876 <ESPRxDecoder+0x1302>
 8000d14:	20000796 	.word	0x20000796
 8000d18:	20000698 	.word	0x20000698
 8000d1c:	200000f4 	.word	0x200000f4
 8000d20:	200000d3 	.word	0x200000d3
 8000d24:	200000d4 	.word	0x200000d4
 8000d28:	20000240 	.word	0x20000240
 8000d2c:	20000114 	.word	0x20000114
 8000d30:	200000d2 	.word	0x200000d2
 8000d34:	200000d8 	.word	0x200000d8
 8000d38:	2000008c 	.word	0x2000008c
 8000d3c:	200000d9 	.word	0x200000d9
			 }
			 else if(Data_bufferptr==11)
 8000d40:	4b9c      	ldr	r3, [pc, #624]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b0b      	cmp	r3, #11
 8000d46:	d10c      	bne.n	8000d62 <ESPRxDecoder+0x7ee>
			 {
				 Data_bufferptr=12;
 8000d48:	4b9a      	ldr	r3, [pc, #616]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000d4a:	220c      	movs	r2, #12
 8000d4c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 ff25 	bl	8001ba0 <DecToASCIIFun>
 8000d56:	4603      	mov	r3, r0
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b97      	ldr	r3, [pc, #604]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000d5c:	725a      	strb	r2, [r3, #9]
 8000d5e:	f000 bd8a 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==12)
 8000d62:	4b94      	ldr	r3, [pc, #592]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b0c      	cmp	r3, #12
 8000d68:	d10c      	bne.n	8000d84 <ESPRxDecoder+0x810>
			 {
				 Data_bufferptr=13;
 8000d6a:	4b92      	ldr	r3, [pc, #584]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000d6c:	220d      	movs	r2, #13
 8000d6e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 ff14 	bl	8001ba0 <DecToASCIIFun>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4b8e      	ldr	r3, [pc, #568]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000d7e:	729a      	strb	r2, [r3, #10]
 8000d80:	f000 bd79 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==13)
 8000d84:	4b8b      	ldr	r3, [pc, #556]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b0d      	cmp	r3, #13
 8000d8a:	d160      	bne.n	8000e4e <ESPRxDecoder+0x8da>
			 {
				 Data_bufferptr=14;
 8000d8c:	4b89      	ldr	r3, [pc, #548]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000d8e:	220e      	movs	r2, #14
 8000d90:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 ff03 	bl	8001ba0 <DecToASCIIFun>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b86      	ldr	r3, [pc, #536]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000da0:	72da      	strb	r2, [r3, #11]
				 ProcessId_Http_Msb = Uart_rx_buffer[5]+ (Uart_rx_buffer[4]*10)+(Uart_rx_buffer[3]*100)+(Uart_rx_buffer[2]*1000);
 8000da2:	4b85      	ldr	r3, [pc, #532]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000da4:	795b      	ldrb	r3, [r3, #5]
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	4b83      	ldr	r3, [pc, #524]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000daa:	78db      	ldrb	r3, [r3, #3]
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	4619      	mov	r1, r3
 8000db0:	0089      	lsls	r1, r1, #2
 8000db2:	440b      	add	r3, r1
 8000db4:	4619      	mov	r1, r3
 8000db6:	0088      	lsls	r0, r1, #2
 8000db8:	4619      	mov	r1, r3
 8000dba:	4603      	mov	r3, r0
 8000dbc:	440b      	add	r3, r1
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	b299      	uxth	r1, r3
 8000dc2:	4b7d      	ldr	r3, [pc, #500]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000dc4:	791b      	ldrb	r3, [r3, #4]
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	4618      	mov	r0, r3
 8000dca:	0080      	lsls	r0, r0, #2
 8000dcc:	4403      	add	r3, r0
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	440b      	add	r3, r1
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	4413      	add	r3, r2
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	4b77      	ldr	r3, [pc, #476]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000ddc:	789b      	ldrb	r3, [r3, #2]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	4619      	mov	r1, r3
 8000de2:	0149      	lsls	r1, r1, #5
 8000de4:	1ac9      	subs	r1, r1, r3
 8000de6:	0089      	lsls	r1, r1, #2
 8000de8:	440b      	add	r3, r1
 8000dea:	00db      	lsls	r3, r3, #3
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	4413      	add	r3, r2
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	4b72      	ldr	r3, [pc, #456]	; (8000fbc <ESPRxDecoder+0xa48>)
 8000df4:	801a      	strh	r2, [r3, #0]
				 ProcessId_Http_LSB = Uart_rx_buffer[9]+(Uart_rx_buffer[8]*10)+(Uart_rx_buffer[7]*100)+(Uart_rx_buffer[6]*1000);
 8000df6:	4b70      	ldr	r3, [pc, #448]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000df8:	7a5b      	ldrb	r3, [r3, #9]
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	4b6e      	ldr	r3, [pc, #440]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000dfe:	79db      	ldrb	r3, [r3, #7]
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	4619      	mov	r1, r3
 8000e04:	0089      	lsls	r1, r1, #2
 8000e06:	440b      	add	r3, r1
 8000e08:	4619      	mov	r1, r3
 8000e0a:	0088      	lsls	r0, r1, #2
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4603      	mov	r3, r0
 8000e10:	440b      	add	r3, r1
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	b299      	uxth	r1, r3
 8000e16:	4b68      	ldr	r3, [pc, #416]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000e18:	7a1b      	ldrb	r3, [r3, #8]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	0080      	lsls	r0, r0, #2
 8000e20:	4403      	add	r3, r0
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	440b      	add	r3, r1
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	4413      	add	r3, r2
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	4b62      	ldr	r3, [pc, #392]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000e30:	799b      	ldrb	r3, [r3, #6]
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	4619      	mov	r1, r3
 8000e36:	0149      	lsls	r1, r1, #5
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	0089      	lsls	r1, r1, #2
 8000e3c:	440b      	add	r3, r1
 8000e3e:	00db      	lsls	r3, r3, #3
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	4413      	add	r3, r2
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	4b5e      	ldr	r3, [pc, #376]	; (8000fc0 <ESPRxDecoder+0xa4c>)
 8000e48:	801a      	strh	r2, [r3, #0]
 8000e4a:	f000 bd14 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==14)	//,
 8000e4e:	4b59      	ldr	r3, [pc, #356]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b0e      	cmp	r3, #14
 8000e54:	d104      	bne.n	8000e60 <ESPRxDecoder+0x8ec>
			 {
				 Data_bufferptr=15;
 8000e56:	4b57      	ldr	r3, [pc, #348]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000e58:	220f      	movs	r2, #15
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	f000 bd0b 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==15)   //Rising_Temperature_High_Http
 8000e60:	4b54      	ldr	r3, [pc, #336]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b0f      	cmp	r3, #15
 8000e66:	d10c      	bne.n	8000e82 <ESPRxDecoder+0x90e>
			 {
				 Data_bufferptr=16;
 8000e68:	4b52      	ldr	r3, [pc, #328]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000e6a:	2210      	movs	r2, #16
 8000e6c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fe95 	bl	8001ba0 <DecToASCIIFun>
 8000e76:	4603      	mov	r3, r0
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b4f      	ldr	r3, [pc, #316]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000e7c:	731a      	strb	r2, [r3, #12]
 8000e7e:	f000 bcfa 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==16)
 8000e82:	4b4c      	ldr	r3, [pc, #304]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b10      	cmp	r3, #16
 8000e88:	d10c      	bne.n	8000ea4 <ESPRxDecoder+0x930>
			 {
				 Data_bufferptr=17;
 8000e8a:	4b4a      	ldr	r3, [pc, #296]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000e8c:	2211      	movs	r2, #17
 8000e8e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 fe84 	bl	8001ba0 <DecToASCIIFun>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4b46      	ldr	r3, [pc, #280]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000e9e:	735a      	strb	r2, [r3, #13]
 8000ea0:	f000 bce9 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==17)
 8000ea4:	4b43      	ldr	r3, [pc, #268]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b11      	cmp	r3, #17
 8000eaa:	d10c      	bne.n	8000ec6 <ESPRxDecoder+0x952>
			 {
				 Data_bufferptr=18;
 8000eac:	4b41      	ldr	r3, [pc, #260]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000eae:	2212      	movs	r2, #18
 8000eb0:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 fe73 	bl	8001ba0 <DecToASCIIFun>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b3e      	ldr	r3, [pc, #248]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000ec0:	739a      	strb	r2, [r3, #14]
 8000ec2:	f000 bcd8 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==18)
 8000ec6:	4b3b      	ldr	r3, [pc, #236]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b12      	cmp	r3, #18
 8000ecc:	d136      	bne.n	8000f3c <ESPRxDecoder+0x9c8>
			 {
				 Data_bufferptr=19;
 8000ece:	4b39      	ldr	r3, [pc, #228]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000ed0:	2213      	movs	r2, #19
 8000ed2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 fe62 	bl	8001ba0 <DecToASCIIFun>
 8000edc:	4603      	mov	r3, r0
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4b35      	ldr	r3, [pc, #212]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000ee2:	73da      	strb	r2, [r3, #15]
				 R_Temperature_High_Http = Uart_rx_buffer[15]+ (Uart_rx_buffer[14]*10)+(Uart_rx_buffer[13]*100)+(Uart_rx_buffer[12]*1000);
 8000ee4:	4b34      	ldr	r3, [pc, #208]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000ee6:	7bdb      	ldrb	r3, [r3, #15]
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	4b33      	ldr	r3, [pc, #204]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000eec:	7b5b      	ldrb	r3, [r3, #13]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	0089      	lsls	r1, r1, #2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	0088      	lsls	r0, r1, #2
 8000efa:	4619      	mov	r1, r3
 8000efc:	4603      	mov	r3, r0
 8000efe:	440b      	add	r3, r1
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	b299      	uxth	r1, r3
 8000f04:	4b2c      	ldr	r3, [pc, #176]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000f06:	7b9b      	ldrb	r3, [r3, #14]
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	0080      	lsls	r0, r0, #2
 8000f0e:	4403      	add	r3, r0
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	440b      	add	r3, r1
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	4413      	add	r3, r2
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	4b26      	ldr	r3, [pc, #152]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000f1e:	7b1b      	ldrb	r3, [r3, #12]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	4619      	mov	r1, r3
 8000f24:	0149      	lsls	r1, r1, #5
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	0089      	lsls	r1, r1, #2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	4413      	add	r3, r2
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	4b23      	ldr	r3, [pc, #140]	; (8000fc4 <ESPRxDecoder+0xa50>)
 8000f36:	801a      	strh	r2, [r3, #0]
 8000f38:	f000 bc9d 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==19)	//,
 8000f3c:	4b1d      	ldr	r3, [pc, #116]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b13      	cmp	r3, #19
 8000f42:	d104      	bne.n	8000f4e <ESPRxDecoder+0x9da>
			 {
				 Data_bufferptr=20;
 8000f44:	4b1b      	ldr	r3, [pc, #108]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f46:	2214      	movs	r2, #20
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	f000 bc94 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==20)   //Temperature_High_Http
 8000f4e:	4b19      	ldr	r3, [pc, #100]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b14      	cmp	r3, #20
 8000f54:	d10c      	bne.n	8000f70 <ESPRxDecoder+0x9fc>
			 {
				 Data_bufferptr=21;
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f58:	2215      	movs	r2, #21
 8000f5a:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 fe1e 	bl	8001ba0 <DecToASCIIFun>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000f6a:	741a      	strb	r2, [r3, #16]
 8000f6c:	f000 bc83 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==21)
 8000f70:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b15      	cmp	r3, #21
 8000f76:	d10c      	bne.n	8000f92 <ESPRxDecoder+0xa1e>
			 {
				 Data_bufferptr=22;
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f7a:	2216      	movs	r2, #22
 8000f7c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 fe0d 	bl	8001ba0 <DecToASCIIFun>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000f8c:	745a      	strb	r2, [r3, #17]
 8000f8e:	f000 bc72 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==22)
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b16      	cmp	r3, #22
 8000f98:	d116      	bne.n	8000fc8 <ESPRxDecoder+0xa54>
			 {
				 Data_bufferptr=23;
 8000f9a:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <ESPRxDecoder+0xa40>)
 8000f9c:	2217      	movs	r2, #23
 8000f9e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 fdfc 	bl	8001ba0 <DecToASCIIFun>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	461a      	mov	r2, r3
 8000fac:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <ESPRxDecoder+0xa44>)
 8000fae:	749a      	strb	r2, [r3, #18]
 8000fb0:	f000 bc61 	b.w	8001876 <ESPRxDecoder+0x1302>
 8000fb4:	200000d2 	.word	0x200000d2
 8000fb8:	2000008c 	.word	0x2000008c
 8000fbc:	200000da 	.word	0x200000da
 8000fc0:	200000dc 	.word	0x200000dc
 8000fc4:	200000de 	.word	0x200000de
			 }
			 else if(Data_bufferptr==23)
 8000fc8:	4b9c      	ldr	r3, [pc, #624]	; (800123c <ESPRxDecoder+0xcc8>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b17      	cmp	r3, #23
 8000fce:	d136      	bne.n	800103e <ESPRxDecoder+0xaca>
			 {
				 Data_bufferptr=24;
 8000fd0:	4b9a      	ldr	r3, [pc, #616]	; (800123c <ESPRxDecoder+0xcc8>)
 8000fd2:	2218      	movs	r2, #24
 8000fd4:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fde1 	bl	8001ba0 <DecToASCIIFun>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b97      	ldr	r3, [pc, #604]	; (8001240 <ESPRxDecoder+0xccc>)
 8000fe4:	74da      	strb	r2, [r3, #19]
				 Temperature_High_Http = Uart_rx_buffer[19]+ (Uart_rx_buffer[18]*10)+(Uart_rx_buffer[17]*100)+(Uart_rx_buffer[16]*1000);
 8000fe6:	4b96      	ldr	r3, [pc, #600]	; (8001240 <ESPRxDecoder+0xccc>)
 8000fe8:	7cdb      	ldrb	r3, [r3, #19]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	4b94      	ldr	r3, [pc, #592]	; (8001240 <ESPRxDecoder+0xccc>)
 8000fee:	7c5b      	ldrb	r3, [r3, #17]
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	0089      	lsls	r1, r1, #2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	0088      	lsls	r0, r1, #2
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4603      	mov	r3, r0
 8001000:	440b      	add	r3, r1
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	b299      	uxth	r1, r3
 8001006:	4b8e      	ldr	r3, [pc, #568]	; (8001240 <ESPRxDecoder+0xccc>)
 8001008:	7c9b      	ldrb	r3, [r3, #18]
 800100a:	b29b      	uxth	r3, r3
 800100c:	4618      	mov	r0, r3
 800100e:	0080      	lsls	r0, r0, #2
 8001010:	4403      	add	r3, r0
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	b29b      	uxth	r3, r3
 8001016:	440b      	add	r3, r1
 8001018:	b29b      	uxth	r3, r3
 800101a:	4413      	add	r3, r2
 800101c:	b29a      	uxth	r2, r3
 800101e:	4b88      	ldr	r3, [pc, #544]	; (8001240 <ESPRxDecoder+0xccc>)
 8001020:	7c1b      	ldrb	r3, [r3, #16]
 8001022:	b29b      	uxth	r3, r3
 8001024:	4619      	mov	r1, r3
 8001026:	0149      	lsls	r1, r1, #5
 8001028:	1ac9      	subs	r1, r1, r3
 800102a:	0089      	lsls	r1, r1, #2
 800102c:	440b      	add	r3, r1
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	b29b      	uxth	r3, r3
 8001032:	4413      	add	r3, r2
 8001034:	b29a      	uxth	r2, r3
 8001036:	4b83      	ldr	r3, [pc, #524]	; (8001244 <ESPRxDecoder+0xcd0>)
 8001038:	801a      	strh	r2, [r3, #0]
 800103a:	f000 bc1c 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==24)   //,
 800103e:	4b7f      	ldr	r3, [pc, #508]	; (800123c <ESPRxDecoder+0xcc8>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b18      	cmp	r3, #24
 8001044:	d104      	bne.n	8001050 <ESPRxDecoder+0xadc>
			 {
				 Data_bufferptr=25;
 8001046:	4b7d      	ldr	r3, [pc, #500]	; (800123c <ESPRxDecoder+0xcc8>)
 8001048:	2219      	movs	r2, #25
 800104a:	701a      	strb	r2, [r3, #0]
 800104c:	f000 bc13 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==25)  //Temperature_Low_Http
 8001050:	4b7a      	ldr	r3, [pc, #488]	; (800123c <ESPRxDecoder+0xcc8>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b19      	cmp	r3, #25
 8001056:	d10c      	bne.n	8001072 <ESPRxDecoder+0xafe>
			 {
				 Data_bufferptr=26;
 8001058:	4b78      	ldr	r3, [pc, #480]	; (800123c <ESPRxDecoder+0xcc8>)
 800105a:	221a      	movs	r2, #26
 800105c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	4618      	mov	r0, r3
 8001062:	f000 fd9d 	bl	8001ba0 <DecToASCIIFun>
 8001066:	4603      	mov	r3, r0
 8001068:	461a      	mov	r2, r3
 800106a:	4b75      	ldr	r3, [pc, #468]	; (8001240 <ESPRxDecoder+0xccc>)
 800106c:	751a      	strb	r2, [r3, #20]
 800106e:	f000 bc02 	b.w	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==26)
 8001072:	4b72      	ldr	r3, [pc, #456]	; (800123c <ESPRxDecoder+0xcc8>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b1a      	cmp	r3, #26
 8001078:	d10b      	bne.n	8001092 <ESPRxDecoder+0xb1e>
			 {
				 Data_bufferptr=27;
 800107a:	4b70      	ldr	r3, [pc, #448]	; (800123c <ESPRxDecoder+0xcc8>)
 800107c:	221b      	movs	r2, #27
 800107e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fd8c 	bl	8001ba0 <DecToASCIIFun>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	4b6c      	ldr	r3, [pc, #432]	; (8001240 <ESPRxDecoder+0xccc>)
 800108e:	755a      	strb	r2, [r3, #21]
 8001090:	e3f1      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==27)
 8001092:	4b6a      	ldr	r3, [pc, #424]	; (800123c <ESPRxDecoder+0xcc8>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b1b      	cmp	r3, #27
 8001098:	d10b      	bne.n	80010b2 <ESPRxDecoder+0xb3e>
			 {
				 Data_bufferptr=28;
 800109a:	4b68      	ldr	r3, [pc, #416]	; (800123c <ESPRxDecoder+0xcc8>)
 800109c:	221c      	movs	r2, #28
 800109e:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fd7c 	bl	8001ba0 <DecToASCIIFun>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b64      	ldr	r3, [pc, #400]	; (8001240 <ESPRxDecoder+0xccc>)
 80010ae:	759a      	strb	r2, [r3, #22]
 80010b0:	e3e1      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==28)
 80010b2:	4b62      	ldr	r3, [pc, #392]	; (800123c <ESPRxDecoder+0xcc8>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b1c      	cmp	r3, #28
 80010b8:	d135      	bne.n	8001126 <ESPRxDecoder+0xbb2>
			 {
				 Data_bufferptr=29;
 80010ba:	4b60      	ldr	r3, [pc, #384]	; (800123c <ESPRxDecoder+0xcc8>)
 80010bc:	221d      	movs	r2, #29
 80010be:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 fd6c 	bl	8001ba0 <DecToASCIIFun>
 80010c8:	4603      	mov	r3, r0
 80010ca:	461a      	mov	r2, r3
 80010cc:	4b5c      	ldr	r3, [pc, #368]	; (8001240 <ESPRxDecoder+0xccc>)
 80010ce:	75da      	strb	r2, [r3, #23]
				 R_Temperature_Low_Http = Uart_rx_buffer[23]+ (Uart_rx_buffer[22]*10)+(Uart_rx_buffer[21]*100)+(Uart_rx_buffer[20]*1000);
 80010d0:	4b5b      	ldr	r3, [pc, #364]	; (8001240 <ESPRxDecoder+0xccc>)
 80010d2:	7ddb      	ldrb	r3, [r3, #23]
 80010d4:	b29a      	uxth	r2, r3
 80010d6:	4b5a      	ldr	r3, [pc, #360]	; (8001240 <ESPRxDecoder+0xccc>)
 80010d8:	7d5b      	ldrb	r3, [r3, #21]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	4619      	mov	r1, r3
 80010de:	0089      	lsls	r1, r1, #2
 80010e0:	440b      	add	r3, r1
 80010e2:	4619      	mov	r1, r3
 80010e4:	0088      	lsls	r0, r1, #2
 80010e6:	4619      	mov	r1, r3
 80010e8:	4603      	mov	r3, r0
 80010ea:	440b      	add	r3, r1
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	b299      	uxth	r1, r3
 80010f0:	4b53      	ldr	r3, [pc, #332]	; (8001240 <ESPRxDecoder+0xccc>)
 80010f2:	7d9b      	ldrb	r3, [r3, #22]
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	4618      	mov	r0, r3
 80010f8:	0080      	lsls	r0, r0, #2
 80010fa:	4403      	add	r3, r0
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	b29b      	uxth	r3, r3
 8001100:	440b      	add	r3, r1
 8001102:	b29b      	uxth	r3, r3
 8001104:	4413      	add	r3, r2
 8001106:	b29a      	uxth	r2, r3
 8001108:	4b4d      	ldr	r3, [pc, #308]	; (8001240 <ESPRxDecoder+0xccc>)
 800110a:	7d1b      	ldrb	r3, [r3, #20]
 800110c:	b29b      	uxth	r3, r3
 800110e:	4619      	mov	r1, r3
 8001110:	0149      	lsls	r1, r1, #5
 8001112:	1ac9      	subs	r1, r1, r3
 8001114:	0089      	lsls	r1, r1, #2
 8001116:	440b      	add	r3, r1
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	b29b      	uxth	r3, r3
 800111c:	4413      	add	r3, r2
 800111e:	b29a      	uxth	r2, r3
 8001120:	4b49      	ldr	r3, [pc, #292]	; (8001248 <ESPRxDecoder+0xcd4>)
 8001122:	801a      	strh	r2, [r3, #0]
 8001124:	e3a7      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==29)  //,
 8001126:	4b45      	ldr	r3, [pc, #276]	; (800123c <ESPRxDecoder+0xcc8>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b1d      	cmp	r3, #29
 800112c:	d103      	bne.n	8001136 <ESPRxDecoder+0xbc2>
			 {
				 Data_bufferptr=30;
 800112e:	4b43      	ldr	r3, [pc, #268]	; (800123c <ESPRxDecoder+0xcc8>)
 8001130:	221e      	movs	r2, #30
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	e39f      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			else if(Data_bufferptr==30)  //Temperature_Low_Http
 8001136:	4b41      	ldr	r3, [pc, #260]	; (800123c <ESPRxDecoder+0xcc8>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b1e      	cmp	r3, #30
 800113c:	d10b      	bne.n	8001156 <ESPRxDecoder+0xbe2>
			 {
				 Data_bufferptr=32;
 800113e:	4b3f      	ldr	r3, [pc, #252]	; (800123c <ESPRxDecoder+0xcc8>)
 8001140:	2220      	movs	r2, #32
 8001142:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fd2a 	bl	8001ba0 <DecToASCIIFun>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <ESPRxDecoder+0xccc>)
 8001152:	761a      	strb	r2, [r3, #24]
 8001154:	e38f      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==32)
 8001156:	4b39      	ldr	r3, [pc, #228]	; (800123c <ESPRxDecoder+0xcc8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b20      	cmp	r3, #32
 800115c:	d10b      	bne.n	8001176 <ESPRxDecoder+0xc02>
			 {
				 Data_bufferptr=33;
 800115e:	4b37      	ldr	r3, [pc, #220]	; (800123c <ESPRxDecoder+0xcc8>)
 8001160:	2221      	movs	r2, #33	; 0x21
 8001162:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[25] = DecToASCIIFun(Rxwifi_data);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4618      	mov	r0, r3
 8001168:	f000 fd1a 	bl	8001ba0 <DecToASCIIFun>
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	4b33      	ldr	r3, [pc, #204]	; (8001240 <ESPRxDecoder+0xccc>)
 8001172:	765a      	strb	r2, [r3, #25]
 8001174:	e37f      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==33)
 8001176:	4b31      	ldr	r3, [pc, #196]	; (800123c <ESPRxDecoder+0xcc8>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b21      	cmp	r3, #33	; 0x21
 800117c:	d10b      	bne.n	8001196 <ESPRxDecoder+0xc22>
			 {
				 Data_bufferptr=34;
 800117e:	4b2f      	ldr	r3, [pc, #188]	; (800123c <ESPRxDecoder+0xcc8>)
 8001180:	2222      	movs	r2, #34	; 0x22
 8001182:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[26] = DecToASCIIFun(Rxwifi_data);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	4618      	mov	r0, r3
 8001188:	f000 fd0a 	bl	8001ba0 <DecToASCIIFun>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <ESPRxDecoder+0xccc>)
 8001192:	769a      	strb	r2, [r3, #26]
 8001194:	e36f      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==34)
 8001196:	4b29      	ldr	r3, [pc, #164]	; (800123c <ESPRxDecoder+0xcc8>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b22      	cmp	r3, #34	; 0x22
 800119c:	d135      	bne.n	800120a <ESPRxDecoder+0xc96>
			 {
				 Data_bufferptr=35;
 800119e:	4b27      	ldr	r3, [pc, #156]	; (800123c <ESPRxDecoder+0xcc8>)
 80011a0:	2223      	movs	r2, #35	; 0x23
 80011a2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[27] = DecToASCIIFun(Rxwifi_data);
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fcfa 	bl	8001ba0 <DecToASCIIFun>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b23      	ldr	r3, [pc, #140]	; (8001240 <ESPRxDecoder+0xccc>)
 80011b2:	76da      	strb	r2, [r3, #27]
				 Temperature_Low_Http = Uart_rx_buffer[27]+ (Uart_rx_buffer[26]*10)+(Uart_rx_buffer[25]*100)+(Uart_rx_buffer[24]*1000);
 80011b4:	4b22      	ldr	r3, [pc, #136]	; (8001240 <ESPRxDecoder+0xccc>)
 80011b6:	7edb      	ldrb	r3, [r3, #27]
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	4b21      	ldr	r3, [pc, #132]	; (8001240 <ESPRxDecoder+0xccc>)
 80011bc:	7e5b      	ldrb	r3, [r3, #25]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	4619      	mov	r1, r3
 80011c2:	0089      	lsls	r1, r1, #2
 80011c4:	440b      	add	r3, r1
 80011c6:	4619      	mov	r1, r3
 80011c8:	0088      	lsls	r0, r1, #2
 80011ca:	4619      	mov	r1, r3
 80011cc:	4603      	mov	r3, r0
 80011ce:	440b      	add	r3, r1
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	b299      	uxth	r1, r3
 80011d4:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <ESPRxDecoder+0xccc>)
 80011d6:	7e9b      	ldrb	r3, [r3, #26]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	4618      	mov	r0, r3
 80011dc:	0080      	lsls	r0, r0, #2
 80011de:	4403      	add	r3, r0
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	440b      	add	r3, r1
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	4413      	add	r3, r2
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b14      	ldr	r3, [pc, #80]	; (8001240 <ESPRxDecoder+0xccc>)
 80011ee:	7e1b      	ldrb	r3, [r3, #24]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	4619      	mov	r1, r3
 80011f4:	0149      	lsls	r1, r1, #5
 80011f6:	1ac9      	subs	r1, r1, r3
 80011f8:	0089      	lsls	r1, r1, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	b29b      	uxth	r3, r3
 8001200:	4413      	add	r3, r2
 8001202:	b29a      	uxth	r2, r3
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <ESPRxDecoder+0xcd8>)
 8001206:	801a      	strh	r2, [r3, #0]
 8001208:	e335      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==35)  //,
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <ESPRxDecoder+0xcc8>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b23      	cmp	r3, #35	; 0x23
 8001210:	d103      	bne.n	800121a <ESPRxDecoder+0xca6>
			 {
				 Data_bufferptr=36;
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <ESPRxDecoder+0xcc8>)
 8001214:	2224      	movs	r2, #36	; 0x24
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	e32d      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==36)  //R_seq1_hour
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <ESPRxDecoder+0xcc8>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b24      	cmp	r3, #36	; 0x24
 8001220:	d116      	bne.n	8001250 <ESPRxDecoder+0xcdc>
			 {
				 Data_bufferptr=37;
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <ESPRxDecoder+0xcc8>)
 8001224:	2225      	movs	r2, #37	; 0x25
 8001226:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[28] = DecToASCIIFun(Rxwifi_data);
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 fcb8 	bl	8001ba0 <DecToASCIIFun>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b02      	ldr	r3, [pc, #8]	; (8001240 <ESPRxDecoder+0xccc>)
 8001236:	771a      	strb	r2, [r3, #28]
 8001238:	e31d      	b.n	8001876 <ESPRxDecoder+0x1302>
 800123a:	bf00      	nop
 800123c:	200000d2 	.word	0x200000d2
 8001240:	2000008c 	.word	0x2000008c
 8001244:	200000e0 	.word	0x200000e0
 8001248:	200000e2 	.word	0x200000e2
 800124c:	200000e4 	.word	0x200000e4
			 }
			 else if(Data_bufferptr==37)
 8001250:	4bab      	ldr	r3, [pc, #684]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b25      	cmp	r3, #37	; 0x25
 8001256:	d118      	bne.n	800128a <ESPRxDecoder+0xd16>
			 {
				 Data_bufferptr=38;
 8001258:	4ba9      	ldr	r3, [pc, #676]	; (8001500 <ESPRxDecoder+0xf8c>)
 800125a:	2226      	movs	r2, #38	; 0x26
 800125c:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[29] = DecToASCIIFun(Rxwifi_data);
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4618      	mov	r0, r3
 8001262:	f000 fc9d 	bl	8001ba0 <DecToASCIIFun>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	4ba6      	ldr	r3, [pc, #664]	; (8001504 <ESPRxDecoder+0xf90>)
 800126c:	775a      	strb	r2, [r3, #29]
				 R_Sequence1_hour_http = Uart_rx_buffer[29]+(Uart_rx_buffer[28]*10);
 800126e:	4ba5      	ldr	r3, [pc, #660]	; (8001504 <ESPRxDecoder+0xf90>)
 8001270:	7f5a      	ldrb	r2, [r3, #29]
 8001272:	4ba4      	ldr	r3, [pc, #656]	; (8001504 <ESPRxDecoder+0xf90>)
 8001274:	7f1b      	ldrb	r3, [r3, #28]
 8001276:	4619      	mov	r1, r3
 8001278:	0089      	lsls	r1, r1, #2
 800127a:	440b      	add	r3, r1
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4413      	add	r3, r2
 8001282:	b2da      	uxtb	r2, r3
 8001284:	4ba0      	ldr	r3, [pc, #640]	; (8001508 <ESPRxDecoder+0xf94>)
 8001286:	701a      	strb	r2, [r3, #0]
 8001288:	e2f5      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==38)  //R_seq1_min
 800128a:	4b9d      	ldr	r3, [pc, #628]	; (8001500 <ESPRxDecoder+0xf8c>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b26      	cmp	r3, #38	; 0x26
 8001290:	d10b      	bne.n	80012aa <ESPRxDecoder+0xd36>
			 {
				 Data_bufferptr=39;
 8001292:	4b9b      	ldr	r3, [pc, #620]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001294:	2227      	movs	r2, #39	; 0x27
 8001296:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[30] = DecToASCIIFun(Rxwifi_data);
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fc80 	bl	8001ba0 <DecToASCIIFun>
 80012a0:	4603      	mov	r3, r0
 80012a2:	461a      	mov	r2, r3
 80012a4:	4b97      	ldr	r3, [pc, #604]	; (8001504 <ESPRxDecoder+0xf90>)
 80012a6:	779a      	strb	r2, [r3, #30]
 80012a8:	e2e5      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==39)
 80012aa:	4b95      	ldr	r3, [pc, #596]	; (8001500 <ESPRxDecoder+0xf8c>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b27      	cmp	r3, #39	; 0x27
 80012b0:	d118      	bne.n	80012e4 <ESPRxDecoder+0xd70>
			 {
				 Data_bufferptr=40;
 80012b2:	4b93      	ldr	r3, [pc, #588]	; (8001500 <ESPRxDecoder+0xf8c>)
 80012b4:	2228      	movs	r2, #40	; 0x28
 80012b6:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[31] = DecToASCIIFun(Rxwifi_data);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fc70 	bl	8001ba0 <DecToASCIIFun>
 80012c0:	4603      	mov	r3, r0
 80012c2:	461a      	mov	r2, r3
 80012c4:	4b8f      	ldr	r3, [pc, #572]	; (8001504 <ESPRxDecoder+0xf90>)
 80012c6:	77da      	strb	r2, [r3, #31]
				 R_Sequence1_minute_http = Uart_rx_buffer[31]+(Uart_rx_buffer[30]*10);
 80012c8:	4b8e      	ldr	r3, [pc, #568]	; (8001504 <ESPRxDecoder+0xf90>)
 80012ca:	7fda      	ldrb	r2, [r3, #31]
 80012cc:	4b8d      	ldr	r3, [pc, #564]	; (8001504 <ESPRxDecoder+0xf90>)
 80012ce:	7f9b      	ldrb	r3, [r3, #30]
 80012d0:	4619      	mov	r1, r3
 80012d2:	0089      	lsls	r1, r1, #2
 80012d4:	440b      	add	r3, r1
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4413      	add	r3, r2
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	4b8b      	ldr	r3, [pc, #556]	; (800150c <ESPRxDecoder+0xf98>)
 80012e0:	701a      	strb	r2, [r3, #0]
 80012e2:	e2c8      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==40)  //,
 80012e4:	4b86      	ldr	r3, [pc, #536]	; (8001500 <ESPRxDecoder+0xf8c>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b28      	cmp	r3, #40	; 0x28
 80012ea:	d103      	bne.n	80012f4 <ESPRxDecoder+0xd80>
			 {
				 Data_bufferptr=41;
 80012ec:	4b84      	ldr	r3, [pc, #528]	; (8001500 <ESPRxDecoder+0xf8c>)
 80012ee:	2229      	movs	r2, #41	; 0x29
 80012f0:	701a      	strb	r2, [r3, #0]
 80012f2:	e2c0      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==41)  //seq1_hour
 80012f4:	4b82      	ldr	r3, [pc, #520]	; (8001500 <ESPRxDecoder+0xf8c>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b29      	cmp	r3, #41	; 0x29
 80012fa:	d10c      	bne.n	8001316 <ESPRxDecoder+0xda2>
			 {
				 Data_bufferptr=42;
 80012fc:	4b80      	ldr	r3, [pc, #512]	; (8001500 <ESPRxDecoder+0xf8c>)
 80012fe:	222a      	movs	r2, #42	; 0x2a
 8001300:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[32] = DecToASCIIFun(Rxwifi_data);
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fc4b 	bl	8001ba0 <DecToASCIIFun>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	4b7d      	ldr	r3, [pc, #500]	; (8001504 <ESPRxDecoder+0xf90>)
 8001310:	f883 2020 	strb.w	r2, [r3, #32]
 8001314:	e2af      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==42)
 8001316:	4b7a      	ldr	r3, [pc, #488]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b2a      	cmp	r3, #42	; 0x2a
 800131c:	d11b      	bne.n	8001356 <ESPRxDecoder+0xde2>
			 {
				 Data_bufferptr=43;
 800131e:	4b78      	ldr	r3, [pc, #480]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001320:	222b      	movs	r2, #43	; 0x2b
 8001322:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[33] = DecToASCIIFun(Rxwifi_data);
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fc3a 	bl	8001ba0 <DecToASCIIFun>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	4b74      	ldr	r3, [pc, #464]	; (8001504 <ESPRxDecoder+0xf90>)
 8001332:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				 Sequence1_hour_http = Uart_rx_buffer[33]+(Uart_rx_buffer[32]*10);
 8001336:	4b73      	ldr	r3, [pc, #460]	; (8001504 <ESPRxDecoder+0xf90>)
 8001338:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800133c:	4b71      	ldr	r3, [pc, #452]	; (8001504 <ESPRxDecoder+0xf90>)
 800133e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001342:	4619      	mov	r1, r3
 8001344:	0089      	lsls	r1, r1, #2
 8001346:	440b      	add	r3, r1
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	b2db      	uxtb	r3, r3
 800134c:	4413      	add	r3, r2
 800134e:	b2da      	uxtb	r2, r3
 8001350:	4b6f      	ldr	r3, [pc, #444]	; (8001510 <ESPRxDecoder+0xf9c>)
 8001352:	701a      	strb	r2, [r3, #0]
 8001354:	e28f      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==43)  //seq1_min
 8001356:	4b6a      	ldr	r3, [pc, #424]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b2b      	cmp	r3, #43	; 0x2b
 800135c:	d10c      	bne.n	8001378 <ESPRxDecoder+0xe04>
			 {
				 Data_bufferptr=44;
 800135e:	4b68      	ldr	r3, [pc, #416]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001360:	222c      	movs	r2, #44	; 0x2c
 8001362:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[34] = DecToASCIIFun(Rxwifi_data);
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4618      	mov	r0, r3
 8001368:	f000 fc1a 	bl	8001ba0 <DecToASCIIFun>
 800136c:	4603      	mov	r3, r0
 800136e:	461a      	mov	r2, r3
 8001370:	4b64      	ldr	r3, [pc, #400]	; (8001504 <ESPRxDecoder+0xf90>)
 8001372:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001376:	e27e      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==44)
 8001378:	4b61      	ldr	r3, [pc, #388]	; (8001500 <ESPRxDecoder+0xf8c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b2c      	cmp	r3, #44	; 0x2c
 800137e:	d11b      	bne.n	80013b8 <ESPRxDecoder+0xe44>
			 {
				 Data_bufferptr=45;
 8001380:	4b5f      	ldr	r3, [pc, #380]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001382:	222d      	movs	r2, #45	; 0x2d
 8001384:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[35] = DecToASCIIFun(Rxwifi_data);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	4618      	mov	r0, r3
 800138a:	f000 fc09 	bl	8001ba0 <DecToASCIIFun>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	4b5c      	ldr	r3, [pc, #368]	; (8001504 <ESPRxDecoder+0xf90>)
 8001394:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				 Sequence1_minute_http = Uart_rx_buffer[35]+(Uart_rx_buffer[34]*10);
 8001398:	4b5a      	ldr	r3, [pc, #360]	; (8001504 <ESPRxDecoder+0xf90>)
 800139a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800139e:	4b59      	ldr	r3, [pc, #356]	; (8001504 <ESPRxDecoder+0xf90>)
 80013a0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80013a4:	4619      	mov	r1, r3
 80013a6:	0089      	lsls	r1, r1, #2
 80013a8:	440b      	add	r3, r1
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	4413      	add	r3, r2
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4b58      	ldr	r3, [pc, #352]	; (8001514 <ESPRxDecoder+0xfa0>)
 80013b4:	701a      	strb	r2, [r3, #0]
 80013b6:	e25e      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==45)  //,
 80013b8:	4b51      	ldr	r3, [pc, #324]	; (8001500 <ESPRxDecoder+0xf8c>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b2d      	cmp	r3, #45	; 0x2d
 80013be:	d103      	bne.n	80013c8 <ESPRxDecoder+0xe54>
			 {
				 Data_bufferptr=46;
 80013c0:	4b4f      	ldr	r3, [pc, #316]	; (8001500 <ESPRxDecoder+0xf8c>)
 80013c2:	222e      	movs	r2, #46	; 0x2e
 80013c4:	701a      	strb	r2, [r3, #0]
 80013c6:	e256      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==46)  //R_seq2_hour
 80013c8:	4b4d      	ldr	r3, [pc, #308]	; (8001500 <ESPRxDecoder+0xf8c>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b2e      	cmp	r3, #46	; 0x2e
 80013ce:	d10c      	bne.n	80013ea <ESPRxDecoder+0xe76>
			 {
				 Data_bufferptr=47;
 80013d0:	4b4b      	ldr	r3, [pc, #300]	; (8001500 <ESPRxDecoder+0xf8c>)
 80013d2:	222f      	movs	r2, #47	; 0x2f
 80013d4:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fbe1 	bl	8001ba0 <DecToASCIIFun>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b48      	ldr	r3, [pc, #288]	; (8001504 <ESPRxDecoder+0xf90>)
 80013e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80013e8:	e245      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==47)
 80013ea:	4b45      	ldr	r3, [pc, #276]	; (8001500 <ESPRxDecoder+0xf8c>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b2f      	cmp	r3, #47	; 0x2f
 80013f0:	d11b      	bne.n	800142a <ESPRxDecoder+0xeb6>
			 {
				 Data_bufferptr=48;
 80013f2:	4b43      	ldr	r3, [pc, #268]	; (8001500 <ESPRxDecoder+0xf8c>)
 80013f4:	2230      	movs	r2, #48	; 0x30
 80013f6:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[37] = DecToASCIIFun(Rxwifi_data);
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 fbd0 	bl	8001ba0 <DecToASCIIFun>
 8001400:	4603      	mov	r3, r0
 8001402:	461a      	mov	r2, r3
 8001404:	4b3f      	ldr	r3, [pc, #252]	; (8001504 <ESPRxDecoder+0xf90>)
 8001406:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				 R_Sequence2_hour_http = Uart_rx_buffer[37]+(Uart_rx_buffer[36]*10);
 800140a:	4b3e      	ldr	r3, [pc, #248]	; (8001504 <ESPRxDecoder+0xf90>)
 800140c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001410:	4b3c      	ldr	r3, [pc, #240]	; (8001504 <ESPRxDecoder+0xf90>)
 8001412:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001416:	4619      	mov	r1, r3
 8001418:	0089      	lsls	r1, r1, #2
 800141a:	440b      	add	r3, r1
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	b2db      	uxtb	r3, r3
 8001420:	4413      	add	r3, r2
 8001422:	b2da      	uxtb	r2, r3
 8001424:	4b3c      	ldr	r3, [pc, #240]	; (8001518 <ESPRxDecoder+0xfa4>)
 8001426:	701a      	strb	r2, [r3, #0]
 8001428:	e225      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==48)  //R_seq2_hour
 800142a:	4b35      	ldr	r3, [pc, #212]	; (8001500 <ESPRxDecoder+0xf8c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b30      	cmp	r3, #48	; 0x30
 8001430:	d10c      	bne.n	800144c <ESPRxDecoder+0xed8>
			 {
				 Data_bufferptr=49;
 8001432:	4b33      	ldr	r3, [pc, #204]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001434:	2231      	movs	r2, #49	; 0x31
 8001436:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[38] = DecToASCIIFun(Rxwifi_data);
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	4618      	mov	r0, r3
 800143c:	f000 fbb0 	bl	8001ba0 <DecToASCIIFun>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	4b2f      	ldr	r3, [pc, #188]	; (8001504 <ESPRxDecoder+0xf90>)
 8001446:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 800144a:	e214      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==49)
 800144c:	4b2c      	ldr	r3, [pc, #176]	; (8001500 <ESPRxDecoder+0xf8c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b31      	cmp	r3, #49	; 0x31
 8001452:	d11b      	bne.n	800148c <ESPRxDecoder+0xf18>
			 {
				 Data_bufferptr=50;
 8001454:	4b2a      	ldr	r3, [pc, #168]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001456:	2232      	movs	r2, #50	; 0x32
 8001458:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[39] = DecToASCIIFun(Rxwifi_data);
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	4618      	mov	r0, r3
 800145e:	f000 fb9f 	bl	8001ba0 <DecToASCIIFun>
 8001462:	4603      	mov	r3, r0
 8001464:	461a      	mov	r2, r3
 8001466:	4b27      	ldr	r3, [pc, #156]	; (8001504 <ESPRxDecoder+0xf90>)
 8001468:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				 R_Sequence2_minute_http = Uart_rx_buffer[39]+(Uart_rx_buffer[38]*10);
 800146c:	4b25      	ldr	r3, [pc, #148]	; (8001504 <ESPRxDecoder+0xf90>)
 800146e:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8001472:	4b24      	ldr	r3, [pc, #144]	; (8001504 <ESPRxDecoder+0xf90>)
 8001474:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001478:	4619      	mov	r1, r3
 800147a:	0089      	lsls	r1, r1, #2
 800147c:	440b      	add	r3, r1
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	b2db      	uxtb	r3, r3
 8001482:	4413      	add	r3, r2
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4b25      	ldr	r3, [pc, #148]	; (800151c <ESPRxDecoder+0xfa8>)
 8001488:	701a      	strb	r2, [r3, #0]
 800148a:	e1f4      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==50)  //seq1_minute
 800148c:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <ESPRxDecoder+0xf8c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b32      	cmp	r3, #50	; 0x32
 8001492:	d103      	bne.n	800149c <ESPRxDecoder+0xf28>
			 {
				 Data_bufferptr=52;
 8001494:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <ESPRxDecoder+0xf8c>)
 8001496:	2234      	movs	r2, #52	; 0x34
 8001498:	701a      	strb	r2, [r3, #0]
 800149a:	e1ec      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==52)  //seq2_hour
 800149c:	4b18      	ldr	r3, [pc, #96]	; (8001500 <ESPRxDecoder+0xf8c>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b34      	cmp	r3, #52	; 0x34
 80014a2:	d10c      	bne.n	80014be <ESPRxDecoder+0xf4a>
			 {
				 Data_bufferptr=53;
 80014a4:	4b16      	ldr	r3, [pc, #88]	; (8001500 <ESPRxDecoder+0xf8c>)
 80014a6:	2235      	movs	r2, #53	; 0x35
 80014a8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[40] = DecToASCIIFun(Rxwifi_data);
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 fb77 	bl	8001ba0 <DecToASCIIFun>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b13      	ldr	r3, [pc, #76]	; (8001504 <ESPRxDecoder+0xf90>)
 80014b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80014bc:	e1db      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==53)
 80014be:	4b10      	ldr	r3, [pc, #64]	; (8001500 <ESPRxDecoder+0xf8c>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b35      	cmp	r3, #53	; 0x35
 80014c4:	d12e      	bne.n	8001524 <ESPRxDecoder+0xfb0>
			 {
				 Data_bufferptr=54;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <ESPRxDecoder+0xf8c>)
 80014c8:	2236      	movs	r2, #54	; 0x36
 80014ca:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[41] = DecToASCIIFun(Rxwifi_data);
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 fb66 	bl	8001ba0 <DecToASCIIFun>
 80014d4:	4603      	mov	r3, r0
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <ESPRxDecoder+0xf90>)
 80014da:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				 Sequence2_hour_http = Uart_rx_buffer[41]+(Uart_rx_buffer[40]*10);
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <ESPRxDecoder+0xf90>)
 80014e0:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <ESPRxDecoder+0xf90>)
 80014e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80014ea:	4619      	mov	r1, r3
 80014ec:	0089      	lsls	r1, r1, #2
 80014ee:	440b      	add	r3, r1
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	4413      	add	r3, r2
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <ESPRxDecoder+0xfac>)
 80014fa:	701a      	strb	r2, [r3, #0]
 80014fc:	e1bb      	b.n	8001876 <ESPRxDecoder+0x1302>
 80014fe:	bf00      	nop
 8001500:	200000d2 	.word	0x200000d2
 8001504:	2000008c 	.word	0x2000008c
 8001508:	200000e8 	.word	0x200000e8
 800150c:	200000e9 	.word	0x200000e9
 8001510:	200000e6 	.word	0x200000e6
 8001514:	200000e7 	.word	0x200000e7
 8001518:	200000ea 	.word	0x200000ea
 800151c:	200000eb 	.word	0x200000eb
 8001520:	200000ec 	.word	0x200000ec

			 }
			 else if(Data_bufferptr==54)  //seq2_minute
 8001524:	4ba9      	ldr	r3, [pc, #676]	; (80017cc <ESPRxDecoder+0x1258>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b36      	cmp	r3, #54	; 0x36
 800152a:	d10c      	bne.n	8001546 <ESPRxDecoder+0xfd2>
			 {
				 Data_bufferptr=55;
 800152c:	4ba7      	ldr	r3, [pc, #668]	; (80017cc <ESPRxDecoder+0x1258>)
 800152e:	2237      	movs	r2, #55	; 0x37
 8001530:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[42] = DecToASCIIFun(Rxwifi_data);
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	4618      	mov	r0, r3
 8001536:	f000 fb33 	bl	8001ba0 <DecToASCIIFun>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	4ba4      	ldr	r3, [pc, #656]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001540:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8001544:	e197      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==55)
 8001546:	4ba1      	ldr	r3, [pc, #644]	; (80017cc <ESPRxDecoder+0x1258>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b37      	cmp	r3, #55	; 0x37
 800154c:	d11b      	bne.n	8001586 <ESPRxDecoder+0x1012>
			 {
				 Data_bufferptr=56;
 800154e:	4b9f      	ldr	r3, [pc, #636]	; (80017cc <ESPRxDecoder+0x1258>)
 8001550:	2238      	movs	r2, #56	; 0x38
 8001552:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[43] = DecToASCIIFun(Rxwifi_data);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	4618      	mov	r0, r3
 8001558:	f000 fb22 	bl	8001ba0 <DecToASCIIFun>
 800155c:	4603      	mov	r3, r0
 800155e:	461a      	mov	r2, r3
 8001560:	4b9b      	ldr	r3, [pc, #620]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001562:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				 Sequence2_minute_http = Uart_rx_buffer[43]+(Uart_rx_buffer[42]*10);
 8001566:	4b9a      	ldr	r3, [pc, #616]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001568:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800156c:	4b98      	ldr	r3, [pc, #608]	; (80017d0 <ESPRxDecoder+0x125c>)
 800156e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001572:	4619      	mov	r1, r3
 8001574:	0089      	lsls	r1, r1, #2
 8001576:	440b      	add	r3, r1
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	b2db      	uxtb	r3, r3
 800157c:	4413      	add	r3, r2
 800157e:	b2da      	uxtb	r2, r3
 8001580:	4b94      	ldr	r3, [pc, #592]	; (80017d4 <ESPRxDecoder+0x1260>)
 8001582:	701a      	strb	r2, [r3, #0]
 8001584:	e177      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==56)  //,
 8001586:	4b91      	ldr	r3, [pc, #580]	; (80017cc <ESPRxDecoder+0x1258>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b38      	cmp	r3, #56	; 0x38
 800158c:	d103      	bne.n	8001596 <ESPRxDecoder+0x1022>
			 {
				 Data_bufferptr=57;
 800158e:	4b8f      	ldr	r3, [pc, #572]	; (80017cc <ESPRxDecoder+0x1258>)
 8001590:	2239      	movs	r2, #57	; 0x39
 8001592:	701a      	strb	r2, [r3, #0]
 8001594:	e16f      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==57)  //Type of process
 8001596:	4b8d      	ldr	r3, [pc, #564]	; (80017cc <ESPRxDecoder+0x1258>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b39      	cmp	r3, #57	; 0x39
 800159c:	d111      	bne.n	80015c2 <ESPRxDecoder+0x104e>
			 {
				 Data_bufferptr=58;
 800159e:	4b8b      	ldr	r3, [pc, #556]	; (80017cc <ESPRxDecoder+0x1258>)
 80015a0:	223a      	movs	r2, #58	; 0x3a
 80015a2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[44] = DecToASCIIFun(Rxwifi_data);
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 fafa 	bl	8001ba0 <DecToASCIIFun>
 80015ac:	4603      	mov	r3, r0
 80015ae:	461a      	mov	r2, r3
 80015b0:	4b87      	ldr	r3, [pc, #540]	; (80017d0 <ESPRxDecoder+0x125c>)
 80015b2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
				 TypeofProcess = Uart_rx_buffer[44];
 80015b6:	4b86      	ldr	r3, [pc, #536]	; (80017d0 <ESPRxDecoder+0x125c>)
 80015b8:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80015bc:	4b86      	ldr	r3, [pc, #536]	; (80017d8 <ESPRxDecoder+0x1264>)
 80015be:	701a      	strb	r2, [r3, #0]
 80015c0:	e159      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==58)  //,
 80015c2:	4b82      	ldr	r3, [pc, #520]	; (80017cc <ESPRxDecoder+0x1258>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b3a      	cmp	r3, #58	; 0x3a
 80015c8:	d103      	bne.n	80015d2 <ESPRxDecoder+0x105e>
			 {
				 Data_bufferptr=59;
 80015ca:	4b80      	ldr	r3, [pc, #512]	; (80017cc <ESPRxDecoder+0x1258>)
 80015cc:	223b      	movs	r2, #59	; 0x3b
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	e151      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==59)  //Offset time before timer
 80015d2:	4b7e      	ldr	r3, [pc, #504]	; (80017cc <ESPRxDecoder+0x1258>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b3b      	cmp	r3, #59	; 0x3b
 80015d8:	d10c      	bne.n	80015f4 <ESPRxDecoder+0x1080>
			 {
				 Data_bufferptr=60;
 80015da:	4b7c      	ldr	r3, [pc, #496]	; (80017cc <ESPRxDecoder+0x1258>)
 80015dc:	223c      	movs	r2, #60	; 0x3c
 80015de:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[45] = DecToASCIIFun(Rxwifi_data);
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fadc 	bl	8001ba0 <DecToASCIIFun>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	4b78      	ldr	r3, [pc, #480]	; (80017d0 <ESPRxDecoder+0x125c>)
 80015ee:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 80015f2:	e140      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==60)
 80015f4:	4b75      	ldr	r3, [pc, #468]	; (80017cc <ESPRxDecoder+0x1258>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b3c      	cmp	r3, #60	; 0x3c
 80015fa:	d11b      	bne.n	8001634 <ESPRxDecoder+0x10c0>
			 {
				 Data_bufferptr=61;
 80015fc:	4b73      	ldr	r3, [pc, #460]	; (80017cc <ESPRxDecoder+0x1258>)
 80015fe:	223d      	movs	r2, #61	; 0x3d
 8001600:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[46] = DecToASCIIFun(Rxwifi_data);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	4618      	mov	r0, r3
 8001606:	f000 facb 	bl	8001ba0 <DecToASCIIFun>
 800160a:	4603      	mov	r3, r0
 800160c:	461a      	mov	r2, r3
 800160e:	4b70      	ldr	r3, [pc, #448]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001610:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				 TypeofProcess = Uart_rx_buffer[46]+(Uart_rx_buffer[45]*10);
 8001614:	4b6e      	ldr	r3, [pc, #440]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001616:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800161a:	4b6d      	ldr	r3, [pc, #436]	; (80017d0 <ESPRxDecoder+0x125c>)
 800161c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001620:	4619      	mov	r1, r3
 8001622:	0089      	lsls	r1, r1, #2
 8001624:	440b      	add	r3, r1
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	b2db      	uxtb	r3, r3
 800162a:	4413      	add	r3, r2
 800162c:	b2da      	uxtb	r2, r3
 800162e:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <ESPRxDecoder+0x1264>)
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e120      	b.n	8001876 <ESPRxDecoder+0x1302>

			 }
			 else if(Data_bufferptr==61)  //,
 8001634:	4b65      	ldr	r3, [pc, #404]	; (80017cc <ESPRxDecoder+0x1258>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b3d      	cmp	r3, #61	; 0x3d
 800163a:	d103      	bne.n	8001644 <ESPRxDecoder+0x10d0>
			 {
				 Data_bufferptr=62;
 800163c:	4b63      	ldr	r3, [pc, #396]	; (80017cc <ESPRxDecoder+0x1258>)
 800163e:	223e      	movs	r2, #62	; 0x3e
 8001640:	701a      	strb	r2, [r3, #0]
 8001642:	e118      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==62)  //Offset time after timer
 8001644:	4b61      	ldr	r3, [pc, #388]	; (80017cc <ESPRxDecoder+0x1258>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b3e      	cmp	r3, #62	; 0x3e
 800164a:	d10c      	bne.n	8001666 <ESPRxDecoder+0x10f2>
			 {
				 Data_bufferptr=63;
 800164c:	4b5f      	ldr	r3, [pc, #380]	; (80017cc <ESPRxDecoder+0x1258>)
 800164e:	223f      	movs	r2, #63	; 0x3f
 8001650:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[47] = DecToASCIIFun(Rxwifi_data);
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	4618      	mov	r0, r3
 8001656:	f000 faa3 	bl	8001ba0 <DecToASCIIFun>
 800165a:	4603      	mov	r3, r0
 800165c:	461a      	mov	r2, r3
 800165e:	4b5c      	ldr	r3, [pc, #368]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001660:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8001664:	e107      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==63)
 8001666:	4b59      	ldr	r3, [pc, #356]	; (80017cc <ESPRxDecoder+0x1258>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b3f      	cmp	r3, #63	; 0x3f
 800166c:	d11b      	bne.n	80016a6 <ESPRxDecoder+0x1132>
			 {
				 Data_bufferptr=64;
 800166e:	4b57      	ldr	r3, [pc, #348]	; (80017cc <ESPRxDecoder+0x1258>)
 8001670:	2240      	movs	r2, #64	; 0x40
 8001672:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[48] = DecToASCIIFun(Rxwifi_data);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	4618      	mov	r0, r3
 8001678:	f000 fa92 	bl	8001ba0 <DecToASCIIFun>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	4b53      	ldr	r3, [pc, #332]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001682:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				 TypeofProcess = Uart_rx_buffer[48]+(Uart_rx_buffer[47]*10);
 8001686:	4b52      	ldr	r3, [pc, #328]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001688:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800168c:	4b50      	ldr	r3, [pc, #320]	; (80017d0 <ESPRxDecoder+0x125c>)
 800168e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001692:	4619      	mov	r1, r3
 8001694:	0089      	lsls	r1, r1, #2
 8001696:	440b      	add	r3, r1
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	b2db      	uxtb	r3, r3
 800169c:	4413      	add	r3, r2
 800169e:	b2da      	uxtb	r2, r3
 80016a0:	4b4d      	ldr	r3, [pc, #308]	; (80017d8 <ESPRxDecoder+0x1264>)
 80016a2:	701a      	strb	r2, [r3, #0]
 80016a4:	e0e7      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==64)  //No of temperture controller
 80016a6:	4b49      	ldr	r3, [pc, #292]	; (80017cc <ESPRxDecoder+0x1258>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b40      	cmp	r3, #64	; 0x40
 80016ac:	d103      	bne.n	80016b6 <ESPRxDecoder+0x1142>
			 {
				 Data_bufferptr=65;
 80016ae:	4b47      	ldr	r3, [pc, #284]	; (80017cc <ESPRxDecoder+0x1258>)
 80016b0:	2241      	movs	r2, #65	; 0x41
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	e0df      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==65)
 80016b6:	4b45      	ldr	r3, [pc, #276]	; (80017cc <ESPRxDecoder+0x1258>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b41      	cmp	r3, #65	; 0x41
 80016bc:	d111      	bne.n	80016e2 <ESPRxDecoder+0x116e>
			 {
				 Data_bufferptr=66;
 80016be:	4b43      	ldr	r3, [pc, #268]	; (80017cc <ESPRxDecoder+0x1258>)
 80016c0:	2242      	movs	r2, #66	; 0x42
 80016c2:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[49] = DecToASCIIFun(Rxwifi_data);
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fa6a 	bl	8001ba0 <DecToASCIIFun>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b3f      	ldr	r3, [pc, #252]	; (80017d0 <ESPRxDecoder+0x125c>)
 80016d2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				 No_of_temp_Controller = Uart_rx_buffer[49];
 80016d6:	4b3e      	ldr	r3, [pc, #248]	; (80017d0 <ESPRxDecoder+0x125c>)
 80016d8:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80016dc:	4b3f      	ldr	r3, [pc, #252]	; (80017dc <ESPRxDecoder+0x1268>)
 80016de:	701a      	strb	r2, [r3, #0]
 80016e0:	e0c9      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==66)  //Type of temperture controller
 80016e2:	4b3a      	ldr	r3, [pc, #232]	; (80017cc <ESPRxDecoder+0x1258>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b42      	cmp	r3, #66	; 0x42
 80016e8:	d103      	bne.n	80016f2 <ESPRxDecoder+0x117e>
			 {
				 Data_bufferptr=67;
 80016ea:	4b38      	ldr	r3, [pc, #224]	; (80017cc <ESPRxDecoder+0x1258>)
 80016ec:	2243      	movs	r2, #67	; 0x43
 80016ee:	701a      	strb	r2, [r3, #0]
 80016f0:	e0c1      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==67)
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <ESPRxDecoder+0x1258>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b43      	cmp	r3, #67	; 0x43
 80016f8:	d111      	bne.n	800171e <ESPRxDecoder+0x11aa>
			 {
				 Data_bufferptr=68;
 80016fa:	4b34      	ldr	r3, [pc, #208]	; (80017cc <ESPRxDecoder+0x1258>)
 80016fc:	2244      	movs	r2, #68	; 0x44
 80016fe:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[50] = DecToASCIIFun(Rxwifi_data);
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 fa4c 	bl	8001ba0 <DecToASCIIFun>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <ESPRxDecoder+0x125c>)
 800170e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
				 Type_of_temp_Controller = Uart_rx_buffer[50];
 8001712:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001714:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8001718:	4b31      	ldr	r3, [pc, #196]	; (80017e0 <ESPRxDecoder+0x126c>)
 800171a:	701a      	strb	r2, [r3, #0]
 800171c:	e0ab      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==68)  //Type of power meter
 800171e:	4b2b      	ldr	r3, [pc, #172]	; (80017cc <ESPRxDecoder+0x1258>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b44      	cmp	r3, #68	; 0x44
 8001724:	d103      	bne.n	800172e <ESPRxDecoder+0x11ba>
			 {
				 Data_bufferptr=69;
 8001726:	4b29      	ldr	r3, [pc, #164]	; (80017cc <ESPRxDecoder+0x1258>)
 8001728:	2245      	movs	r2, #69	; 0x45
 800172a:	701a      	strb	r2, [r3, #0]
 800172c:	e0a3      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==69)
 800172e:	4b27      	ldr	r3, [pc, #156]	; (80017cc <ESPRxDecoder+0x1258>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b45      	cmp	r3, #69	; 0x45
 8001734:	d111      	bne.n	800175a <ESPRxDecoder+0x11e6>
			 {
				 Data_bufferptr=70;
 8001736:	4b25      	ldr	r3, [pc, #148]	; (80017cc <ESPRxDecoder+0x1258>)
 8001738:	2246      	movs	r2, #70	; 0x46
 800173a:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[51] = DecToASCIIFun(Rxwifi_data);
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	4618      	mov	r0, r3
 8001740:	f000 fa2e 	bl	8001ba0 <DecToASCIIFun>
 8001744:	4603      	mov	r3, r0
 8001746:	461a      	mov	r2, r3
 8001748:	4b21      	ldr	r3, [pc, #132]	; (80017d0 <ESPRxDecoder+0x125c>)
 800174a:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
				 Type_of_powermeter = Uart_rx_buffer[51];
 800174e:	4b20      	ldr	r3, [pc, #128]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001750:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 8001754:	4b23      	ldr	r3, [pc, #140]	; (80017e4 <ESPRxDecoder+0x1270>)
 8001756:	701a      	strb	r2, [r3, #0]
 8001758:	e08d      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==70)  //,
 800175a:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <ESPRxDecoder+0x1258>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b46      	cmp	r3, #70	; 0x46
 8001760:	d103      	bne.n	800176a <ESPRxDecoder+0x11f6>
			 {
				 Data_bufferptr=71;
 8001762:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <ESPRxDecoder+0x1258>)
 8001764:	2247      	movs	r2, #71	; 0x47
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e085      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==71)  //status
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <ESPRxDecoder+0x1258>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b47      	cmp	r3, #71	; 0x47
 8001770:	d10c      	bne.n	800178c <ESPRxDecoder+0x1218>
			 {
				 Data_bufferptr=72;
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <ESPRxDecoder+0x1258>)
 8001774:	2248      	movs	r2, #72	; 0x48
 8001776:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[52] = DecToASCIIFun(Rxwifi_data);
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	4618      	mov	r0, r3
 800177c:	f000 fa10 	bl	8001ba0 <DecToASCIIFun>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <ESPRxDecoder+0x125c>)
 8001786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800178a:	e074      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==72)
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <ESPRxDecoder+0x1258>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b48      	cmp	r3, #72	; 0x48
 8001792:	d12b      	bne.n	80017ec <ESPRxDecoder+0x1278>
			 {
				 Data_bufferptr=73;
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <ESPRxDecoder+0x1258>)
 8001796:	2249      	movs	r2, #73	; 0x49
 8001798:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[53] = DecToASCIIFun(Rxwifi_data);
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	4618      	mov	r0, r3
 800179e:	f000 f9ff 	bl	8001ba0 <DecToASCIIFun>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <ESPRxDecoder+0x125c>)
 80017a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				 Status_Http = Uart_rx_buffer[53]+(Uart_rx_buffer[52]*10);
 80017ac:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <ESPRxDecoder+0x125c>)
 80017ae:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 80017b2:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <ESPRxDecoder+0x125c>)
 80017b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017b8:	4619      	mov	r1, r3
 80017ba:	0089      	lsls	r1, r1, #2
 80017bc:	440b      	add	r3, r1
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <ESPRxDecoder+0x1274>)
 80017c8:	701a      	strb	r2, [r3, #0]
 80017ca:	e054      	b.n	8001876 <ESPRxDecoder+0x1302>
 80017cc:	200000d2 	.word	0x200000d2
 80017d0:	2000008c 	.word	0x2000008c
 80017d4:	200000ed 	.word	0x200000ed
 80017d8:	200000ee 	.word	0x200000ee
 80017dc:	200000ef 	.word	0x200000ef
 80017e0:	200000f0 	.word	0x200000f0
 80017e4:	200000f1 	.word	0x200000f1
 80017e8:	200000f2 	.word	0x200000f2
			 }
			  else if(Data_bufferptr==73)  //,
 80017ec:	4b8d      	ldr	r3, [pc, #564]	; (8001a24 <ESPRxDecoder+0x14b0>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b49      	cmp	r3, #73	; 0x49
 80017f2:	d103      	bne.n	80017fc <ESPRxDecoder+0x1288>
			 {
				 Data_bufferptr=74;
 80017f4:	4b8b      	ldr	r3, [pc, #556]	; (8001a24 <ESPRxDecoder+0x14b0>)
 80017f6:	224a      	movs	r2, #74	; 0x4a
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	e03c      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==74)  //status
 80017fc:	4b89      	ldr	r3, [pc, #548]	; (8001a24 <ESPRxDecoder+0x14b0>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b4a      	cmp	r3, #74	; 0x4a
 8001802:	d10c      	bne.n	800181e <ESPRxDecoder+0x12aa>
			 {
				 Data_bufferptr=75;
 8001804:	4b87      	ldr	r3, [pc, #540]	; (8001a24 <ESPRxDecoder+0x14b0>)
 8001806:	224b      	movs	r2, #75	; 0x4b
 8001808:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[54] = DecToASCIIFun(Rxwifi_data);
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	4618      	mov	r0, r3
 800180e:	f000 f9c7 	bl	8001ba0 <DecToASCIIFun>
 8001812:	4603      	mov	r3, r0
 8001814:	461a      	mov	r2, r3
 8001816:	4b84      	ldr	r3, [pc, #528]	; (8001a28 <ESPRxDecoder+0x14b4>)
 8001818:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 800181c:	e02b      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else if(Data_bufferptr==75)
 800181e:	4b81      	ldr	r3, [pc, #516]	; (8001a24 <ESPRxDecoder+0x14b0>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b4b      	cmp	r3, #75	; 0x4b
 8001824:	d124      	bne.n	8001870 <ESPRxDecoder+0x12fc>
			 {
				 Data_bufferptr=0;
 8001826:	4b7f      	ldr	r3, [pc, #508]	; (8001a24 <ESPRxDecoder+0x14b0>)
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[55] = DecToASCIIFun(Rxwifi_data);
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4618      	mov	r0, r3
 8001830:	f000 f9b6 	bl	8001ba0 <DecToASCIIFun>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	4b7b      	ldr	r3, [pc, #492]	; (8001a28 <ESPRxDecoder+0x14b4>)
 800183a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
				 IDGen_Skip_Http = Uart_rx_buffer[55]+(Uart_rx_buffer[54]*10);
 800183e:	4b7a      	ldr	r3, [pc, #488]	; (8001a28 <ESPRxDecoder+0x14b4>)
 8001840:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8001844:	4b78      	ldr	r3, [pc, #480]	; (8001a28 <ESPRxDecoder+0x14b4>)
 8001846:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800184a:	4619      	mov	r1, r3
 800184c:	0089      	lsls	r1, r1, #2
 800184e:	440b      	add	r3, r1
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	4413      	add	r3, r2
 8001856:	b2da      	uxtb	r2, r3
 8001858:	4b74      	ldr	r3, [pc, #464]	; (8001a2c <ESPRxDecoder+0x14b8>)
 800185a:	701a      	strb	r2, [r3, #0]
				 RefreshBlockInfo = 0;
 800185c:	4b74      	ldr	r3, [pc, #464]	; (8001a30 <ESPRxDecoder+0x14bc>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
				 RxCompleteU2C1WIFI=1;
 8001862:	4b74      	ldr	r3, [pc, #464]	; (8001a34 <ESPRxDecoder+0x14c0>)
 8001864:	2201      	movs	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]
				 Updatetimeinfo=1;
 8001868:	4b73      	ldr	r3, [pc, #460]	; (8001a38 <ESPRxDecoder+0x14c4>)
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
 800186e:	e002      	b.n	8001876 <ESPRxDecoder+0x1302>
			 }
			 else
			 {
				 Data_bufferptr=0;
 8001870:	4b6c      	ldr	r3, [pc, #432]	; (8001a24 <ESPRxDecoder+0x14b0>)
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
			 }

		   if(Valid_DataWifi1)
 8001876:	4b71      	ldr	r3, [pc, #452]	; (8001a3c <ESPRxDecoder+0x14c8>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 809b 	beq.w	80019b6 <ESPRxDecoder+0x1442>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	2b55      	cmp	r3, #85	; 0x55
 8001884:	d107      	bne.n	8001896 <ESPRxDecoder+0x1322>
 8001886:	4b6e      	ldr	r3, [pc, #440]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d103      	bne.n	8001896 <ESPRxDecoder+0x1322>
			 {
			 	bufferptr=1;
 800188e:	4b6c      	ldr	r3, [pc, #432]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
 8001894:	e040      	b.n	8001918 <ESPRxDecoder+0x13a4>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	2b6e      	cmp	r3, #110	; 0x6e
 800189a:	d107      	bne.n	80018ac <ESPRxDecoder+0x1338>
 800189c:	4b68      	ldr	r3, [pc, #416]	; (8001a40 <ESPRxDecoder+0x14cc>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d103      	bne.n	80018ac <ESPRxDecoder+0x1338>
			 {
			 	bufferptr=2;
 80018a4:	4b66      	ldr	r3, [pc, #408]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018a6:	2202      	movs	r2, #2
 80018a8:	701a      	strb	r2, [r3, #0]
 80018aa:	e035      	b.n	8001918 <ESPRxDecoder+0x13a4>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	2b6c      	cmp	r3, #108	; 0x6c
 80018b0:	d107      	bne.n	80018c2 <ESPRxDecoder+0x134e>
 80018b2:	4b63      	ldr	r3, [pc, #396]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d103      	bne.n	80018c2 <ESPRxDecoder+0x134e>
			 {
			    bufferptr=3;
 80018ba:	4b61      	ldr	r3, [pc, #388]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018bc:	2203      	movs	r2, #3
 80018be:	701a      	strb	r2, [r3, #0]
 80018c0:	e02a      	b.n	8001918 <ESPRxDecoder+0x13a4>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2b69      	cmp	r3, #105	; 0x69
 80018c6:	d107      	bne.n	80018d8 <ESPRxDecoder+0x1364>
 80018c8:	4b5d      	ldr	r3, [pc, #372]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d103      	bne.n	80018d8 <ESPRxDecoder+0x1364>
			 {
			    bufferptr=4;
 80018d0:	4b5b      	ldr	r3, [pc, #364]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018d2:	2204      	movs	r2, #4
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	e01f      	b.n	8001918 <ESPRxDecoder+0x13a4>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2b6e      	cmp	r3, #110	; 0x6e
 80018dc:	d107      	bne.n	80018ee <ESPRxDecoder+0x137a>
 80018de:	4b58      	ldr	r3, [pc, #352]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	d103      	bne.n	80018ee <ESPRxDecoder+0x137a>
			 {
			    bufferptr=5;
 80018e6:	4b56      	ldr	r3, [pc, #344]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018e8:	2205      	movs	r2, #5
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e014      	b.n	8001918 <ESPRxDecoder+0x13a4>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	2b6b      	cmp	r3, #107	; 0x6b
 80018f2:	d111      	bne.n	8001918 <ESPRxDecoder+0x13a4>
 80018f4:	4b52      	ldr	r3, [pc, #328]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b05      	cmp	r3, #5
 80018fa:	d10d      	bne.n	8001918 <ESPRxDecoder+0x13a4>
			 {
			    bufferptr=0;
 80018fc:	4b50      	ldr	r3, [pc, #320]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80018fe:	2200      	movs	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001902:	2300      	movs	r3, #0
 8001904:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001906:	4b4f      	ldr	r3, [pc, #316]	; (8001a44 <ESPRxDecoder+0x14d0>)
 8001908:	2266      	movs	r2, #102	; 0x66
 800190a:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 800190c:	4b4e      	ldr	r3, [pc, #312]	; (8001a48 <ESPRxDecoder+0x14d4>)
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001912:	4b4a      	ldr	r3, [pc, #296]	; (8001a3c <ESPRxDecoder+0x14c8>)
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	2b43      	cmp	r3, #67	; 0x43
 800191c:	d107      	bne.n	800192e <ESPRxDecoder+0x13ba>
 800191e:	4b48      	ldr	r3, [pc, #288]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d103      	bne.n	800192e <ESPRxDecoder+0x13ba>
			 {
			 	bufferptr=1;
 8001926:	4b46      	ldr	r3, [pc, #280]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001928:	2201      	movs	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
 800192c:	e0fe      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	2b4c      	cmp	r3, #76	; 0x4c
 8001932:	d107      	bne.n	8001944 <ESPRxDecoder+0x13d0>
 8001934:	4b42      	ldr	r3, [pc, #264]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d103      	bne.n	8001944 <ESPRxDecoder+0x13d0>
			 {
			 	bufferptr=2;
 800193c:	4b40      	ldr	r3, [pc, #256]	; (8001a40 <ESPRxDecoder+0x14cc>)
 800193e:	2202      	movs	r2, #2
 8001940:	701a      	strb	r2, [r3, #0]
 8001942:	e0f3      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	2b4f      	cmp	r3, #79	; 0x4f
 8001948:	d107      	bne.n	800195a <ESPRxDecoder+0x13e6>
 800194a:	4b3d      	ldr	r3, [pc, #244]	; (8001a40 <ESPRxDecoder+0x14cc>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b02      	cmp	r3, #2
 8001950:	d103      	bne.n	800195a <ESPRxDecoder+0x13e6>
			 {
			    bufferptr=3;
 8001952:	4b3b      	ldr	r3, [pc, #236]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001954:	2203      	movs	r2, #3
 8001956:	701a      	strb	r2, [r3, #0]
 8001958:	e0e8      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	2b53      	cmp	r3, #83	; 0x53
 800195e:	d107      	bne.n	8001970 <ESPRxDecoder+0x13fc>
 8001960:	4b37      	ldr	r3, [pc, #220]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b03      	cmp	r3, #3
 8001966:	d103      	bne.n	8001970 <ESPRxDecoder+0x13fc>
			 {
			    bufferptr=4;
 8001968:	4b35      	ldr	r3, [pc, #212]	; (8001a40 <ESPRxDecoder+0x14cc>)
 800196a:	2204      	movs	r2, #4
 800196c:	701a      	strb	r2, [r3, #0]
 800196e:	e0dd      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	2b45      	cmp	r3, #69	; 0x45
 8001974:	d107      	bne.n	8001986 <ESPRxDecoder+0x1412>
 8001976:	4b32      	ldr	r3, [pc, #200]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b04      	cmp	r3, #4
 800197c:	d103      	bne.n	8001986 <ESPRxDecoder+0x1412>
			 {
			    bufferptr=5;
 800197e:	4b30      	ldr	r3, [pc, #192]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001980:	2205      	movs	r2, #5
 8001982:	701a      	strb	r2, [r3, #0]
 8001984:	e0d2      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b44      	cmp	r3, #68	; 0x44
 800198a:	f040 80f9 	bne.w	8001b80 <ESPRxDecoder+0x160c>
 800198e:	4b2c      	ldr	r3, [pc, #176]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b05      	cmp	r3, #5
 8001994:	f040 80f4 	bne.w	8001b80 <ESPRxDecoder+0x160c>
			 {
			    bufferptr=0;
 8001998:	4b29      	ldr	r3, [pc, #164]	; (8001a40 <ESPRxDecoder+0x14cc>)
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800199e:	2300      	movs	r3, #0
 80019a0:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 80019a2:	4b28      	ldr	r3, [pc, #160]	; (8001a44 <ESPRxDecoder+0x14d0>)
 80019a4:	2266      	movs	r2, #102	; 0x66
 80019a6:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 80019a8:	4b27      	ldr	r3, [pc, #156]	; (8001a48 <ESPRxDecoder+0x14d4>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 80019ae:	4b23      	ldr	r3, [pc, #140]	; (8001a3c <ESPRxDecoder+0x14c8>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 80019b4:	e0e4      	b.n	8001b80 <ESPRxDecoder+0x160c>
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	2b55      	cmp	r3, #85	; 0x55
 80019ba:	d107      	bne.n	80019cc <ESPRxDecoder+0x1458>
 80019bc:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d103      	bne.n	80019cc <ESPRxDecoder+0x1458>
			 	bufferptr=1;
 80019c4:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	e054      	b.n	8001a76 <ESPRxDecoder+0x1502>
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	2b6e      	cmp	r3, #110	; 0x6e
 80019d0:	d107      	bne.n	80019e2 <ESPRxDecoder+0x146e>
 80019d2:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d103      	bne.n	80019e2 <ESPRxDecoder+0x146e>
			 	bufferptr=2;
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80019dc:	2202      	movs	r2, #2
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	e049      	b.n	8001a76 <ESPRxDecoder+0x1502>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	2b6c      	cmp	r3, #108	; 0x6c
 80019e6:	d107      	bne.n	80019f8 <ESPRxDecoder+0x1484>
 80019e8:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d103      	bne.n	80019f8 <ESPRxDecoder+0x1484>
			    bufferptr=3;
 80019f0:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <ESPRxDecoder+0x14cc>)
 80019f2:	2203      	movs	r2, #3
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e03e      	b.n	8001a76 <ESPRxDecoder+0x1502>
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	2b69      	cmp	r3, #105	; 0x69
 80019fc:	d107      	bne.n	8001a0e <ESPRxDecoder+0x149a>
 80019fe:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	d103      	bne.n	8001a0e <ESPRxDecoder+0x149a>
			    bufferptr=4;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001a08:	2204      	movs	r2, #4
 8001a0a:	701a      	strb	r2, [r3, #0]
 8001a0c:	e033      	b.n	8001a76 <ESPRxDecoder+0x1502>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	2b6e      	cmp	r3, #110	; 0x6e
 8001a12:	d11b      	bne.n	8001a4c <ESPRxDecoder+0x14d8>
 8001a14:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	d117      	bne.n	8001a4c <ESPRxDecoder+0x14d8>
			    bufferptr=5;
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <ESPRxDecoder+0x14cc>)
 8001a1e:	2205      	movs	r2, #5
 8001a20:	701a      	strb	r2, [r3, #0]
 8001a22:	e028      	b.n	8001a76 <ESPRxDecoder+0x1502>
 8001a24:	200000d2 	.word	0x200000d2
 8001a28:	2000008c 	.word	0x2000008c
 8001a2c:	200000f3 	.word	0x200000f3
 8001a30:	2000079d 	.word	0x2000079d
 8001a34:	200000d7 	.word	0x200000d7
 8001a38:	200000d6 	.word	0x200000d6
 8001a3c:	200000d8 	.word	0x200000d8
 8001a40:	20000796 	.word	0x20000796
 8001a44:	20000698 	.word	0x20000698
 8001a48:	200000d5 	.word	0x200000d5
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	2b6b      	cmp	r3, #107	; 0x6b
 8001a50:	d111      	bne.n	8001a76 <ESPRxDecoder+0x1502>
 8001a52:	4b4f      	ldr	r3, [pc, #316]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b05      	cmp	r3, #5
 8001a58:	d10d      	bne.n	8001a76 <ESPRxDecoder+0x1502>
			    bufferptr=0;
 8001a5a:	4b4d      	ldr	r3, [pc, #308]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001a64:	4b4b      	ldr	r3, [pc, #300]	; (8001b94 <ESPRxDecoder+0x1620>)
 8001a66:	2266      	movs	r2, #102	; 0x66
 8001a68:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 8001a6a:	4b4b      	ldr	r3, [pc, #300]	; (8001b98 <ESPRxDecoder+0x1624>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001a70:	4b4a      	ldr	r3, [pc, #296]	; (8001b9c <ESPRxDecoder+0x1628>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	2b43      	cmp	r3, #67	; 0x43
 8001a7a:	d107      	bne.n	8001a8c <ESPRxDecoder+0x1518>
 8001a7c:	4b44      	ldr	r3, [pc, #272]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d103      	bne.n	8001a8c <ESPRxDecoder+0x1518>
			 	bufferptr=1;
 8001a84:	4b42      	ldr	r3, [pc, #264]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	e04f      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	2b4c      	cmp	r3, #76	; 0x4c
 8001a90:	d107      	bne.n	8001aa2 <ESPRxDecoder+0x152e>
 8001a92:	4b3f      	ldr	r3, [pc, #252]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d103      	bne.n	8001aa2 <ESPRxDecoder+0x152e>
			 	bufferptr=2;
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	701a      	strb	r2, [r3, #0]
 8001aa0:	e044      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	2b4f      	cmp	r3, #79	; 0x4f
 8001aa6:	d107      	bne.n	8001ab8 <ESPRxDecoder+0x1544>
 8001aa8:	4b39      	ldr	r3, [pc, #228]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d103      	bne.n	8001ab8 <ESPRxDecoder+0x1544>
			    bufferptr=3;
 8001ab0:	4b37      	ldr	r3, [pc, #220]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	701a      	strb	r2, [r3, #0]
 8001ab6:	e039      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	2b53      	cmp	r3, #83	; 0x53
 8001abc:	d107      	bne.n	8001ace <ESPRxDecoder+0x155a>
 8001abe:	4b34      	ldr	r3, [pc, #208]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d103      	bne.n	8001ace <ESPRxDecoder+0x155a>
			    bufferptr=4;
 8001ac6:	4b32      	ldr	r3, [pc, #200]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001ac8:	2204      	movs	r2, #4
 8001aca:	701a      	strb	r2, [r3, #0]
 8001acc:	e02e      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2b45      	cmp	r3, #69	; 0x45
 8001ad2:	d107      	bne.n	8001ae4 <ESPRxDecoder+0x1570>
 8001ad4:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	d103      	bne.n	8001ae4 <ESPRxDecoder+0x1570>
			    bufferptr=5;
 8001adc:	4b2c      	ldr	r3, [pc, #176]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001ade:	2205      	movs	r2, #5
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e023      	b.n	8001b2c <ESPRxDecoder+0x15b8>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	2b44      	cmp	r3, #68	; 0x44
 8001ae8:	d14a      	bne.n	8001b80 <ESPRxDecoder+0x160c>
 8001aea:	4b29      	ldr	r3, [pc, #164]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b05      	cmp	r3, #5
 8001af0:	d146      	bne.n	8001b80 <ESPRxDecoder+0x160c>
			    bufferptr=0;
 8001af2:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 8001afc:	4b26      	ldr	r3, [pc, #152]	; (8001b98 <ESPRxDecoder+0x1624>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	3301      	adds	r3, #1
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	4b24      	ldr	r3, [pc, #144]	; (8001b98 <ESPRxDecoder+0x1624>)
 8001b06:	701a      	strb	r2, [r3, #0]
 8001b08:	4b23      	ldr	r3, [pc, #140]	; (8001b98 <ESPRxDecoder+0x1624>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b03      	cmp	r3, #3
 8001b0e:	d906      	bls.n	8001b1e <ESPRxDecoder+0x15aa>
 8001b10:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <ESPRxDecoder+0x1620>)
 8001b12:	220a      	movs	r2, #10
 8001b14:	701a      	strb	r2, [r3, #0]
 8001b16:	4b20      	ldr	r3, [pc, #128]	; (8001b98 <ESPRxDecoder+0x1624>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
 8001b1c:	e002      	b.n	8001b24 <ESPRxDecoder+0x15b0>
					wifi_command=102;}
 8001b1e:	4b1d      	ldr	r3, [pc, #116]	; (8001b94 <ESPRxDecoder+0x1620>)
 8001b20:	2266      	movs	r2, #102	; 0x66
 8001b22:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001b24:	4b1d      	ldr	r3, [pc, #116]	; (8001b9c <ESPRxDecoder+0x1628>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
		break;
 8001b2a:	e029      	b.n	8001b80 <ESPRxDecoder+0x160c>
 8001b2c:	e028      	b.n	8001b80 <ESPRxDecoder+0x160c>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	2b4f      	cmp	r3, #79	; 0x4f
 8001b32:	d107      	bne.n	8001b44 <ESPRxDecoder+0x15d0>
 8001b34:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d103      	bne.n	8001b44 <ESPRxDecoder+0x15d0>
			 {
			 	bufferptr=1;
 8001b3c:	4b14      	ldr	r3, [pc, #80]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001b3e:	2201      	movs	r2, #1
 8001b40:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 8001b42:	e01f      	b.n	8001b84 <ESPRxDecoder+0x1610>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	2b4b      	cmp	r3, #75	; 0x4b
 8001b48:	d11c      	bne.n	8001b84 <ESPRxDecoder+0x1610>
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d118      	bne.n	8001b84 <ESPRxDecoder+0x1610>
			 	bufferptr=0;
 8001b52:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <ESPRxDecoder+0x161c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	; (8001b94 <ESPRxDecoder+0x1620>)
 8001b5e:	2214      	movs	r2, #20
 8001b60:	701a      	strb	r2, [r3, #0]
		break;
 8001b62:	e00f      	b.n	8001b84 <ESPRxDecoder+0x1610>
	   	default:
		break;
 8001b64:	bf00      	nop
 8001b66:	e00e      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b68:	bf00      	nop
 8001b6a:	e00c      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b6c:	bf00      	nop
 8001b6e:	e00a      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b70:	bf00      	nop
 8001b72:	e008      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b74:	bf00      	nop
 8001b76:	e006      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b78:	bf00      	nop
 8001b7a:	e004      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b7c:	bf00      	nop
 8001b7e:	e002      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b80:	bf00      	nop
 8001b82:	e000      	b.n	8001b86 <ESPRxDecoder+0x1612>
		break;
 8001b84:	bf00      	nop
		}
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000796 	.word	0x20000796
 8001b94:	20000698 	.word	0x20000698
 8001b98:	200000d5 	.word	0x200000d5
 8001b9c:	200000d8 	.word	0x200000d8

08001ba0 <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	3b30      	subs	r3, #48	; 0x30
 8001bae:	2b16      	cmp	r3, #22
 8001bb0:	d860      	bhi.n	8001c74 <DecToASCIIFun+0xd4>
 8001bb2:	a201      	add	r2, pc, #4	; (adr r2, 8001bb8 <DecToASCIIFun+0x18>)
 8001bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb8:	08001c15 	.word	0x08001c15
 8001bbc:	08001c1b 	.word	0x08001c1b
 8001bc0:	08001c21 	.word	0x08001c21
 8001bc4:	08001c27 	.word	0x08001c27
 8001bc8:	08001c2d 	.word	0x08001c2d
 8001bcc:	08001c33 	.word	0x08001c33
 8001bd0:	08001c39 	.word	0x08001c39
 8001bd4:	08001c3f 	.word	0x08001c3f
 8001bd8:	08001c45 	.word	0x08001c45
 8001bdc:	08001c4b 	.word	0x08001c4b
 8001be0:	08001c75 	.word	0x08001c75
 8001be4:	08001c75 	.word	0x08001c75
 8001be8:	08001c75 	.word	0x08001c75
 8001bec:	08001c75 	.word	0x08001c75
 8001bf0:	08001c75 	.word	0x08001c75
 8001bf4:	08001c75 	.word	0x08001c75
 8001bf8:	08001c75 	.word	0x08001c75
 8001bfc:	08001c51 	.word	0x08001c51
 8001c00:	08001c57 	.word	0x08001c57
 8001c04:	08001c5d 	.word	0x08001c5d
 8001c08:	08001c63 	.word	0x08001c63
 8001c0c:	08001c69 	.word	0x08001c69
 8001c10:	08001c6f 	.word	0x08001c6f
	{
	case 48:
			ASCIIHex = 0x00;
 8001c14:	2300      	movs	r3, #0
 8001c16:	73fb      	strb	r3, [r7, #15]
			break;
 8001c18:	e02c      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	73fb      	strb	r3, [r7, #15]
			break;
 8001c1e:	e029      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 8001c20:	2302      	movs	r3, #2
 8001c22:	73fb      	strb	r3, [r7, #15]
			break;
 8001c24:	e026      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001c26:	2303      	movs	r3, #3
 8001c28:	73fb      	strb	r3, [r7, #15]
			break;
 8001c2a:	e023      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	73fb      	strb	r3, [r7, #15]
			break;
 8001c30:	e020      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 8001c32:	2305      	movs	r3, #5
 8001c34:	73fb      	strb	r3, [r7, #15]
			break;
 8001c36:	e01d      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001c38:	2306      	movs	r3, #6
 8001c3a:	73fb      	strb	r3, [r7, #15]
			break;
 8001c3c:	e01a      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 8001c3e:	2307      	movs	r3, #7
 8001c40:	73fb      	strb	r3, [r7, #15]
			break;
 8001c42:	e017      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 8001c44:	2308      	movs	r3, #8
 8001c46:	73fb      	strb	r3, [r7, #15]
			break;
 8001c48:	e014      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 8001c4a:	2309      	movs	r3, #9
 8001c4c:	73fb      	strb	r3, [r7, #15]
			break;
 8001c4e:	e011      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 8001c50:	230a      	movs	r3, #10
 8001c52:	73fb      	strb	r3, [r7, #15]
			break;
 8001c54:	e00e      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 8001c56:	230b      	movs	r3, #11
 8001c58:	73fb      	strb	r3, [r7, #15]
			break;
 8001c5a:	e00b      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 8001c5c:	230c      	movs	r3, #12
 8001c5e:	73fb      	strb	r3, [r7, #15]
			break;
 8001c60:	e008      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 8001c62:	230d      	movs	r3, #13
 8001c64:	73fb      	strb	r3, [r7, #15]
			break;
 8001c66:	e005      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 8001c68:	230e      	movs	r3, #14
 8001c6a:	73fb      	strb	r3, [r7, #15]
			break;
 8001c6c:	e002      	b.n	8001c74 <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 8001c6e:	230f      	movs	r3, #15
 8001c70:	73fb      	strb	r3, [r7, #15]
			break;
 8001c72:	bf00      	nop
	}
	return (ASCIIHex);
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop

08001c84 <HAL_TIM_PeriodElapsedCallback>:
 uint8_t Seccount1,Seccount2;

 extern uint16_t ProcessTotalMin1,ProcessTotalMin2;

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a90      	ldr	r2, [pc, #576]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d102      	bne.n	8001c9a <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 8001c94:	4b8f      	ldr	r3, [pc, #572]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a8e      	ldr	r2, [pc, #568]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	f040 8169 	bne.w	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
	{
 		Flag100milliSeconds=1;
 8001ca4:	4b8d      	ldr	r3, [pc, #564]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 8001caa:	4b8d      	ldr	r3, [pc, #564]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4b8b      	ldr	r3, [pc, #556]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001cb4:	701a      	strb	r2, [r3, #0]
 8001cb6:	4b8a      	ldr	r3, [pc, #552]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	2b09      	cmp	r3, #9
 8001cbc:	f240 80a6 	bls.w	8001e0c <HAL_TIM_PeriodElapsedCallback+0x188>
		{
			LocCount1S=0;
 8001cc0:	4b87      	ldr	r3, [pc, #540]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 8001cc6:	4b87      	ldr	r3, [pc, #540]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4b85      	ldr	r3, [pc, #532]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001cd0:	701a      	strb	r2, [r3, #0]
 8001cd2:	4b84      	ldr	r3, [pc, #528]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b13      	cmp	r3, #19
 8001cd8:	d906      	bls.n	8001ce8 <HAL_TIM_PeriodElapsedCallback+0x64>
			{
				SimCount=0;
 8001cda:	4b82      	ldr	r3, [pc, #520]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 8001ce0:	2120      	movs	r1, #32
 8001ce2:	4881      	ldr	r0, [pc, #516]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001ce4:	f009 fbee 	bl	800b4c4 <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 8001ce8:	4b80      	ldr	r3, [pc, #512]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
			//DHCP_time_handler( );
			if(!stop_timer_count){
 8001cee:	4b80      	ldr	r3, [pc, #512]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d148      	bne.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
				if(start_process_control_timer ==1){
 8001cf6:	4b7f      	ldr	r3, [pc, #508]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d120      	bne.n	8001d40 <HAL_TIM_PeriodElapsedCallback+0xbc>
					if(++Seccount1 >= 59){
 8001cfe:	4b7e      	ldr	r3, [pc, #504]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	3301      	adds	r3, #1
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	4b7c      	ldr	r3, [pc, #496]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d08:	701a      	strb	r2, [r3, #0]
 8001d0a:	4b7b      	ldr	r3, [pc, #492]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b3a      	cmp	r3, #58	; 0x3a
 8001d10:	d93a      	bls.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
						Seccount1=0;
 8001d12:	4b79      	ldr	r3, [pc, #484]	; (8001ef8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
						if(++seq1_count_inc >= ProcessTotalMin1){
 8001d18:	4b78      	ldr	r3, [pc, #480]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	4b76      	ldr	r3, [pc, #472]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d22:	801a      	strh	r2, [r3, #0]
 8001d24:	4b75      	ldr	r3, [pc, #468]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d26:	881a      	ldrh	r2, [r3, #0]
 8001d28:	4b75      	ldr	r3, [pc, #468]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d32b      	bcc.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
							seq1_count_inc = ProcessTotalMin1;
 8001d30:	4b73      	ldr	r3, [pc, #460]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001d32:	881a      	ldrh	r2, [r3, #0]
 8001d34:	4b71      	ldr	r3, [pc, #452]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d36:	801a      	strh	r2, [r3, #0]
							process_complete=1;
 8001d38:	4b72      	ldr	r3, [pc, #456]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	701a      	strb	r2, [r3, #0]
 8001d3e:	e023      	b.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
						}
					}
				}
				else if(start_process_control_timer == 2){
 8001d40:	4b6c      	ldr	r3, [pc, #432]	; (8001ef4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d11f      	bne.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
					if(++Seccount2 >=59){
 8001d48:	4b6f      	ldr	r3, [pc, #444]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	4b6d      	ldr	r3, [pc, #436]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001d52:	701a      	strb	r2, [r3, #0]
 8001d54:	4b6c      	ldr	r3, [pc, #432]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b3a      	cmp	r3, #58	; 0x3a
 8001d5a:	d915      	bls.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
						Seccount2=0;
 8001d5c:	4b6a      	ldr	r3, [pc, #424]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	701a      	strb	r2, [r3, #0]
						if(++seq2_count_inc >= ProcessTotalMin2){
 8001d62:	4b6a      	ldr	r3, [pc, #424]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	3301      	adds	r3, #1
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	4b68      	ldr	r3, [pc, #416]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001d6c:	801a      	strh	r2, [r3, #0]
 8001d6e:	4b67      	ldr	r3, [pc, #412]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001d70:	881a      	ldrh	r2, [r3, #0]
 8001d72:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d306      	bcc.n	8001d88 <HAL_TIM_PeriodElapsedCallback+0x104>
							seq2_count_inc = ProcessTotalMin2;
 8001d7a:	4b65      	ldr	r3, [pc, #404]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001d7c:	881a      	ldrh	r2, [r3, #0]
 8001d7e:	4b63      	ldr	r3, [pc, #396]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001d80:	801a      	strh	r2, [r3, #0]
							process_complete=2;
 8001d82:	4b60      	ldr	r3, [pc, #384]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001d84:	2202      	movs	r2, #2
 8001d86:	701a      	strb	r2, [r3, #0]
						}
					}
				}
			}

			seq1_remaining_time_total_min = ProcessTotalMin1-seq1_count_inc;
 8001d88:	4b5d      	ldr	r3, [pc, #372]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001d8a:	881a      	ldrh	r2, [r3, #0]
 8001d8c:	4b5b      	ldr	r3, [pc, #364]	; (8001efc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001d8e:	881b      	ldrh	r3, [r3, #0]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	4b5f      	ldr	r3, [pc, #380]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001d96:	801a      	strh	r2, [r3, #0]
			seq2_remaining_time_total_min = ProcessTotalMin2-seq2_count_inc;
 8001d98:	4b5d      	ldr	r3, [pc, #372]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001d9a:	881a      	ldrh	r2, [r3, #0]
 8001d9c:	4b5b      	ldr	r3, [pc, #364]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	4b5c      	ldr	r3, [pc, #368]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001da6:	801a      	strh	r2, [r3, #0]
			seq1_remaining_time_Hr  = (seq1_remaining_time_total_min/60);
 8001da8:	4b5a      	ldr	r3, [pc, #360]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	4a5b      	ldr	r2, [pc, #364]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001dae:	fba2 2303 	umull	r2, r3, r2, r3
 8001db2:	095b      	lsrs	r3, r3, #5
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	4b59      	ldr	r3, [pc, #356]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001dba:	701a      	strb	r2, [r3, #0]
			seq1_remaining_time_min = (seq1_remaining_time_total_min%60);
 8001dbc:	4b55      	ldr	r3, [pc, #340]	; (8001f14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001dbe:	881a      	ldrh	r2, [r3, #0]
 8001dc0:	4b56      	ldr	r3, [pc, #344]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001dc2:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc6:	0959      	lsrs	r1, r3, #5
 8001dc8:	460b      	mov	r3, r1
 8001dca:	011b      	lsls	r3, r3, #4
 8001dcc:	1a5b      	subs	r3, r3, r1
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4b53      	ldr	r3, [pc, #332]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001dd8:	701a      	strb	r2, [r3, #0]
			seq2_remaining_time_Hr  = (seq2_remaining_time_total_min/60);
 8001dda:	4b4f      	ldr	r3, [pc, #316]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	4a4f      	ldr	r2, [pc, #316]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	095b      	lsrs	r3, r3, #5
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	4b4f      	ldr	r3, [pc, #316]	; (8001f28 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001dec:	701a      	strb	r2, [r3, #0]
			seq2_remaining_time_min = (seq2_remaining_time_total_min%60);
 8001dee:	4b4a      	ldr	r3, [pc, #296]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001df0:	881a      	ldrh	r2, [r3, #0]
 8001df2:	4b4a      	ldr	r3, [pc, #296]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001df4:	fba3 1302 	umull	r1, r3, r3, r2
 8001df8:	0959      	lsrs	r1, r3, #5
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	011b      	lsls	r3, r3, #4
 8001dfe:	1a5b      	subs	r3, r3, r1
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	4b48      	ldr	r3, [pc, #288]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001e0a:	701a      	strb	r2, [r3, #0]

		}

		if(++CountAT_Quench > 9)
 8001e0c:	4b48      	ldr	r3, [pc, #288]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	3301      	adds	r3, #1
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	4b46      	ldr	r3, [pc, #280]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001e16:	701a      	strb	r2, [r3, #0]
 8001e18:	4b45      	ldr	r3, [pc, #276]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b09      	cmp	r3, #9
 8001e1e:	f240 80aa 	bls.w	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
		{
			CountAT_Quench=0;
 8001e22:	4b43      	ldr	r3, [pc, #268]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
			Read_Quench_IP_Start = 0;//(IO1PIN & (1<<25));
 8001e28:	4b42      	ldr	r3, [pc, #264]	; (8001f34 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	801a      	strh	r2, [r3, #0]
			Read_Quench_IP_Stop  = 0;// (IO1PIN &(1<<24));
 8001e2e:	4b42      	ldr	r3, [pc, #264]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	801a      	strh	r2, [r3, #0]

			if((NewQuenchingReq)
 8001e34:	4b41      	ldr	r3, [pc, #260]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d015      	beq.n	8001e68 <HAL_TIM_PeriodElapsedCallback+0x1e4>
				&&(!Read_Quench_IP_Start)
 8001e3c:	4b3d      	ldr	r3, [pc, #244]	; (8001f34 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001e3e:	881b      	ldrh	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d111      	bne.n	8001e68 <HAL_TIM_PeriodElapsedCallback+0x1e4>
				&&(status_to_server != 30)
 8001e44:	4b3e      	ldr	r3, [pc, #248]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b1e      	cmp	r3, #30
 8001e4a:	d00d      	beq.n	8001e68 <HAL_TIM_PeriodElapsedCallback+0x1e4>
				&&(Status_Quench_Duration==0))
 8001e4c:	4b3d      	ldr	r3, [pc, #244]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d109      	bne.n	8001e68 <HAL_TIM_PeriodElapsedCallback+0x1e4>
			{
				NewQuenchingReq=0;
 8001e54:	4b39      	ldr	r3, [pc, #228]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
				Status_Quench_Duration  = 1;
 8001e5a:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	701a      	strb	r2, [r3, #0]
				Quenching_Seconds_Cont = 0;
 8001e60:	4b39      	ldr	r3, [pc, #228]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	801a      	strh	r2, [r3, #0]
 8001e66:	e086      	b.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
			}
			else if((Status_Quench_Duration==1)&&(Read_Quench_IP_Stop))
 8001e68:	4b36      	ldr	r3, [pc, #216]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d10a      	bne.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0x202>
 8001e70:	4b31      	ldr	r3, [pc, #196]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d006      	beq.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0x202>
			{
				Quenching_Seconds_Cont	 += 1;
 8001e78:	4b33      	ldr	r3, [pc, #204]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	4b31      	ldr	r3, [pc, #196]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e82:	801a      	strh	r2, [r3, #0]
 8001e84:	e077      	b.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
			}
			else if((Status_Quench_Duration==1)&&(!Read_Quench_IP_Stop))
 8001e86:	4b2f      	ldr	r3, [pc, #188]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d10d      	bne.n	8001eaa <HAL_TIM_PeriodElapsedCallback+0x226>
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e90:	881b      	ldrh	r3, [r3, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_TIM_PeriodElapsedCallback+0x226>
			{
				Quenching_Seconds_Cont	 += 1;
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001ea0:	801a      	strh	r2, [r3, #0]
				Status_Quench_Duration=2;
 8001ea2:	4b28      	ldr	r3, [pc, #160]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001ea4:	2202      	movs	r2, #2
 8001ea6:	701a      	strb	r2, [r3, #0]
 8001ea8:	e065      	b.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
			}
			else if((Status_Quench_Duration==2)&&(!Read_Quench_IP_Stop))
 8001eaa:	4b26      	ldr	r3, [pc, #152]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d14c      	bne.n	8001f4c <HAL_TIM_PeriodElapsedCallback+0x2c8>
 8001eb2:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d148      	bne.n	8001f4c <HAL_TIM_PeriodElapsedCallback+0x2c8>
			{
				Quenching_Seconds_Cont	 += 1;
 8001eba:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001ec4:	801a      	strh	r2, [r3, #0]
				Status_Quench_Duration=2;
 8001ec6:	4b1f      	ldr	r3, [pc, #124]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001ec8:	2202      	movs	r2, #2
 8001eca:	701a      	strb	r2, [r3, #0]
 8001ecc:	e053      	b.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
 8001ece:	bf00      	nop
 8001ed0:	2000058c 	.word	0x2000058c
 8001ed4:	200000f5 	.word	0x200000f5
 8001ed8:	20000540 	.word	0x20000540
 8001edc:	200000f7 	.word	0x200000f7
 8001ee0:	200000f9 	.word	0x200000f9
 8001ee4:	200000f8 	.word	0x200000f8
 8001ee8:	48000800 	.word	0x48000800
 8001eec:	200000f6 	.word	0x200000f6
 8001ef0:	2000062c 	.word	0x2000062c
 8001ef4:	2000062b 	.word	0x2000062b
 8001ef8:	20000110 	.word	0x20000110
 8001efc:	200000fe 	.word	0x200000fe
 8001f00:	20000632 	.word	0x20000632
 8001f04:	2000062d 	.word	0x2000062d
 8001f08:	20000111 	.word	0x20000111
 8001f0c:	20000100 	.word	0x20000100
 8001f10:	20000634 	.word	0x20000634
 8001f14:	20000102 	.word	0x20000102
 8001f18:	20000104 	.word	0x20000104
 8001f1c:	88888889 	.word	0x88888889
 8001f20:	20000106 	.word	0x20000106
 8001f24:	20000107 	.word	0x20000107
 8001f28:	20000108 	.word	0x20000108
 8001f2c:	20000109 	.word	0x20000109
 8001f30:	200000fa 	.word	0x200000fa
 8001f34:	2000010a 	.word	0x2000010a
 8001f38:	2000010c 	.word	0x2000010c
 8001f3c:	20000617 	.word	0x20000617
 8001f40:	20000618 	.word	0x20000618
 8001f44:	200000fb 	.word	0x200000fb
 8001f48:	2000010e 	.word	0x2000010e
			}
			else if((Status_Quench_Duration==2)&&(Read_Quench_IP_Stop))
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d110      	bne.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d00c      	beq.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
			{
				Quenching_Seconds_Cont	 += 1;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	3301      	adds	r3, #1
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8001f66:	801a      	strh	r2, [r3, #0]
				Status_Quench_Duration=0;
 8001f68:	4b05      	ldr	r3, [pc, #20]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
				Write_memory_Once=1;
 8001f6e:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
			}
		 }

	}
 
 }
 8001f74:	e7ff      	b.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x2f2>
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	200000fb 	.word	0x200000fb
 8001f84:	2000010c 	.word	0x2000010c
 8001f88:	2000010e 	.word	0x2000010e
 8001f8c:	200000fc 	.word	0x200000fc

08001f90 <HAL_UART_RxCpltCallback>:

extern uint8_t Rxseqdecoder;
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a8d      	ldr	r2, [pc, #564]	; (80021d0 <HAL_UART_RxCpltCallback+0x240>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d10c      	bne.n	8001fba <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 8001fa0:	4b8c      	ldr	r3, [pc, #560]	; (80021d4 <HAL_UART_RxCpltCallback+0x244>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	4a8c      	ldr	r2, [pc, #560]	; (80021d8 <HAL_UART_RxCpltCallback+0x248>)
 8001fa6:	7812      	ldrb	r2, [r2, #0]
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fae2 	bl	8000574 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	4988      	ldr	r1, [pc, #544]	; (80021d4 <HAL_UART_RxCpltCallback+0x244>)
 8001fb4:	4886      	ldr	r0, [pc, #536]	; (80021d0 <HAL_UART_RxCpltCallback+0x240>)
 8001fb6:	f00c f9f3 	bl	800e3a0 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a87      	ldr	r2, [pc, #540]	; (80021dc <HAL_UART_RxCpltCallback+0x24c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	f040 8102 	bne.w	80021c8 <HAL_UART_RxCpltCallback+0x238>
	{
		if(((u8rxbuf[0]==0x01)||(u8rxbuf[0]==0x02)||(u8rxbuf[0]==0x03)||(u8rxbuf[0]==0x04))&&
 8001fc4:	4b86      	ldr	r3, [pc, #536]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d00b      	beq.n	8001fe4 <HAL_UART_RxCpltCallback+0x54>
 8001fcc:	4b84      	ldr	r3, [pc, #528]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d007      	beq.n	8001fe4 <HAL_UART_RxCpltCallback+0x54>
 8001fd4:	4b82      	ldr	r3, [pc, #520]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b03      	cmp	r3, #3
 8001fda:	d003      	beq.n	8001fe4 <HAL_UART_RxCpltCallback+0x54>
 8001fdc:	4b80      	ldr	r3, [pc, #512]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d10b      	bne.n	8001ffc <HAL_UART_RxCpltCallback+0x6c>
				(rx_seq==0))
 8001fe4:	4b7f      	ldr	r3, [pc, #508]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
		if(((u8rxbuf[0]==0x01)||(u8rxbuf[0]==0x02)||(u8rxbuf[0]==0x03)||(u8rxbuf[0]==0x04))&&
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d107      	bne.n	8001ffc <HAL_UART_RxCpltCallback+0x6c>
		{
			rx_seq=1;
 8001fec:	4b7d      	ldr	r3, [pc, #500]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	701a      	strb	r2, [r3, #0]
			rx_meter_id = u8rxbuf[0];
 8001ff2:	4b7b      	ldr	r3, [pc, #492]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8001ff4:	781a      	ldrb	r2, [r3, #0]
 8001ff6:	4b7c      	ldr	r3, [pc, #496]	; (80021e8 <HAL_UART_RxCpltCallback+0x258>)
 8001ff8:	701a      	strb	r2, [r3, #0]
 8001ffa:	e099      	b.n	8002130 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if((rx_seq==1)&&(u8rxbuf[0]==0x03))
 8001ffc:	4b79      	ldr	r3, [pc, #484]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d107      	bne.n	8002014 <HAL_UART_RxCpltCallback+0x84>
 8002004:	4b76      	ldr	r3, [pc, #472]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b03      	cmp	r3, #3
 800200a:	d103      	bne.n	8002014 <HAL_UART_RxCpltCallback+0x84>
		{
			rx_seq=2;
 800200c:	4b75      	ldr	r3, [pc, #468]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 800200e:	2202      	movs	r2, #2
 8002010:	701a      	strb	r2, [r3, #0]
 8002012:	e08d      	b.n	8002130 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if((rx_seq==2)&&(u8rxbuf[0]==0x01))
 8002014:	4b73      	ldr	r3, [pc, #460]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b02      	cmp	r3, #2
 800201a:	d107      	bne.n	800202c <HAL_UART_RxCpltCallback+0x9c>
 800201c:	4b70      	ldr	r3, [pc, #448]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d103      	bne.n	800202c <HAL_UART_RxCpltCallback+0x9c>
		{
			rx_seq=3;
 8002024:	4b6f      	ldr	r3, [pc, #444]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8002026:	2203      	movs	r2, #3
 8002028:	701a      	strb	r2, [r3, #0]
 800202a:	e081      	b.n	8002130 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if(rx_seq==3)
 800202c:	4b6d      	ldr	r3, [pc, #436]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b03      	cmp	r3, #3
 8002032:	d107      	bne.n	8002044 <HAL_UART_RxCpltCallback+0xb4>
		{
			rx_msb_h_data =u8rxbuf[0];
 8002034:	4b6a      	ldr	r3, [pc, #424]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8002036:	781a      	ldrb	r2, [r3, #0]
 8002038:	4b6c      	ldr	r3, [pc, #432]	; (80021ec <HAL_UART_RxCpltCallback+0x25c>)
 800203a:	701a      	strb	r2, [r3, #0]
			rx_seq=4;
 800203c:	4b69      	ldr	r3, [pc, #420]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 800203e:	2204      	movs	r2, #4
 8002040:	701a      	strb	r2, [r3, #0]
 8002042:	e075      	b.n	8002130 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if(rx_seq==4)
 8002044:	4b67      	ldr	r3, [pc, #412]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b04      	cmp	r3, #4
 800204a:	d107      	bne.n	800205c <HAL_UART_RxCpltCallback+0xcc>
		{
			rx_seq=5;
 800204c:	4b65      	ldr	r3, [pc, #404]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 800204e:	2205      	movs	r2, #5
 8002050:	701a      	strb	r2, [r3, #0]
			rx_msb_data = u8rxbuf[0];
 8002052:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8002054:	781a      	ldrb	r2, [r3, #0]
 8002056:	4b66      	ldr	r3, [pc, #408]	; (80021f0 <HAL_UART_RxCpltCallback+0x260>)
 8002058:	701a      	strb	r2, [r3, #0]
 800205a:	e069      	b.n	8002130 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else if(rx_seq==5)
 800205c:	4b61      	ldr	r3, [pc, #388]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b05      	cmp	r3, #5
 8002062:	d162      	bne.n	800212a <HAL_UART_RxCpltCallback+0x19a>
		{
			rx_lsb_data =u8rxbuf[0];
 8002064:	4b5e      	ldr	r3, [pc, #376]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8002066:	781a      	ldrb	r2, [r3, #0]
 8002068:	4b62      	ldr	r3, [pc, #392]	; (80021f4 <HAL_UART_RxCpltCallback+0x264>)
 800206a:	701a      	strb	r2, [r3, #0]
			if(rx_meter_id==1){act_temperature_c1 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 800206c:	4b5e      	ldr	r3, [pc, #376]	; (80021e8 <HAL_UART_RxCpltCallback+0x258>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d112      	bne.n	800209a <HAL_UART_RxCpltCallback+0x10a>
 8002074:	4b5d      	ldr	r3, [pc, #372]	; (80021ec <HAL_UART_RxCpltCallback+0x25c>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	041b      	lsls	r3, r3, #16
 800207a:	b21a      	sxth	r2, r3
 800207c:	4b5c      	ldr	r3, [pc, #368]	; (80021f0 <HAL_UART_RxCpltCallback+0x260>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	b21b      	sxth	r3, r3
 8002084:	4313      	orrs	r3, r2
 8002086:	b21a      	sxth	r2, r3
 8002088:	4b5a      	ldr	r3, [pc, #360]	; (80021f4 <HAL_UART_RxCpltCallback+0x264>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	b21b      	sxth	r3, r3
 800208e:	4313      	orrs	r3, r2
 8002090:	b21b      	sxth	r3, r3
 8002092:	b29a      	uxth	r2, r3
 8002094:	4b58      	ldr	r3, [pc, #352]	; (80021f8 <HAL_UART_RxCpltCallback+0x268>)
 8002096:	801a      	strh	r2, [r3, #0]
 8002098:	e043      	b.n	8002122 <HAL_UART_RxCpltCallback+0x192>
			else if(rx_meter_id==2){act_temperature_c2 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 800209a:	4b53      	ldr	r3, [pc, #332]	; (80021e8 <HAL_UART_RxCpltCallback+0x258>)
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d112      	bne.n	80020c8 <HAL_UART_RxCpltCallback+0x138>
 80020a2:	4b52      	ldr	r3, [pc, #328]	; (80021ec <HAL_UART_RxCpltCallback+0x25c>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	041b      	lsls	r3, r3, #16
 80020a8:	b21a      	sxth	r2, r3
 80020aa:	4b51      	ldr	r3, [pc, #324]	; (80021f0 <HAL_UART_RxCpltCallback+0x260>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	021b      	lsls	r3, r3, #8
 80020b0:	b21b      	sxth	r3, r3
 80020b2:	4313      	orrs	r3, r2
 80020b4:	b21a      	sxth	r2, r3
 80020b6:	4b4f      	ldr	r3, [pc, #316]	; (80021f4 <HAL_UART_RxCpltCallback+0x264>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	b21b      	sxth	r3, r3
 80020bc:	4313      	orrs	r3, r2
 80020be:	b21b      	sxth	r3, r3
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	4b4e      	ldr	r3, [pc, #312]	; (80021fc <HAL_UART_RxCpltCallback+0x26c>)
 80020c4:	801a      	strh	r2, [r3, #0]
 80020c6:	e02c      	b.n	8002122 <HAL_UART_RxCpltCallback+0x192>
			else if(rx_meter_id==3){act_temperature_c3 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 80020c8:	4b47      	ldr	r3, [pc, #284]	; (80021e8 <HAL_UART_RxCpltCallback+0x258>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	d112      	bne.n	80020f6 <HAL_UART_RxCpltCallback+0x166>
 80020d0:	4b46      	ldr	r3, [pc, #280]	; (80021ec <HAL_UART_RxCpltCallback+0x25c>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	041b      	lsls	r3, r3, #16
 80020d6:	b21a      	sxth	r2, r3
 80020d8:	4b45      	ldr	r3, [pc, #276]	; (80021f0 <HAL_UART_RxCpltCallback+0x260>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	b21b      	sxth	r3, r3
 80020e0:	4313      	orrs	r3, r2
 80020e2:	b21a      	sxth	r2, r3
 80020e4:	4b43      	ldr	r3, [pc, #268]	; (80021f4 <HAL_UART_RxCpltCallback+0x264>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	b21b      	sxth	r3, r3
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b21b      	sxth	r3, r3
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	4b43      	ldr	r3, [pc, #268]	; (8002200 <HAL_UART_RxCpltCallback+0x270>)
 80020f2:	801a      	strh	r2, [r3, #0]
 80020f4:	e015      	b.n	8002122 <HAL_UART_RxCpltCallback+0x192>
			else if(rx_meter_id==4){act_temperature_c4 = (rx_msb_h_data<<16 |rx_msb_data<<8 | rx_lsb_data); }
 80020f6:	4b3c      	ldr	r3, [pc, #240]	; (80021e8 <HAL_UART_RxCpltCallback+0x258>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	d111      	bne.n	8002122 <HAL_UART_RxCpltCallback+0x192>
 80020fe:	4b3b      	ldr	r3, [pc, #236]	; (80021ec <HAL_UART_RxCpltCallback+0x25c>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	041b      	lsls	r3, r3, #16
 8002104:	b21a      	sxth	r2, r3
 8002106:	4b3a      	ldr	r3, [pc, #232]	; (80021f0 <HAL_UART_RxCpltCallback+0x260>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	021b      	lsls	r3, r3, #8
 800210c:	b21b      	sxth	r3, r3
 800210e:	4313      	orrs	r3, r2
 8002110:	b21a      	sxth	r2, r3
 8002112:	4b38      	ldr	r3, [pc, #224]	; (80021f4 <HAL_UART_RxCpltCallback+0x264>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	b21b      	sxth	r3, r3
 8002118:	4313      	orrs	r3, r2
 800211a:	b21b      	sxth	r3, r3
 800211c:	b29a      	uxth	r2, r3
 800211e:	4b39      	ldr	r3, [pc, #228]	; (8002204 <HAL_UART_RxCpltCallback+0x274>)
 8002120:	801a      	strh	r2, [r3, #0]
			else{}
			rx_seq=0;
 8002122:	4b30      	ldr	r3, [pc, #192]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]
 8002128:	e002      	b.n	8002130 <HAL_UART_RxCpltCallback+0x1a0>
		}
		else
		{
			rx_seq=0;
 800212a:	4b2e      	ldr	r3, [pc, #184]	; (80021e4 <HAL_UART_RxCpltCallback+0x254>)
 800212c:	2200      	movs	r2, #0
 800212e:	701a      	strb	r2, [r3, #0]
		}

		if((u8rxbuf[0] == 0x05)&&(rx_seq_1 == 0x0))
 8002130:	4b2b      	ldr	r3, [pc, #172]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b05      	cmp	r3, #5
 8002136:	d107      	bne.n	8002148 <HAL_UART_RxCpltCallback+0x1b8>
 8002138:	4b33      	ldr	r3, [pc, #204]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d103      	bne.n	8002148 <HAL_UART_RxCpltCallback+0x1b8>
		{
			rx_seq_1=1;
 8002140:	4b31      	ldr	r3, [pc, #196]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 8002142:	2201      	movs	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
 8002146:	e03a      	b.n	80021be <HAL_UART_RxCpltCallback+0x22e>
		}
		else if((u8rxbuf[0] == 0x03)&&(rx_seq_1 == 0x1))
 8002148:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b03      	cmp	r3, #3
 800214e:	d107      	bne.n	8002160 <HAL_UART_RxCpltCallback+0x1d0>
 8002150:	4b2d      	ldr	r3, [pc, #180]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d103      	bne.n	8002160 <HAL_UART_RxCpltCallback+0x1d0>
		{
			rx_seq_1=2;
 8002158:	4b2b      	ldr	r3, [pc, #172]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 800215a:	2202      	movs	r2, #2
 800215c:	701a      	strb	r2, [r3, #0]
 800215e:	e02e      	b.n	80021be <HAL_UART_RxCpltCallback+0x22e>
		}
		else if((rx_seq_1==2)&&(u8rxbuf[0]==0x08))
 8002160:	4b29      	ldr	r3, [pc, #164]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d107      	bne.n	8002178 <HAL_UART_RxCpltCallback+0x1e8>
 8002168:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b08      	cmp	r3, #8
 800216e:	d103      	bne.n	8002178 <HAL_UART_RxCpltCallback+0x1e8>
		{
			rx_seq_1=3;
 8002170:	4b25      	ldr	r3, [pc, #148]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 8002172:	2203      	movs	r2, #3
 8002174:	701a      	strb	r2, [r3, #0]
 8002176:	e022      	b.n	80021be <HAL_UART_RxCpltCallback+0x22e>
		}
		else if(rx_seq_1==3)
 8002178:	4b23      	ldr	r3, [pc, #140]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	2b03      	cmp	r3, #3
 800217e:	d107      	bne.n	8002190 <HAL_UART_RxCpltCallback+0x200>
		{
			rx_msb_data_w =u8rxbuf[0];
 8002180:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 8002182:	781a      	ldrb	r2, [r3, #0]
 8002184:	4b21      	ldr	r3, [pc, #132]	; (800220c <HAL_UART_RxCpltCallback+0x27c>)
 8002186:	701a      	strb	r2, [r3, #0]
			rx_seq_1=4;
 8002188:	4b1f      	ldr	r3, [pc, #124]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 800218a:	2204      	movs	r2, #4
 800218c:	701a      	strb	r2, [r3, #0]
 800218e:	e016      	b.n	80021be <HAL_UART_RxCpltCallback+0x22e>
		}
		else if(rx_seq_1==4)
 8002190:	4b1d      	ldr	r3, [pc, #116]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b04      	cmp	r3, #4
 8002196:	d112      	bne.n	80021be <HAL_UART_RxCpltCallback+0x22e>
		{
			rx_seq_1=5;
 8002198:	4b1b      	ldr	r3, [pc, #108]	; (8002208 <HAL_UART_RxCpltCallback+0x278>)
 800219a:	2205      	movs	r2, #5
 800219c:	701a      	strb	r2, [r3, #0]
			rx_lsb_data_w = u8rxbuf[0];
 800219e:	4b10      	ldr	r3, [pc, #64]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <HAL_UART_RxCpltCallback+0x280>)
 80021a4:	701a      	strb	r2, [r3, #0]
			water_temperature = (rx_msb_data_w<<8 | rx_lsb_data_w);
 80021a6:	4b19      	ldr	r3, [pc, #100]	; (800220c <HAL_UART_RxCpltCallback+0x27c>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	b21a      	sxth	r2, r3
 80021ae:	4b18      	ldr	r3, [pc, #96]	; (8002210 <HAL_UART_RxCpltCallback+0x280>)
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	4313      	orrs	r3, r2
 80021b6:	b21b      	sxth	r3, r3
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_UART_RxCpltCallback+0x284>)
 80021bc:	801a      	strh	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1,u8rxbuf,1);
 80021be:	2201      	movs	r2, #1
 80021c0:	4907      	ldr	r1, [pc, #28]	; (80021e0 <HAL_UART_RxCpltCallback+0x250>)
 80021c2:	4806      	ldr	r0, [pc, #24]	; (80021dc <HAL_UART_RxCpltCallback+0x24c>)
 80021c4:	f00c f8ec 	bl	800e3a0 <HAL_UART_Receive_IT>
	}
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	200002a0 	.word	0x200002a0
 80021d4:	200005d8 	.word	0x200005d8
 80021d8:	20000797 	.word	0x20000797
 80021dc:	20000324 	.word	0x20000324
 80021e0:	20000644 	.word	0x20000644
 80021e4:	20000244 	.word	0x20000244
 80021e8:	20000245 	.word	0x20000245
 80021ec:	20000243 	.word	0x20000243
 80021f0:	20000241 	.word	0x20000241
 80021f4:	20000242 	.word	0x20000242
 80021f8:	20000622 	.word	0x20000622
 80021fc:	20000624 	.word	0x20000624
 8002200:	20000626 	.word	0x20000626
 8002204:	20000628 	.word	0x20000628
 8002208:	20000246 	.word	0x20000246
 800220c:	20000247 	.word	0x20000247
 8002210:	20000248 	.word	0x20000248
 8002214:	2000024a 	.word	0x2000024a

08002218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800221c:	f008 fd98 	bl	800ad50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002220:	f000 f84c 	bl	80022bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002224:	f000 faba 	bl	800279c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002228:	f000 f936 	bl	8002498 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800222c:	f000 f898 	bl	8002360 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002230:	f000 f902 	bl	8002438 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8002234:	f000 fa44 	bl	80026c0 <MX_TIM6_Init>
  MX_SPI2_Init();
 8002238:	f000 f9a6 	bl	8002588 <MX_SPI2_Init>
  MX_TIM1_Init();
 800223c:	f000 f9ec 	bl	8002618 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 8002240:	f000 f8ce 	bl	80023e0 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002244:	f000 f958 	bl	80024f8 <MX_SPI1_Init>
  MX_TIM7_Init();
 8002248:	f000 fa70 	bl	800272c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 800224c:	4814      	ldr	r0, [pc, #80]	; (80022a0 <main+0x88>)
 800224e:	f00b fc05 	bl	800da5c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8002252:	4814      	ldr	r0, [pc, #80]	; (80022a4 <main+0x8c>)
 8002254:	f00b fc02 	bl	800da5c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8002258:	4813      	ldr	r0, [pc, #76]	; (80022a8 <main+0x90>)
 800225a:	f00b fbb3 	bl	800d9c4 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800225e:	2200      	movs	r2, #0
 8002260:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002268:	f009 f914 	bl	800b494 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800226c:	2002      	movs	r0, #2
 800226e:	f008 fde3 	bl	800ae38 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002272:	2201      	movs	r2, #1
 8002274:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227c:	f009 f90a 	bl	800b494 <HAL_GPIO_WritePin>
/*Ethernet Init
  wiz5500Init();*/

  W25qxx_Init();
 8002280:	f000 ff68 	bl	8003154 <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  HAL_UART_Receive_IT(&huart1,u8rxbuf,1);
 8002284:	2201      	movs	r2, #1
 8002286:	4909      	ldr	r1, [pc, #36]	; (80022ac <main+0x94>)
 8002288:	4809      	ldr	r0, [pc, #36]	; (80022b0 <main+0x98>)
 800228a:	f00c f889 	bl	800e3a0 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 800228e:	2201      	movs	r2, #1
 8002290:	4908      	ldr	r1, [pc, #32]	; (80022b4 <main+0x9c>)
 8002292:	4809      	ldr	r0, [pc, #36]	; (80022b8 <main+0xa0>)
 8002294:	f00c f884 	bl	800e3a0 <HAL_UART_Receive_IT>
  while (1)
  {
	  cppMain();
 8002298:	f008 fce6 	bl	800ac68 <cppMain>
 800229c:	e7fc      	b.n	8002298 <main+0x80>
 800229e:	bf00      	nop
 80022a0:	20000540 	.word	0x20000540
 80022a4:	2000058c 	.word	0x2000058c
 80022a8:	200004f4 	.word	0x200004f4
 80022ac:	20000644 	.word	0x20000644
 80022b0:	20000324 	.word	0x20000324
 80022b4:	200005d8 	.word	0x200005d8
 80022b8:	200002a0 	.word	0x200002a0

080022bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b096      	sub	sp, #88	; 0x58
 80022c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022c2:	f107 0314 	add.w	r3, r7, #20
 80022c6:	2244      	movs	r2, #68	; 0x44
 80022c8:	2100      	movs	r1, #0
 80022ca:	4618      	mov	r0, r3
 80022cc:	f00d fb98 	bl	800fa00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022d0:	463b      	mov	r3, r7
 80022d2:	2200      	movs	r2, #0
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	605a      	str	r2, [r3, #4]
 80022d8:	609a      	str	r2, [r3, #8]
 80022da:	60da      	str	r2, [r3, #12]
 80022dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80022de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80022e2:	f009 fa3d 	bl	800b760 <HAL_PWREx_ControlVoltageScaling>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80022ec:	f000 fb48 	bl	8002980 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80022f0:	2310      	movs	r3, #16
 80022f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80022f4:	2301      	movs	r3, #1
 80022f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80022f8:	2300      	movs	r3, #0
 80022fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80022fc:	2360      	movs	r3, #96	; 0x60
 80022fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002300:	2302      	movs	r3, #2
 8002302:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002304:	2301      	movs	r3, #1
 8002306:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002308:	2301      	movs	r3, #1
 800230a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 800230c:	2356      	movs	r3, #86	; 0x56
 800230e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002310:	2307      	movs	r3, #7
 8002312:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002314:	2302      	movs	r3, #2
 8002316:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8002318:	2308      	movs	r3, #8
 800231a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	4618      	mov	r0, r3
 8002322:	f009 fa73 	bl	800b80c <HAL_RCC_OscConfig>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800232c:	f000 fb28 	bl	8002980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002330:	230f      	movs	r3, #15
 8002332:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002334:	2303      	movs	r3, #3
 8002336:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002338:	2300      	movs	r3, #0
 800233a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002340:	2300      	movs	r3, #0
 8002342:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002344:	463b      	mov	r3, r7
 8002346:	2102      	movs	r1, #2
 8002348:	4618      	mov	r0, r3
 800234a:	f009 fe73 	bl	800c034 <HAL_RCC_ClockConfig>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002354:	f000 fb14 	bl	8002980 <Error_Handler>
  }
}
 8002358:	bf00      	nop
 800235a:	3758      	adds	r7, #88	; 0x58
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002364:	4b1b      	ldr	r3, [pc, #108]	; (80023d4 <MX_I2C1_Init+0x74>)
 8002366:	4a1c      	ldr	r2, [pc, #112]	; (80023d8 <MX_I2C1_Init+0x78>)
 8002368:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 800236a:	4b1a      	ldr	r3, [pc, #104]	; (80023d4 <MX_I2C1_Init+0x74>)
 800236c:	4a1b      	ldr	r2, [pc, #108]	; (80023dc <MX_I2C1_Init+0x7c>)
 800236e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002370:	4b18      	ldr	r3, [pc, #96]	; (80023d4 <MX_I2C1_Init+0x74>)
 8002372:	2200      	movs	r2, #0
 8002374:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002376:	4b17      	ldr	r3, [pc, #92]	; (80023d4 <MX_I2C1_Init+0x74>)
 8002378:	2201      	movs	r2, #1
 800237a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800237c:	4b15      	ldr	r3, [pc, #84]	; (80023d4 <MX_I2C1_Init+0x74>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002382:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <MX_I2C1_Init+0x74>)
 8002384:	2200      	movs	r2, #0
 8002386:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002388:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <MX_I2C1_Init+0x74>)
 800238a:	2200      	movs	r2, #0
 800238c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800238e:	4b11      	ldr	r3, [pc, #68]	; (80023d4 <MX_I2C1_Init+0x74>)
 8002390:	2200      	movs	r2, #0
 8002392:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002394:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <MX_I2C1_Init+0x74>)
 8002396:	2200      	movs	r2, #0
 8002398:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800239a:	480e      	ldr	r0, [pc, #56]	; (80023d4 <MX_I2C1_Init+0x74>)
 800239c:	f009 f8ac 	bl	800b4f8 <HAL_I2C_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80023a6:	f000 faeb 	bl	8002980 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80023aa:	2100      	movs	r1, #0
 80023ac:	4809      	ldr	r0, [pc, #36]	; (80023d4 <MX_I2C1_Init+0x74>)
 80023ae:	f009 f932 	bl	800b616 <HAL_I2CEx_ConfigAnalogFilter>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80023b8:	f000 fae2 	bl	8002980 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80023bc:	2100      	movs	r1, #0
 80023be:	4805      	ldr	r0, [pc, #20]	; (80023d4 <MX_I2C1_Init+0x74>)
 80023c0:	f009 f974 	bl	800b6ac <HAL_I2CEx_ConfigDigitalFilter>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80023ca:	f000 fad9 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	2000024c 	.word	0x2000024c
 80023d8:	40005400 	.word	0x40005400
 80023dc:	00a0a7fd 	.word	0x00a0a7fd

080023e0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80023e4:	4b12      	ldr	r3, [pc, #72]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 80023e6:	4a13      	ldr	r2, [pc, #76]	; (8002434 <MX_LPUART1_UART_Init+0x54>)
 80023e8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80023ea:	4b11      	ldr	r3, [pc, #68]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 80023ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023f0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023f2:	4b0f      	ldr	r3, [pc, #60]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80023f8:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80023fe:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 8002400:	2200      	movs	r2, #0
 8002402:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002404:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 8002406:	220c      	movs	r2, #12
 8002408:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 800240c:	2200      	movs	r2, #0
 800240e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002410:	4b07      	ldr	r3, [pc, #28]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 8002412:	2200      	movs	r2, #0
 8002414:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002416:	4b06      	ldr	r3, [pc, #24]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 8002418:	2200      	movs	r2, #0
 800241a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800241c:	4804      	ldr	r0, [pc, #16]	; (8002430 <MX_LPUART1_UART_Init+0x50>)
 800241e:	f00b ff03 	bl	800e228 <HAL_UART_Init>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8002428:	f000 faaa 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800242c:	bf00      	nop
 800242e:	bd80      	pop	{r7, pc}
 8002430:	200002a0 	.word	0x200002a0
 8002434:	40008000 	.word	0x40008000

08002438 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800243c:	4b14      	ldr	r3, [pc, #80]	; (8002490 <MX_USART1_UART_Init+0x58>)
 800243e:	4a15      	ldr	r2, [pc, #84]	; (8002494 <MX_USART1_UART_Init+0x5c>)
 8002440:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002442:	4b13      	ldr	r3, [pc, #76]	; (8002490 <MX_USART1_UART_Init+0x58>)
 8002444:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002448:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800244a:	4b11      	ldr	r3, [pc, #68]	; (8002490 <MX_USART1_UART_Init+0x58>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002450:	4b0f      	ldr	r3, [pc, #60]	; (8002490 <MX_USART1_UART_Init+0x58>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002456:	4b0e      	ldr	r3, [pc, #56]	; (8002490 <MX_USART1_UART_Init+0x58>)
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <MX_USART1_UART_Init+0x58>)
 800245e:	220c      	movs	r2, #12
 8002460:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002462:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <MX_USART1_UART_Init+0x58>)
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002468:	4b09      	ldr	r3, [pc, #36]	; (8002490 <MX_USART1_UART_Init+0x58>)
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246e:	4b08      	ldr	r3, [pc, #32]	; (8002490 <MX_USART1_UART_Init+0x58>)
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002474:	4b06      	ldr	r3, [pc, #24]	; (8002490 <MX_USART1_UART_Init+0x58>)
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800247a:	4805      	ldr	r0, [pc, #20]	; (8002490 <MX_USART1_UART_Init+0x58>)
 800247c:	f00b fed4 	bl	800e228 <HAL_UART_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002486:	f000 fa7b 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000324 	.word	0x20000324
 8002494:	40013800 	.word	0x40013800

08002498 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800249c:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 800249e:	4a15      	ldr	r2, [pc, #84]	; (80024f4 <MX_USART2_UART_Init+0x5c>)
 80024a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80024a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024aa:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024b0:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024b6:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024bc:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024be:	220c      	movs	r2, #12
 80024c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c2:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c8:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024d4:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024da:	4805      	ldr	r0, [pc, #20]	; (80024f0 <MX_USART2_UART_Init+0x58>)
 80024dc:	f00b fea4 	bl	800e228 <HAL_UART_Init>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80024e6:	f000 fa4b 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200003a8 	.word	0x200003a8
 80024f4:	40004400 	.word	0x40004400

080024f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024fc:	4b1f      	ldr	r3, [pc, #124]	; (800257c <MX_SPI1_Init+0x84>)
 80024fe:	4a20      	ldr	r2, [pc, #128]	; (8002580 <MX_SPI1_Init+0x88>)
 8002500:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002502:	4b1e      	ldr	r3, [pc, #120]	; (800257c <MX_SPI1_Init+0x84>)
 8002504:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002508:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800250a:	4b1c      	ldr	r3, [pc, #112]	; (800257c <MX_SPI1_Init+0x84>)
 800250c:	2200      	movs	r2, #0
 800250e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002510:	4b1a      	ldr	r3, [pc, #104]	; (800257c <MX_SPI1_Init+0x84>)
 8002512:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002516:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002518:	4b18      	ldr	r3, [pc, #96]	; (800257c <MX_SPI1_Init+0x84>)
 800251a:	2200      	movs	r2, #0
 800251c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800251e:	4b17      	ldr	r3, [pc, #92]	; (800257c <MX_SPI1_Init+0x84>)
 8002520:	2200      	movs	r2, #0
 8002522:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002524:	4b15      	ldr	r3, [pc, #84]	; (800257c <MX_SPI1_Init+0x84>)
 8002526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800252a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800252c:	4b13      	ldr	r3, [pc, #76]	; (800257c <MX_SPI1_Init+0x84>)
 800252e:	2210      	movs	r2, #16
 8002530:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002532:	4b12      	ldr	r3, [pc, #72]	; (800257c <MX_SPI1_Init+0x84>)
 8002534:	2200      	movs	r2, #0
 8002536:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002538:	4b10      	ldr	r3, [pc, #64]	; (800257c <MX_SPI1_Init+0x84>)
 800253a:	2200      	movs	r2, #0
 800253c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <MX_SPI1_Init+0x84>)
 8002540:	2200      	movs	r2, #0
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002544:	4b0d      	ldr	r3, [pc, #52]	; (800257c <MX_SPI1_Init+0x84>)
 8002546:	2207      	movs	r2, #7
 8002548:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <MX_SPI1_Init+0x84>)
 800254c:	2200      	movs	r2, #0
 800254e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002550:	4b0a      	ldr	r3, [pc, #40]	; (800257c <MX_SPI1_Init+0x84>)
 8002552:	2208      	movs	r2, #8
 8002554:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002556:	4809      	ldr	r0, [pc, #36]	; (800257c <MX_SPI1_Init+0x84>)
 8002558:	f00a facc 	bl	800caf4 <HAL_SPI_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002562:	f000 fa0d 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 8002566:	4b07      	ldr	r3, [pc, #28]	; (8002584 <MX_SPI1_Init+0x8c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <MX_SPI1_Init+0x8c>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002574:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	2000042c 	.word	0x2000042c
 8002580:	40013000 	.word	0x40013000
 8002584:	20000490 	.word	0x20000490

08002588 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800258c:	4b1f      	ldr	r3, [pc, #124]	; (800260c <MX_SPI2_Init+0x84>)
 800258e:	4a20      	ldr	r2, [pc, #128]	; (8002610 <MX_SPI2_Init+0x88>)
 8002590:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002592:	4b1e      	ldr	r3, [pc, #120]	; (800260c <MX_SPI2_Init+0x84>)
 8002594:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002598:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800259a:	4b1c      	ldr	r3, [pc, #112]	; (800260c <MX_SPI2_Init+0x84>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025a0:	4b1a      	ldr	r3, [pc, #104]	; (800260c <MX_SPI2_Init+0x84>)
 80025a2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025a6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025a8:	4b18      	ldr	r3, [pc, #96]	; (800260c <MX_SPI2_Init+0x84>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025ae:	4b17      	ldr	r3, [pc, #92]	; (800260c <MX_SPI2_Init+0x84>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80025b4:	4b15      	ldr	r3, [pc, #84]	; (800260c <MX_SPI2_Init+0x84>)
 80025b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025ba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80025bc:	4b13      	ldr	r3, [pc, #76]	; (800260c <MX_SPI2_Init+0x84>)
 80025be:	2208      	movs	r2, #8
 80025c0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025c2:	4b12      	ldr	r3, [pc, #72]	; (800260c <MX_SPI2_Init+0x84>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80025c8:	4b10      	ldr	r3, [pc, #64]	; (800260c <MX_SPI2_Init+0x84>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025ce:	4b0f      	ldr	r3, [pc, #60]	; (800260c <MX_SPI2_Init+0x84>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80025d4:	4b0d      	ldr	r3, [pc, #52]	; (800260c <MX_SPI2_Init+0x84>)
 80025d6:	2207      	movs	r2, #7
 80025d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025da:	4b0c      	ldr	r3, [pc, #48]	; (800260c <MX_SPI2_Init+0x84>)
 80025dc:	2200      	movs	r2, #0
 80025de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025e0:	4b0a      	ldr	r3, [pc, #40]	; (800260c <MX_SPI2_Init+0x84>)
 80025e2:	2208      	movs	r2, #8
 80025e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80025e6:	4809      	ldr	r0, [pc, #36]	; (800260c <MX_SPI2_Init+0x84>)
 80025e8:	f00a fa84 	bl	800caf4 <HAL_SPI_Init>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80025f2:	f000 f9c5 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 80025f6:	4b07      	ldr	r3, [pc, #28]	; (8002614 <MX_SPI2_Init+0x8c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <MX_SPI2_Init+0x8c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002604:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000490 	.word	0x20000490
 8002610:	40003800 	.word	0x40003800
 8002614:	2000042c 	.word	0x2000042c

08002618 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800261e:	f107 0310 	add.w	r3, r7, #16
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]
 8002628:	609a      	str	r2, [r3, #8]
 800262a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002636:	4b20      	ldr	r3, [pc, #128]	; (80026b8 <MX_TIM1_Init+0xa0>)
 8002638:	4a20      	ldr	r2, [pc, #128]	; (80026bc <MX_TIM1_Init+0xa4>)
 800263a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800263c:	4b1e      	ldr	r3, [pc, #120]	; (80026b8 <MX_TIM1_Init+0xa0>)
 800263e:	2200      	movs	r2, #0
 8002640:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002642:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <MX_TIM1_Init+0xa0>)
 8002644:	2200      	movs	r2, #0
 8002646:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002648:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <MX_TIM1_Init+0xa0>)
 800264a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800264e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002650:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <MX_TIM1_Init+0xa0>)
 8002652:	2200      	movs	r2, #0
 8002654:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002656:	4b18      	ldr	r3, [pc, #96]	; (80026b8 <MX_TIM1_Init+0xa0>)
 8002658:	2200      	movs	r2, #0
 800265a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265c:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <MX_TIM1_Init+0xa0>)
 800265e:	2200      	movs	r2, #0
 8002660:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002662:	4815      	ldr	r0, [pc, #84]	; (80026b8 <MX_TIM1_Init+0xa0>)
 8002664:	f00b f956 	bl	800d914 <HAL_TIM_Base_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800266e:	f000 f987 	bl	8002980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002672:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002676:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002678:	f107 0310 	add.w	r3, r7, #16
 800267c:	4619      	mov	r1, r3
 800267e:	480e      	ldr	r0, [pc, #56]	; (80026b8 <MX_TIM1_Init+0xa0>)
 8002680:	f00b fb5f 	bl	800dd42 <HAL_TIM_ConfigClockSource>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800268a:	f000 f979 	bl	8002980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800268e:	2300      	movs	r3, #0
 8002690:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	4619      	mov	r1, r3
 800269e:	4806      	ldr	r0, [pc, #24]	; (80026b8 <MX_TIM1_Init+0xa0>)
 80026a0:	f00b fd3e 	bl	800e120 <HAL_TIMEx_MasterConfigSynchronization>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80026aa:	f000 f969 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026ae:	bf00      	nop
 80026b0:	3720      	adds	r7, #32
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	200004f4 	.word	0x200004f4
 80026bc:	40012c00 	.word	0x40012c00

080026c0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c6:	1d3b      	adds	r3, r7, #4
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80026d0:	4b14      	ldr	r3, [pc, #80]	; (8002724 <MX_TIM6_Init+0x64>)
 80026d2:	4a15      	ldr	r2, [pc, #84]	; (8002728 <MX_TIM6_Init+0x68>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 80026d6:	4b13      	ldr	r3, [pc, #76]	; (8002724 <MX_TIM6_Init+0x64>)
 80026d8:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 80026dc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026de:	4b11      	ldr	r3, [pc, #68]	; (8002724 <MX_TIM6_Init+0x64>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 80026e4:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <MX_TIM6_Init+0x64>)
 80026e6:	2264      	movs	r2, #100	; 0x64
 80026e8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ea:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <MX_TIM6_Init+0x64>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80026f0:	480c      	ldr	r0, [pc, #48]	; (8002724 <MX_TIM6_Init+0x64>)
 80026f2:	f00b f90f 	bl	800d914 <HAL_TIM_Base_Init>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80026fc:	f000 f940 	bl	8002980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002700:	2300      	movs	r3, #0
 8002702:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002704:	2300      	movs	r3, #0
 8002706:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002708:	1d3b      	adds	r3, r7, #4
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	; (8002724 <MX_TIM6_Init+0x64>)
 800270e:	f00b fd07 	bl	800e120 <HAL_TIMEx_MasterConfigSynchronization>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002718:	f000 f932 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800271c:	bf00      	nop
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	20000540 	.word	0x20000540
 8002728:	40001000 	.word	0x40001000

0800272c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800273c:	4b15      	ldr	r3, [pc, #84]	; (8002794 <MX_TIM7_Init+0x68>)
 800273e:	4a16      	ldr	r2, [pc, #88]	; (8002798 <MX_TIM7_Init+0x6c>)
 8002740:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 8002742:	4b14      	ldr	r3, [pc, #80]	; (8002794 <MX_TIM7_Init+0x68>)
 8002744:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8002748:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800274a:	4b12      	ldr	r3, [pc, #72]	; (8002794 <MX_TIM7_Init+0x68>)
 800274c:	2200      	movs	r2, #0
 800274e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8002750:	4b10      	ldr	r3, [pc, #64]	; (8002794 <MX_TIM7_Init+0x68>)
 8002752:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002756:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002758:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <MX_TIM7_Init+0x68>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800275e:	480d      	ldr	r0, [pc, #52]	; (8002794 <MX_TIM7_Init+0x68>)
 8002760:	f00b f8d8 	bl	800d914 <HAL_TIM_Base_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800276a:	f000 f909 	bl	8002980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	4619      	mov	r1, r3
 800277a:	4806      	ldr	r0, [pc, #24]	; (8002794 <MX_TIM7_Init+0x68>)
 800277c:	f00b fcd0 	bl	800e120 <HAL_TIMEx_MasterConfigSynchronization>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002786:	f000 f8fb 	bl	8002980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	2000058c 	.word	0x2000058c
 8002798:	40001400 	.word	0x40001400

0800279c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	; 0x28
 80027a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a2:	f107 0314 	add.w	r3, r7, #20
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	605a      	str	r2, [r3, #4]
 80027ac:	609a      	str	r2, [r3, #8]
 80027ae:	60da      	str	r2, [r3, #12]
 80027b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027b2:	4b6f      	ldr	r3, [pc, #444]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b6:	4a6e      	ldr	r2, [pc, #440]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027b8:	f043 0304 	orr.w	r3, r3, #4
 80027bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027be:	4b6c      	ldr	r3, [pc, #432]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ca:	4b69      	ldr	r3, [pc, #420]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ce:	4a68      	ldr	r2, [pc, #416]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027d0:	f043 0301 	orr.w	r3, r3, #1
 80027d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027d6:	4b66      	ldr	r3, [pc, #408]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e2:	4b63      	ldr	r3, [pc, #396]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e6:	4a62      	ldr	r2, [pc, #392]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027e8:	f043 0302 	orr.w	r3, r3, #2
 80027ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ee:	4b60      	ldr	r3, [pc, #384]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027fa:	4b5d      	ldr	r3, [pc, #372]	; (8002970 <MX_GPIO_Init+0x1d4>)
 80027fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027fe:	4a5c      	ldr	r2, [pc, #368]	; (8002970 <MX_GPIO_Init+0x1d4>)
 8002800:	f043 0308 	orr.w	r3, r3, #8
 8002804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002806:	4b5a      	ldr	r3, [pc, #360]	; (8002970 <MX_GPIO_Init+0x1d4>)
 8002808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8002812:	2200      	movs	r2, #0
 8002814:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8002818:	4856      	ldr	r0, [pc, #344]	; (8002974 <MX_GPIO_Init+0x1d8>)
 800281a:	f008 fe3b 	bl	800b494 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 800281e:	2200      	movs	r2, #0
 8002820:	2112      	movs	r1, #18
 8002822:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002826:	f008 fe35 	bl	800b494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 800282a:	2200      	movs	r2, #0
 800282c:	2125      	movs	r1, #37	; 0x25
 800282e:	4852      	ldr	r0, [pc, #328]	; (8002978 <MX_GPIO_Init+0x1dc>)
 8002830:	f008 fe30 	bl	800b494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8002834:	2201      	movs	r2, #1
 8002836:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800283a:	484f      	ldr	r0, [pc, #316]	; (8002978 <MX_GPIO_Init+0x1dc>)
 800283c:	f008 fe2a 	bl	800b494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8002840:	2201      	movs	r2, #1
 8002842:	2180      	movs	r1, #128	; 0x80
 8002844:	484b      	ldr	r0, [pc, #300]	; (8002974 <MX_GPIO_Init+0x1d8>)
 8002846:	f008 fe25 	bl	800b494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 800284a:	2201      	movs	r2, #1
 800284c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002850:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002854:	f008 fe1e 	bl	800b494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8002858:	2200      	movs	r2, #0
 800285a:	2104      	movs	r1, #4
 800285c:	4847      	ldr	r0, [pc, #284]	; (800297c <MX_GPIO_Init+0x1e0>)
 800285e:	f008 fe19 	bl	800b494 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8002862:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8002866:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002868:	2301      	movs	r3, #1
 800286a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002870:	2300      	movs	r3, #0
 8002872:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	483e      	ldr	r0, [pc, #248]	; (8002974 <MX_GPIO_Init+0x1d8>)
 800287c:	f008 fc90 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8002880:	f241 0302 	movw	r3, #4098	; 0x1002
 8002884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002886:	2301      	movs	r3, #1
 8002888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288e:	2300      	movs	r3, #0
 8002890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002892:	f107 0314 	add.w	r3, r7, #20
 8002896:	4619      	mov	r1, r3
 8002898:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800289c:	f008 fc80 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 80028a0:	2310      	movs	r3, #16
 80028a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a4:	2301      	movs	r3, #1
 80028a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028a8:	2301      	movs	r3, #1
 80028aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	4619      	mov	r1, r3
 80028b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ba:	f008 fc71 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 80028be:	2325      	movs	r3, #37	; 0x25
 80028c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c2:	2301      	movs	r3, #1
 80028c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ce:	f107 0314 	add.w	r3, r7, #20
 80028d2:	4619      	mov	r1, r3
 80028d4:	4828      	ldr	r0, [pc, #160]	; (8002978 <MX_GPIO_Init+0x1dc>)
 80028d6:	f008 fc63 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 80028da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e0:	2301      	movs	r3, #1
 80028e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e4:	2300      	movs	r3, #0
 80028e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028e8:	2302      	movs	r3, #2
 80028ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	4619      	mov	r1, r3
 80028f2:	4821      	ldr	r0, [pc, #132]	; (8002978 <MX_GPIO_Init+0x1dc>)
 80028f4:	f008 fc54 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 80028f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028fe:	2300      	movs	r3, #0
 8002900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002906:	f107 0314 	add.w	r3, r7, #20
 800290a:	4619      	mov	r1, r3
 800290c:	4819      	ldr	r0, [pc, #100]	; (8002974 <MX_GPIO_Init+0x1d8>)
 800290e:	f008 fc47 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 8002912:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002918:	2300      	movs	r3, #0
 800291a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002920:	f107 0314 	add.w	r3, r7, #20
 8002924:	4619      	mov	r1, r3
 8002926:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292a:	f008 fc39 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 800292e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002934:	2301      	movs	r3, #1
 8002936:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002938:	2301      	movs	r3, #1
 800293a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293c:	2300      	movs	r3, #0
 800293e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002940:	f107 0314 	add.w	r3, r7, #20
 8002944:	4619      	mov	r1, r3
 8002946:	480b      	ldr	r0, [pc, #44]	; (8002974 <MX_GPIO_Init+0x1d8>)
 8002948:	f008 fc2a 	bl	800b1a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 800294c:	2304      	movs	r3, #4
 800294e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002950:	2301      	movs	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002954:	2301      	movs	r3, #1
 8002956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2300      	movs	r3, #0
 800295a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	4619      	mov	r1, r3
 8002962:	4806      	ldr	r0, [pc, #24]	; (800297c <MX_GPIO_Init+0x1e0>)
 8002964:	f008 fc1c 	bl	800b1a0 <HAL_GPIO_Init>

}
 8002968:	bf00      	nop
 800296a:	3728      	adds	r7, #40	; 0x28
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40021000 	.word	0x40021000
 8002974:	48000800 	.word	0x48000800
 8002978:	48000400 	.word	0x48000400
 800297c:	48000c00 	.word	0x48000c00

08002980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002984:	b672      	cpsid	i
}
 8002986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002988:	e7fe      	b.n	8002988 <Error_Handler+0x8>
	...

0800298c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <HAL_MspInit+0x44>)
 8002994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002996:	4a0e      	ldr	r2, [pc, #56]	; (80029d0 <HAL_MspInit+0x44>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	6613      	str	r3, [r2, #96]	; 0x60
 800299e:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <HAL_MspInit+0x44>)
 80029a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	607b      	str	r3, [r7, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029aa:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <HAL_MspInit+0x44>)
 80029ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ae:	4a08      	ldr	r2, [pc, #32]	; (80029d0 <HAL_MspInit+0x44>)
 80029b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b4:	6593      	str	r3, [r2, #88]	; 0x58
 80029b6:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <HAL_MspInit+0x44>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	40021000 	.word	0x40021000

080029d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b0a2      	sub	sp, #136	; 0x88
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	2260      	movs	r2, #96	; 0x60
 80029f2:	2100      	movs	r1, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f00d f803 	bl	800fa00 <memset>
  if(hi2c->Instance==I2C1)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <HAL_I2C_MspInit+0xac>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d138      	bne.n	8002a76 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a04:	2340      	movs	r3, #64	; 0x40
 8002a06:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4618      	mov	r0, r3
 8002a12:	f009 fd33 	bl	800c47c <HAL_RCCEx_PeriphCLKConfig>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002a1c:	f7ff ffb0 	bl	8002980 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <HAL_I2C_MspInit+0xb0>)
 8002a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a24:	4a17      	ldr	r2, [pc, #92]	; (8002a84 <HAL_I2C_MspInit+0xb0>)
 8002a26:	f043 0302 	orr.w	r3, r3, #2
 8002a2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a2c:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <HAL_I2C_MspInit+0xb0>)
 8002a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a38:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a3c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a3e:	2312      	movs	r3, #18
 8002a40:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a42:	2300      	movs	r3, #0
 8002a44:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a46:	2303      	movs	r3, #3
 8002a48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a52:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a56:	4619      	mov	r1, r3
 8002a58:	480b      	ldr	r0, [pc, #44]	; (8002a88 <HAL_I2C_MspInit+0xb4>)
 8002a5a:	f008 fba1 	bl	800b1a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a5e:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <HAL_I2C_MspInit+0xb0>)
 8002a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a62:	4a08      	ldr	r2, [pc, #32]	; (8002a84 <HAL_I2C_MspInit+0xb0>)
 8002a64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a68:	6593      	str	r3, [r2, #88]	; 0x58
 8002a6a:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <HAL_I2C_MspInit+0xb0>)
 8002a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a76:	bf00      	nop
 8002a78:	3788      	adds	r7, #136	; 0x88
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40005400 	.word	0x40005400
 8002a84:	40021000 	.word	0x40021000
 8002a88:	48000400 	.word	0x48000400

08002a8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b0a6      	sub	sp, #152	; 0x98
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a94:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002aa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aa8:	2260      	movs	r2, #96	; 0x60
 8002aaa:	2100      	movs	r1, #0
 8002aac:	4618      	mov	r0, r3
 8002aae:	f00c ffa7 	bl	800fa00 <memset>
  if(huart->Instance==LPUART1)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a6b      	ldr	r2, [pc, #428]	; (8002c64 <HAL_UART_MspInit+0x1d8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d144      	bne.n	8002b46 <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002abc:	2320      	movs	r3, #32
 8002abe:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f009 fcd7 	bl	800c47c <HAL_RCCEx_PeriphCLKConfig>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ad4:	f7ff ff54 	bl	8002980 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002ad8:	4b63      	ldr	r3, [pc, #396]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002adc:	4a62      	ldr	r2, [pc, #392]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002ae4:	4b60      	ldr	r3, [pc, #384]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	623b      	str	r3, [r7, #32]
 8002aee:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af0:	4b5d      	ldr	r3, [pc, #372]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af4:	4a5c      	ldr	r2, [pc, #368]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002af6:	f043 0302 	orr.w	r3, r3, #2
 8002afa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002afc:	4b5a      	ldr	r3, [pc, #360]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b00:	f003 0302 	and.w	r3, r3, #2
 8002b04:	61fb      	str	r3, [r7, #28]
 8002b06:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b08:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b22:	2308      	movs	r3, #8
 8002b24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b28:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	484f      	ldr	r0, [pc, #316]	; (8002c6c <HAL_UART_MspInit+0x1e0>)
 8002b30:	f008 fb36 	bl	800b1a0 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002b34:	2200      	movs	r2, #0
 8002b36:	2100      	movs	r1, #0
 8002b38:	2046      	movs	r0, #70	; 0x46
 8002b3a:	f008 fa7c 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002b3e:	2046      	movs	r0, #70	; 0x46
 8002b40:	f008 fa95 	bl	800b06e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b44:	e089      	b.n	8002c5a <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a49      	ldr	r2, [pc, #292]	; (8002c70 <HAL_UART_MspInit+0x1e4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d143      	bne.n	8002bd8 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b50:	2301      	movs	r3, #1
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b54:	2300      	movs	r3, #0
 8002b56:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f009 fc8d 	bl	800c47c <HAL_RCCEx_PeriphCLKConfig>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002b68:	f7ff ff0a 	bl	8002980 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b6c:	4b3e      	ldr	r3, [pc, #248]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002b6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b70:	4a3d      	ldr	r2, [pc, #244]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002b72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b76:	6613      	str	r3, [r2, #96]	; 0x60
 8002b78:	4b3b      	ldr	r3, [pc, #236]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b80:	61bb      	str	r3, [r7, #24]
 8002b82:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b84:	4b38      	ldr	r3, [pc, #224]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b88:	4a37      	ldr	r2, [pc, #220]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002b8a:	f043 0302 	orr.w	r3, r3, #2
 8002b8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b90:	4b35      	ldr	r3, [pc, #212]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	617b      	str	r3, [r7, #20]
 8002b9a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b9c:	23c0      	movs	r3, #192	; 0xc0
 8002b9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bb4:	2307      	movs	r3, #7
 8002bb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bba:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	482a      	ldr	r0, [pc, #168]	; (8002c6c <HAL_UART_MspInit+0x1e0>)
 8002bc2:	f008 faed 	bl	800b1a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2100      	movs	r1, #0
 8002bca:	2025      	movs	r0, #37	; 0x25
 8002bcc:	f008 fa33 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bd0:	2025      	movs	r0, #37	; 0x25
 8002bd2:	f008 fa4c 	bl	800b06e <HAL_NVIC_EnableIRQ>
}
 8002bd6:	e040      	b.n	8002c5a <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART2)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a25      	ldr	r2, [pc, #148]	; (8002c74 <HAL_UART_MspInit+0x1e8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d13b      	bne.n	8002c5a <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002be2:	2302      	movs	r3, #2
 8002be4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002be6:	2300      	movs	r3, #0
 8002be8:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f009 fc44 	bl	800c47c <HAL_RCCEx_PeriphCLKConfig>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_UART_MspInit+0x172>
      Error_Handler();
 8002bfa:	f7ff fec1 	bl	8002980 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c02:	4a19      	ldr	r2, [pc, #100]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c08:	6593      	str	r3, [r2, #88]	; 0x58
 8002c0a:	4b17      	ldr	r3, [pc, #92]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c12:	613b      	str	r3, [r7, #16]
 8002c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	4b14      	ldr	r3, [pc, #80]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1a:	4a13      	ldr	r2, [pc, #76]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c22:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <HAL_UART_MspInit+0x1dc>)
 8002c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c2e:	230c      	movs	r3, #12
 8002c30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	2302      	movs	r3, #2
 8002c36:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c40:	2303      	movs	r3, #3
 8002c42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c46:	2307      	movs	r3, #7
 8002c48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c4c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002c50:	4619      	mov	r1, r3
 8002c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c56:	f008 faa3 	bl	800b1a0 <HAL_GPIO_Init>
}
 8002c5a:	bf00      	nop
 8002c5c:	3798      	adds	r7, #152	; 0x98
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40008000 	.word	0x40008000
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	40013800 	.word	0x40013800
 8002c74:	40004400 	.word	0x40004400

08002c78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b08c      	sub	sp, #48	; 0x30
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c80:	f107 031c 	add.w	r3, r7, #28
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	605a      	str	r2, [r3, #4]
 8002c8a:	609a      	str	r2, [r3, #8]
 8002c8c:	60da      	str	r2, [r3, #12]
 8002c8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a2f      	ldr	r2, [pc, #188]	; (8002d54 <HAL_SPI_MspInit+0xdc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d129      	bne.n	8002cee <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c9a:	4b2f      	ldr	r3, [pc, #188]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c9e:	4a2e      	ldr	r2, [pc, #184]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002ca0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ca4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ca6:	4b2c      	ldr	r3, [pc, #176]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002caa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cae:	61bb      	str	r3, [r7, #24]
 8002cb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb2:	4b29      	ldr	r3, [pc, #164]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb6:	4a28      	ldr	r2, [pc, #160]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cbe:	4b26      	ldr	r3, [pc, #152]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	617b      	str	r3, [r7, #20]
 8002cc8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002cca:	23e0      	movs	r3, #224	; 0xe0
 8002ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cda:	2305      	movs	r3, #5
 8002cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cde:	f107 031c 	add.w	r3, r7, #28
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ce8:	f008 fa5a 	bl	800b1a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002cec:	e02d      	b.n	8002d4a <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a1a      	ldr	r2, [pc, #104]	; (8002d5c <HAL_SPI_MspInit+0xe4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d128      	bne.n	8002d4a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002cf8:	4b17      	ldr	r3, [pc, #92]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfc:	4a16      	ldr	r2, [pc, #88]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002cfe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d02:	6593      	str	r3, [r2, #88]	; 0x58
 8002d04:	4b14      	ldr	r3, [pc, #80]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d0c:	613b      	str	r3, [r7, #16]
 8002d0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d10:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d14:	4a10      	ldr	r2, [pc, #64]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002d16:	f043 0302 	orr.w	r3, r3, #2
 8002d1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d1c:	4b0e      	ldr	r3, [pc, #56]	; (8002d58 <HAL_SPI_MspInit+0xe0>)
 8002d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002d28:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d32:	2300      	movs	r3, #0
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d36:	2303      	movs	r3, #3
 8002d38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d3a:	2305      	movs	r3, #5
 8002d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d3e:	f107 031c 	add.w	r3, r7, #28
 8002d42:	4619      	mov	r1, r3
 8002d44:	4806      	ldr	r0, [pc, #24]	; (8002d60 <HAL_SPI_MspInit+0xe8>)
 8002d46:	f008 fa2b 	bl	800b1a0 <HAL_GPIO_Init>
}
 8002d4a:	bf00      	nop
 8002d4c:	3730      	adds	r7, #48	; 0x30
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40013000 	.word	0x40013000
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40003800 	.word	0x40003800
 8002d60:	48000400 	.word	0x48000400

08002d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a23      	ldr	r2, [pc, #140]	; (8002e00 <HAL_TIM_Base_MspInit+0x9c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d10c      	bne.n	8002d90 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d76:	4b23      	ldr	r3, [pc, #140]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d7a:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002d7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d80:	6613      	str	r3, [r2, #96]	; 0x60
 8002d82:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002d8e:	e032      	b.n	8002df6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a1c      	ldr	r2, [pc, #112]	; (8002e08 <HAL_TIM_Base_MspInit+0xa4>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d114      	bne.n	8002dc4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9e:	4a19      	ldr	r2, [pc, #100]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002da0:	f043 0310 	orr.w	r3, r3, #16
 8002da4:	6593      	str	r3, [r2, #88]	; 0x58
 8002da6:	4b17      	ldr	r3, [pc, #92]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002daa:	f003 0310 	and.w	r3, r3, #16
 8002dae:	613b      	str	r3, [r7, #16]
 8002db0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002db2:	2200      	movs	r2, #0
 8002db4:	2100      	movs	r1, #0
 8002db6:	2036      	movs	r0, #54	; 0x36
 8002db8:	f008 f93d 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002dbc:	2036      	movs	r0, #54	; 0x36
 8002dbe:	f008 f956 	bl	800b06e <HAL_NVIC_EnableIRQ>
}
 8002dc2:	e018      	b.n	8002df6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a10      	ldr	r2, [pc, #64]	; (8002e0c <HAL_TIM_Base_MspInit+0xa8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d113      	bne.n	8002df6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002dce:	4b0d      	ldr	r3, [pc, #52]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd2:	4a0c      	ldr	r2, [pc, #48]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002dd4:	f043 0320 	orr.w	r3, r3, #32
 8002dd8:	6593      	str	r3, [r2, #88]	; 0x58
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <HAL_TIM_Base_MspInit+0xa0>)
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dde:	f003 0320 	and.w	r3, r3, #32
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002de6:	2200      	movs	r2, #0
 8002de8:	2100      	movs	r1, #0
 8002dea:	2037      	movs	r0, #55	; 0x37
 8002dec:	f008 f923 	bl	800b036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002df0:	2037      	movs	r0, #55	; 0x37
 8002df2:	f008 f93c 	bl	800b06e <HAL_NVIC_EnableIRQ>
}
 8002df6:	bf00      	nop
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40012c00 	.word	0x40012c00
 8002e04:	40021000 	.word	0x40021000
 8002e08:	40001000 	.word	0x40001000
 8002e0c:	40001400 	.word	0x40001400

08002e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e14:	e7fe      	b.n	8002e14 <NMI_Handler+0x4>

08002e16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e16:	b480      	push	{r7}
 8002e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e1a:	e7fe      	b.n	8002e1a <HardFault_Handler+0x4>

08002e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e20:	e7fe      	b.n	8002e20 <MemManage_Handler+0x4>

08002e22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e22:	b480      	push	{r7}
 8002e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e26:	e7fe      	b.n	8002e26 <BusFault_Handler+0x4>

08002e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e2c:	e7fe      	b.n	8002e2c <UsageFault_Handler+0x4>

08002e2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e5c:	f007 ffcc 	bl	800adf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e60:	bf00      	nop
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e68:	4802      	ldr	r0, [pc, #8]	; (8002e74 <USART1_IRQHandler+0x10>)
 8002e6a:	f00b faef 	bl	800e44c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e6e:	bf00      	nop
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	20000324 	.word	0x20000324

08002e78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e7c:	4802      	ldr	r0, [pc, #8]	; (8002e88 <TIM6_DAC_IRQHandler+0x10>)
 8002e7e:	f00a fe41 	bl	800db04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e82:	bf00      	nop
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	20000540 	.word	0x20000540

08002e8c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002e90:	4802      	ldr	r0, [pc, #8]	; (8002e9c <TIM7_IRQHandler+0x10>)
 8002e92:	f00a fe37 	bl	800db04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	2000058c 	.word	0x2000058c

08002ea0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002ea4:	4802      	ldr	r0, [pc, #8]	; (8002eb0 <LPUART1_IRQHandler+0x10>)
 8002ea6:	f00b fad1 	bl	800e44c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200002a0 	.word	0x200002a0

08002eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ebc:	4a14      	ldr	r2, [pc, #80]	; (8002f10 <_sbrk+0x5c>)
 8002ebe:	4b15      	ldr	r3, [pc, #84]	; (8002f14 <_sbrk+0x60>)
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ec8:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <_sbrk+0x64>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d102      	bne.n	8002ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ed0:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <_sbrk+0x64>)
 8002ed2:	4a12      	ldr	r2, [pc, #72]	; (8002f1c <_sbrk+0x68>)
 8002ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ed6:	4b10      	ldr	r3, [pc, #64]	; (8002f18 <_sbrk+0x64>)
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4413      	add	r3, r2
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d207      	bcs.n	8002ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ee4:	f00c fd4c 	bl	800f980 <__errno>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	220c      	movs	r2, #12
 8002eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef2:	e009      	b.n	8002f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ef4:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <_sbrk+0x64>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002efa:	4b07      	ldr	r3, [pc, #28]	; (8002f18 <_sbrk+0x64>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4413      	add	r3, r2
 8002f02:	4a05      	ldr	r2, [pc, #20]	; (8002f18 <_sbrk+0x64>)
 8002f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f06:	68fb      	ldr	r3, [r7, #12]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20010000 	.word	0x20010000
 8002f14:	00000400 	.word	0x00000400
 8002f18:	200005e0 	.word	0x200005e0
 8002f1c:	200007c8 	.word	0x200007c8

08002f20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f24:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <SystemInit+0x20>)
 8002f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f2a:	4a05      	ldr	r2, [pc, #20]	; (8002f40 <SystemInit+0x20>)
 8002f2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002f34:	bf00      	nop
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af02      	add	r7, sp, #8
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8002f4e:	f107 020f 	add.w	r2, r7, #15
 8002f52:	1df9      	adds	r1, r7, #7
 8002f54:	2364      	movs	r3, #100	; 0x64
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4804      	ldr	r0, [pc, #16]	; (8002f6c <W25qxx_Spi+0x28>)
 8002f5c:	f00a f90b 	bl	800d176 <HAL_SPI_TransmitReceive>
	return ret;
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	2000042c 	.word	0x2000042c

08002f70 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	2300      	movs	r3, #0
 8002f80:	607b      	str	r3, [r7, #4]
 8002f82:	2300      	movs	r3, #0
 8002f84:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002f86:	2200      	movs	r2, #0
 8002f88:	2101      	movs	r1, #1
 8002f8a:	4813      	ldr	r0, [pc, #76]	; (8002fd8 <W25qxx_ReadID+0x68>)
 8002f8c:	f008 fa82 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8002f90:	209f      	movs	r0, #159	; 0x9f
 8002f92:	f7ff ffd7 	bl	8002f44 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002f96:	20a5      	movs	r0, #165	; 0xa5
 8002f98:	f7ff ffd4 	bl	8002f44 <W25qxx_Spi>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002fa0:	20a5      	movs	r0, #165	; 0xa5
 8002fa2:	f7ff ffcf 	bl	8002f44 <W25qxx_Spi>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002faa:	20a5      	movs	r0, #165	; 0xa5
 8002fac:	f7ff ffca 	bl	8002f44 <W25qxx_Spi>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	4807      	ldr	r0, [pc, #28]	; (8002fd8 <W25qxx_ReadID+0x68>)
 8002fba:	f008 fa6b 	bl	800b494 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	041a      	lsls	r2, r3, #16
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	021b      	lsls	r3, r3, #8
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]
	return Temp;
 8002fce:	68fb      	ldr	r3, [r7, #12]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3710      	adds	r7, #16
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	48000400 	.word	0x48000400

08002fdc <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8002fdc:	b590      	push	{r4, r7, lr}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	4816      	ldr	r0, [pc, #88]	; (8003040 <W25qxx_ReadUniqID+0x64>)
 8002fe8:	f008 fa54 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8002fec:	204b      	movs	r0, #75	; 0x4b
 8002fee:	f7ff ffa9 	bl	8002f44 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	71fb      	strb	r3, [r7, #7]
 8002ff6:	e005      	b.n	8003004 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002ff8:	20a5      	movs	r0, #165	; 0xa5
 8002ffa:	f7ff ffa3 	bl	8002f44 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	3301      	adds	r3, #1
 8003002:	71fb      	strb	r3, [r7, #7]
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	2b03      	cmp	r3, #3
 8003008:	d9f6      	bls.n	8002ff8 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 800300a:	2300      	movs	r3, #0
 800300c:	71bb      	strb	r3, [r7, #6]
 800300e:	e00b      	b.n	8003028 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003010:	79bc      	ldrb	r4, [r7, #6]
 8003012:	20a5      	movs	r0, #165	; 0xa5
 8003014:	f7ff ff96 	bl	8002f44 <W25qxx_Spi>
 8003018:	4603      	mov	r3, r0
 800301a:	461a      	mov	r2, r3
 800301c:	4b09      	ldr	r3, [pc, #36]	; (8003044 <W25qxx_ReadUniqID+0x68>)
 800301e:	4423      	add	r3, r4
 8003020:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8003022:	79bb      	ldrb	r3, [r7, #6]
 8003024:	3301      	adds	r3, #1
 8003026:	71bb      	strb	r3, [r7, #6]
 8003028:	79bb      	ldrb	r3, [r7, #6]
 800302a:	2b07      	cmp	r3, #7
 800302c:	d9f0      	bls.n	8003010 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800302e:	2201      	movs	r2, #1
 8003030:	2101      	movs	r1, #1
 8003032:	4803      	ldr	r0, [pc, #12]	; (8003040 <W25qxx_ReadUniqID+0x64>)
 8003034:	f008 fa2e 	bl	800b494 <HAL_GPIO_WritePin>
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	bd90      	pop	{r4, r7, pc}
 8003040:	48000400 	.word	0x48000400
 8003044:	200005e4 	.word	0x200005e4

08003048 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800304c:	2200      	movs	r2, #0
 800304e:	2101      	movs	r1, #1
 8003050:	4807      	ldr	r0, [pc, #28]	; (8003070 <W25qxx_WriteEnable+0x28>)
 8003052:	f008 fa1f 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003056:	2006      	movs	r0, #6
 8003058:	f7ff ff74 	bl	8002f44 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800305c:	2201      	movs	r2, #1
 800305e:	2101      	movs	r1, #1
 8003060:	4803      	ldr	r0, [pc, #12]	; (8003070 <W25qxx_WriteEnable+0x28>)
 8003062:	f008 fa17 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003066:	2001      	movs	r0, #1
 8003068:	f007 fee6 	bl	800ae38 <HAL_Delay>
}
 800306c:	bf00      	nop
 800306e:	bd80      	pop	{r7, pc}
 8003070:	48000400 	.word	0x48000400

08003074 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800307e:	2300      	movs	r3, #0
 8003080:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003082:	2200      	movs	r2, #0
 8003084:	2101      	movs	r1, #1
 8003086:	481c      	ldr	r0, [pc, #112]	; (80030f8 <W25qxx_ReadStatusRegister+0x84>)
 8003088:	f008 fa04 	bl	800b494 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d10c      	bne.n	80030ac <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8003092:	2005      	movs	r0, #5
 8003094:	f7ff ff56 	bl	8002f44 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003098:	20a5      	movs	r0, #165	; 0xa5
 800309a:	f7ff ff53 	bl	8002f44 <W25qxx_Spi>
 800309e:	4603      	mov	r3, r0
 80030a0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80030a2:	4a16      	ldr	r2, [pc, #88]	; (80030fc <W25qxx_ReadStatusRegister+0x88>)
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
 80030a6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80030aa:	e01b      	b.n	80030e4 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d10c      	bne.n	80030cc <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80030b2:	2035      	movs	r0, #53	; 0x35
 80030b4:	f7ff ff46 	bl	8002f44 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80030b8:	20a5      	movs	r0, #165	; 0xa5
 80030ba:	f7ff ff43 	bl	8002f44 <W25qxx_Spi>
 80030be:	4603      	mov	r3, r0
 80030c0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80030c2:	4a0e      	ldr	r2, [pc, #56]	; (80030fc <W25qxx_ReadStatusRegister+0x88>)
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80030ca:	e00b      	b.n	80030e4 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80030cc:	2015      	movs	r0, #21
 80030ce:	f7ff ff39 	bl	8002f44 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80030d2:	20a5      	movs	r0, #165	; 0xa5
 80030d4:	f7ff ff36 	bl	8002f44 <W25qxx_Spi>
 80030d8:	4603      	mov	r3, r0
 80030da:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80030dc:	4a07      	ldr	r2, [pc, #28]	; (80030fc <W25qxx_ReadStatusRegister+0x88>)
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80030e4:	2201      	movs	r2, #1
 80030e6:	2101      	movs	r1, #1
 80030e8:	4803      	ldr	r0, [pc, #12]	; (80030f8 <W25qxx_ReadStatusRegister+0x84>)
 80030ea:	f008 f9d3 	bl	800b494 <HAL_GPIO_WritePin>
	return status;
 80030ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	48000400 	.word	0x48000400
 80030fc:	200005e4 	.word	0x200005e4

08003100 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003104:	2001      	movs	r0, #1
 8003106:	f007 fe97 	bl	800ae38 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800310a:	2200      	movs	r2, #0
 800310c:	2101      	movs	r1, #1
 800310e:	480f      	ldr	r0, [pc, #60]	; (800314c <W25qxx_WaitForWriteEnd+0x4c>)
 8003110:	f008 f9c0 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003114:	2005      	movs	r0, #5
 8003116:	f7ff ff15 	bl	8002f44 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800311a:	20a5      	movs	r0, #165	; 0xa5
 800311c:	f7ff ff12 	bl	8002f44 <W25qxx_Spi>
 8003120:	4603      	mov	r3, r0
 8003122:	461a      	mov	r2, r3
 8003124:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <W25qxx_WaitForWriteEnd+0x50>)
 8003126:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 800312a:	2001      	movs	r0, #1
 800312c:	f007 fe84 	bl	800ae38 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003130:	4b07      	ldr	r3, [pc, #28]	; (8003150 <W25qxx_WaitForWriteEnd+0x50>)
 8003132:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1ed      	bne.n	800311a <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800313e:	2201      	movs	r2, #1
 8003140:	2101      	movs	r1, #1
 8003142:	4802      	ldr	r0, [pc, #8]	; (800314c <W25qxx_WaitForWriteEnd+0x4c>)
 8003144:	f008 f9a6 	bl	800b494 <HAL_GPIO_WritePin>
}
 8003148:	bf00      	nop
 800314a:	bd80      	pop	{r7, pc}
 800314c:	48000400 	.word	0x48000400
 8003150:	200005e4 	.word	0x200005e4

08003154 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800315a:	4b65      	ldr	r3, [pc, #404]	; (80032f0 <W25qxx_Init+0x19c>)
 800315c:	2201      	movs	r2, #1
 800315e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8003162:	e002      	b.n	800316a <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003164:	2001      	movs	r0, #1
 8003166:	f007 fe67 	bl	800ae38 <HAL_Delay>
	while (HAL_GetTick() < 100)
 800316a:	f007 fe59 	bl	800ae20 <HAL_GetTick>
 800316e:	4603      	mov	r3, r0
 8003170:	2b63      	cmp	r3, #99	; 0x63
 8003172:	d9f7      	bls.n	8003164 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003174:	2201      	movs	r2, #1
 8003176:	2101      	movs	r1, #1
 8003178:	485e      	ldr	r0, [pc, #376]	; (80032f4 <W25qxx_Init+0x1a0>)
 800317a:	f008 f98b 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800317e:	2064      	movs	r0, #100	; 0x64
 8003180:	f007 fe5a 	bl	800ae38 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8003184:	f7ff fef4 	bl	8002f70 <W25qxx_ReadID>
 8003188:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	3b11      	subs	r3, #17
 8003190:	2b0f      	cmp	r3, #15
 8003192:	d86c      	bhi.n	800326e <W25qxx_Init+0x11a>
 8003194:	a201      	add	r2, pc, #4	; (adr r2, 800319c <W25qxx_Init+0x48>)
 8003196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319a:	bf00      	nop
 800319c:	08003261 	.word	0x08003261
 80031a0:	08003253 	.word	0x08003253
 80031a4:	08003245 	.word	0x08003245
 80031a8:	08003237 	.word	0x08003237
 80031ac:	08003229 	.word	0x08003229
 80031b0:	0800321b 	.word	0x0800321b
 80031b4:	0800320d 	.word	0x0800320d
 80031b8:	080031fd 	.word	0x080031fd
 80031bc:	080031ed 	.word	0x080031ed
 80031c0:	0800326f 	.word	0x0800326f
 80031c4:	0800326f 	.word	0x0800326f
 80031c8:	0800326f 	.word	0x0800326f
 80031cc:	0800326f 	.word	0x0800326f
 80031d0:	0800326f 	.word	0x0800326f
 80031d4:	0800326f 	.word	0x0800326f
 80031d8:	080031dd 	.word	0x080031dd
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80031dc:	4b44      	ldr	r3, [pc, #272]	; (80032f0 <W25qxx_Init+0x19c>)
 80031de:	220a      	movs	r2, #10
 80031e0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80031e2:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <W25qxx_Init+0x19c>)
 80031e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031e8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 80031ea:	e046      	b.n	800327a <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80031ec:	4b40      	ldr	r3, [pc, #256]	; (80032f0 <W25qxx_Init+0x19c>)
 80031ee:	2209      	movs	r2, #9
 80031f0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80031f2:	4b3f      	ldr	r3, [pc, #252]	; (80032f0 <W25qxx_Init+0x19c>)
 80031f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031f8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 80031fa:	e03e      	b.n	800327a <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80031fc:	4b3c      	ldr	r3, [pc, #240]	; (80032f0 <W25qxx_Init+0x19c>)
 80031fe:	2208      	movs	r2, #8
 8003200:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003202:	4b3b      	ldr	r3, [pc, #236]	; (80032f0 <W25qxx_Init+0x19c>)
 8003204:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003208:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800320a:	e036      	b.n	800327a <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800320c:	4b38      	ldr	r3, [pc, #224]	; (80032f0 <W25qxx_Init+0x19c>)
 800320e:	2207      	movs	r2, #7
 8003210:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8003212:	4b37      	ldr	r3, [pc, #220]	; (80032f0 <W25qxx_Init+0x19c>)
 8003214:	2280      	movs	r2, #128	; 0x80
 8003216:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8003218:	e02f      	b.n	800327a <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800321a:	4b35      	ldr	r3, [pc, #212]	; (80032f0 <W25qxx_Init+0x19c>)
 800321c:	2206      	movs	r2, #6
 800321e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003220:	4b33      	ldr	r3, [pc, #204]	; (80032f0 <W25qxx_Init+0x19c>)
 8003222:	2240      	movs	r2, #64	; 0x40
 8003224:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8003226:	e028      	b.n	800327a <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003228:	4b31      	ldr	r3, [pc, #196]	; (80032f0 <W25qxx_Init+0x19c>)
 800322a:	2205      	movs	r2, #5
 800322c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800322e:	4b30      	ldr	r3, [pc, #192]	; (80032f0 <W25qxx_Init+0x19c>)
 8003230:	2220      	movs	r2, #32
 8003232:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8003234:	e021      	b.n	800327a <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003236:	4b2e      	ldr	r3, [pc, #184]	; (80032f0 <W25qxx_Init+0x19c>)
 8003238:	2204      	movs	r2, #4
 800323a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 800323c:	4b2c      	ldr	r3, [pc, #176]	; (80032f0 <W25qxx_Init+0x19c>)
 800323e:	2210      	movs	r2, #16
 8003240:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8003242:	e01a      	b.n	800327a <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003244:	4b2a      	ldr	r3, [pc, #168]	; (80032f0 <W25qxx_Init+0x19c>)
 8003246:	2203      	movs	r2, #3
 8003248:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800324a:	4b29      	ldr	r3, [pc, #164]	; (80032f0 <W25qxx_Init+0x19c>)
 800324c:	2208      	movs	r2, #8
 800324e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8003250:	e013      	b.n	800327a <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8003252:	4b27      	ldr	r3, [pc, #156]	; (80032f0 <W25qxx_Init+0x19c>)
 8003254:	2202      	movs	r2, #2
 8003256:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003258:	4b25      	ldr	r3, [pc, #148]	; (80032f0 <W25qxx_Init+0x19c>)
 800325a:	2204      	movs	r2, #4
 800325c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800325e:	e00c      	b.n	800327a <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003260:	4b23      	ldr	r3, [pc, #140]	; (80032f0 <W25qxx_Init+0x19c>)
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003266:	4b22      	ldr	r3, [pc, #136]	; (80032f0 <W25qxx_Init+0x19c>)
 8003268:	2202      	movs	r2, #2
 800326a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 800326c:	e005      	b.n	800327a <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 800326e:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <W25qxx_Init+0x19c>)
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003276:	2300      	movs	r3, #0
 8003278:	e036      	b.n	80032e8 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 800327a:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <W25qxx_Init+0x19c>)
 800327c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003280:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003282:	4b1b      	ldr	r3, [pc, #108]	; (80032f0 <W25qxx_Init+0x19c>)
 8003284:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003288:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800328a:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <W25qxx_Init+0x19c>)
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	011b      	lsls	r3, r3, #4
 8003290:	4a17      	ldr	r2, [pc, #92]	; (80032f0 <W25qxx_Init+0x19c>)
 8003292:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8003294:	4b16      	ldr	r3, [pc, #88]	; (80032f0 <W25qxx_Init+0x19c>)
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	4a15      	ldr	r2, [pc, #84]	; (80032f0 <W25qxx_Init+0x19c>)
 800329a:	6912      	ldr	r2, [r2, #16]
 800329c:	fb02 f303 	mul.w	r3, r2, r3
 80032a0:	4a13      	ldr	r2, [pc, #76]	; (80032f0 <W25qxx_Init+0x19c>)
 80032a2:	8952      	ldrh	r2, [r2, #10]
 80032a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80032a8:	4a11      	ldr	r2, [pc, #68]	; (80032f0 <W25qxx_Init+0x19c>)
 80032aa:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80032ac:	4b10      	ldr	r3, [pc, #64]	; (80032f0 <W25qxx_Init+0x19c>)
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	4a0f      	ldr	r2, [pc, #60]	; (80032f0 <W25qxx_Init+0x19c>)
 80032b4:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80032b6:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <W25qxx_Init+0x19c>)
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	4a0d      	ldr	r2, [pc, #52]	; (80032f0 <W25qxx_Init+0x19c>)
 80032bc:	6912      	ldr	r2, [r2, #16]
 80032be:	fb02 f303 	mul.w	r3, r2, r3
 80032c2:	0a9b      	lsrs	r3, r3, #10
 80032c4:	4a0a      	ldr	r2, [pc, #40]	; (80032f0 <W25qxx_Init+0x19c>)
 80032c6:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80032c8:	f7ff fe88 	bl	8002fdc <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80032cc:	2001      	movs	r0, #1
 80032ce:	f7ff fed1 	bl	8003074 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80032d2:	2002      	movs	r0, #2
 80032d4:	f7ff fece 	bl	8003074 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80032d8:	2003      	movs	r0, #3
 80032da:	f7ff fecb 	bl	8003074 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 80032de:	4b04      	ldr	r3, [pc, #16]	; (80032f0 <W25qxx_Init+0x19c>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80032e6:	2301      	movs	r3, #1
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	200005e4 	.word	0x200005e4
 80032f4:	48000400 	.word	0x48000400

080032f8 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003300:	e002      	b.n	8003308 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003302:	2001      	movs	r0, #1
 8003304:	f007 fd98 	bl	800ae38 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003308:	4b25      	ldr	r3, [pc, #148]	; (80033a0 <W25qxx_EraseSector+0xa8>)
 800330a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800330e:	2b01      	cmp	r3, #1
 8003310:	d0f7      	beq.n	8003302 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8003312:	4b23      	ldr	r3, [pc, #140]	; (80033a0 <W25qxx_EraseSector+0xa8>)
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 800331a:	f7ff fef1 	bl	8003100 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800331e:	4b20      	ldr	r3, [pc, #128]	; (80033a0 <W25qxx_EraseSector+0xa8>)
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	fb02 f303 	mul.w	r3, r2, r3
 8003328:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 800332a:	f7ff fe8d 	bl	8003048 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800332e:	2200      	movs	r2, #0
 8003330:	2101      	movs	r1, #1
 8003332:	481c      	ldr	r0, [pc, #112]	; (80033a4 <W25qxx_EraseSector+0xac>)
 8003334:	f008 f8ae 	bl	800b494 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003338:	4b19      	ldr	r3, [pc, #100]	; (80033a0 <W25qxx_EraseSector+0xa8>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	2b08      	cmp	r3, #8
 800333e:	d909      	bls.n	8003354 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8003340:	2021      	movs	r0, #33	; 0x21
 8003342:	f7ff fdff 	bl	8002f44 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	0e1b      	lsrs	r3, r3, #24
 800334a:	b2db      	uxtb	r3, r3
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff fdf9 	bl	8002f44 <W25qxx_Spi>
 8003352:	e002      	b.n	800335a <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8003354:	2020      	movs	r0, #32
 8003356:	f7ff fdf5 	bl	8002f44 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	0c1b      	lsrs	r3, r3, #16
 800335e:	b2db      	uxtb	r3, r3
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff fdef 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	0a1b      	lsrs	r3, r3, #8
 800336a:	b2db      	uxtb	r3, r3
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fde9 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fde4 	bl	8002f44 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800337c:	2201      	movs	r2, #1
 800337e:	2101      	movs	r1, #1
 8003380:	4808      	ldr	r0, [pc, #32]	; (80033a4 <W25qxx_EraseSector+0xac>)
 8003382:	f008 f887 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003386:	f7ff febb 	bl	8003100 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 800338a:	2001      	movs	r0, #1
 800338c:	f007 fd54 	bl	800ae38 <HAL_Delay>
	w25qxx.Lock = 0;
 8003390:	4b03      	ldr	r3, [pc, #12]	; (80033a0 <W25qxx_EraseSector+0xa8>)
 8003392:	2200      	movs	r2, #0
 8003394:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	200005e4 	.word	0x200005e4
 80033a4:	48000400 	.word	0x48000400

080033a8 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80033b0:	4b07      	ldr	r3, [pc, #28]	; (80033d0 <W25qxx_SectorToPage+0x28>)
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	fb02 f303 	mul.w	r3, r2, r3
 80033ba:	4a05      	ldr	r2, [pc, #20]	; (80033d0 <W25qxx_SectorToPage+0x28>)
 80033bc:	8952      	ldrh	r2, [r2, #10]
 80033be:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	200005e4 	.word	0x200005e4

080033d4 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80033e2:	e002      	b.n	80033ea <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80033e4:	2001      	movs	r0, #1
 80033e6:	f007 fd27 	bl	800ae38 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80033ea:	4b39      	ldr	r3, [pc, #228]	; (80034d0 <W25qxx_WritePage+0xfc>)
 80033ec:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d0f7      	beq.n	80033e4 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <W25qxx_WritePage+0xfc>)
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4413      	add	r3, r2
 8003402:	4a33      	ldr	r2, [pc, #204]	; (80034d0 <W25qxx_WritePage+0xfc>)
 8003404:	8952      	ldrh	r2, [r2, #10]
 8003406:	4293      	cmp	r3, r2
 8003408:	d802      	bhi.n	8003410 <W25qxx_WritePage+0x3c>
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d105      	bne.n	800341c <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003410:	4b2f      	ldr	r3, [pc, #188]	; (80034d0 <W25qxx_WritePage+0xfc>)
 8003412:	895b      	ldrh	r3, [r3, #10]
 8003414:	461a      	mov	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	4413      	add	r3, r2
 8003422:	4a2b      	ldr	r2, [pc, #172]	; (80034d0 <W25qxx_WritePage+0xfc>)
 8003424:	8952      	ldrh	r2, [r2, #10]
 8003426:	4293      	cmp	r3, r2
 8003428:	d905      	bls.n	8003436 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800342a:	4b29      	ldr	r3, [pc, #164]	; (80034d0 <W25qxx_WritePage+0xfc>)
 800342c:	895b      	ldrh	r3, [r3, #10]
 800342e:	461a      	mov	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8003436:	f7ff fe63 	bl	8003100 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800343a:	f7ff fe05 	bl	8003048 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800343e:	2200      	movs	r2, #0
 8003440:	2101      	movs	r1, #1
 8003442:	4824      	ldr	r0, [pc, #144]	; (80034d4 <W25qxx_WritePage+0x100>)
 8003444:	f008 f826 	bl	800b494 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003448:	4b21      	ldr	r3, [pc, #132]	; (80034d0 <W25qxx_WritePage+0xfc>)
 800344a:	895b      	ldrh	r3, [r3, #10]
 800344c:	461a      	mov	r2, r3
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	fb02 f303 	mul.w	r3, r2, r3
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	4413      	add	r3, r2
 8003458:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 800345a:	4b1d      	ldr	r3, [pc, #116]	; (80034d0 <W25qxx_WritePage+0xfc>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b08      	cmp	r3, #8
 8003460:	d909      	bls.n	8003476 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8003462:	2012      	movs	r0, #18
 8003464:	f7ff fd6e 	bl	8002f44 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	0e1b      	lsrs	r3, r3, #24
 800346c:	b2db      	uxtb	r3, r3
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff fd68 	bl	8002f44 <W25qxx_Spi>
 8003474:	e002      	b.n	800347c <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8003476:	2002      	movs	r0, #2
 8003478:	f7ff fd64 	bl	8002f44 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	0c1b      	lsrs	r3, r3, #16
 8003480:	b2db      	uxtb	r3, r3
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff fd5e 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	0a1b      	lsrs	r3, r3, #8
 800348c:	b2db      	uxtb	r3, r3
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fd58 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	b2db      	uxtb	r3, r3
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fd53 	bl	8002f44 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	2364      	movs	r3, #100	; 0x64
 80034a4:	68f9      	ldr	r1, [r7, #12]
 80034a6:	480c      	ldr	r0, [pc, #48]	; (80034d8 <W25qxx_WritePage+0x104>)
 80034a8:	f009 fbc7 	bl	800cc3a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80034ac:	2201      	movs	r2, #1
 80034ae:	2101      	movs	r1, #1
 80034b0:	4808      	ldr	r0, [pc, #32]	; (80034d4 <W25qxx_WritePage+0x100>)
 80034b2:	f007 ffef 	bl	800b494 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80034b6:	f7ff fe23 	bl	8003100 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 80034ba:	2001      	movs	r0, #1
 80034bc:	f007 fcbc 	bl	800ae38 <HAL_Delay>
	w25qxx.Lock = 0;
 80034c0:	4b03      	ldr	r3, [pc, #12]	; (80034d0 <W25qxx_WritePage+0xfc>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80034c8:	bf00      	nop
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	200005e4 	.word	0x200005e4
 80034d4:	48000400 	.word	0x48000400
 80034d8:	2000042c 	.word	0x2000042c

080034dc <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 80034ea:	4b2c      	ldr	r3, [pc, #176]	; (800359c <W25qxx_WriteSector+0xc0>)
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d802      	bhi.n	80034fa <W25qxx_WriteSector+0x1e>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d102      	bne.n	8003500 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80034fa:	4b28      	ldr	r3, [pc, #160]	; (800359c <W25qxx_WriteSector+0xc0>)
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003500:	4b26      	ldr	r3, [pc, #152]	; (800359c <W25qxx_WriteSector+0xc0>)
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	429a      	cmp	r2, r3
 8003508:	d243      	bcs.n	8003592 <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	441a      	add	r2, r3
 8003510:	4b22      	ldr	r3, [pc, #136]	; (800359c <W25qxx_WriteSector+0xc0>)
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	429a      	cmp	r2, r3
 8003516:	d905      	bls.n	8003524 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8003518:	4b20      	ldr	r3, [pc, #128]	; (800359c <W25qxx_WriteSector+0xc0>)
 800351a:	691a      	ldr	r2, [r3, #16]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	61bb      	str	r3, [r7, #24]
 8003522:	e001      	b.n	8003528 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003528:	68b8      	ldr	r0, [r7, #8]
 800352a:	f7ff ff3d 	bl	80033a8 <W25qxx_SectorToPage>
 800352e:	4602      	mov	r2, r0
 8003530:	4b1a      	ldr	r3, [pc, #104]	; (800359c <W25qxx_WriteSector+0xc0>)
 8003532:	895b      	ldrh	r3, [r3, #10]
 8003534:	4619      	mov	r1, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	fbb3 f3f1 	udiv	r3, r3, r1
 800353c:	4413      	add	r3, r2
 800353e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003540:	4b16      	ldr	r3, [pc, #88]	; (800359c <W25qxx_WriteSector+0xc0>)
 8003542:	895b      	ldrh	r3, [r3, #10]
 8003544:	461a      	mov	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	fbb3 f1f2 	udiv	r1, r3, r2
 800354c:	fb01 f202 	mul.w	r2, r1, r2
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	69f9      	ldr	r1, [r7, #28]
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f7ff ff3a 	bl	80033d4 <W25qxx_WritePage>
		StartPage++;
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	3301      	adds	r3, #1
 8003564:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8003566:	4b0d      	ldr	r3, [pc, #52]	; (800359c <W25qxx_WriteSector+0xc0>)
 8003568:	895b      	ldrh	r3, [r3, #10]
 800356a:	461a      	mov	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	1a9a      	subs	r2, r3, r2
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	4413      	add	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003576:	4b09      	ldr	r3, [pc, #36]	; (800359c <W25qxx_WriteSector+0xc0>)
 8003578:	895b      	ldrh	r3, [r3, #10]
 800357a:	461a      	mov	r2, r3
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	4413      	add	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	2b00      	cmp	r3, #0
 800358e:	dce1      	bgt.n	8003554 <W25qxx_WriteSector+0x78>
 8003590:	e000      	b.n	8003594 <W25qxx_WriteSector+0xb8>
		return;
 8003592:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003594:	3720      	adds	r7, #32
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	200005e4 	.word	0x200005e4

080035a0 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80035ae:	e002      	b.n	80035b6 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80035b0:	2001      	movs	r0, #1
 80035b2:	f007 fc41 	bl	800ae38 <HAL_Delay>
	while (w25qxx.Lock == 1)
 80035b6:	4b36      	ldr	r3, [pc, #216]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035b8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d0f7      	beq.n	80035b0 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80035c0:	4b33      	ldr	r3, [pc, #204]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80035c8:	4b31      	ldr	r3, [pc, #196]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035ca:	895b      	ldrh	r3, [r3, #10]
 80035cc:	461a      	mov	r2, r3
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d802      	bhi.n	80035da <W25qxx_ReadPage+0x3a>
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d102      	bne.n	80035e0 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80035da:	4b2d      	ldr	r3, [pc, #180]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035dc:	895b      	ldrh	r3, [r3, #10]
 80035de:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	4413      	add	r3, r2
 80035e6:	4a2a      	ldr	r2, [pc, #168]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035e8:	8952      	ldrh	r2, [r2, #10]
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d905      	bls.n	80035fa <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80035ee:	4b28      	ldr	r3, [pc, #160]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035f0:	895b      	ldrh	r3, [r3, #10]
 80035f2:	461a      	mov	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80035fa:	4b25      	ldr	r3, [pc, #148]	; (8003690 <W25qxx_ReadPage+0xf0>)
 80035fc:	895b      	ldrh	r3, [r3, #10]
 80035fe:	461a      	mov	r2, r3
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	fb02 f303 	mul.w	r3, r2, r3
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	4413      	add	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800360c:	2200      	movs	r2, #0
 800360e:	2101      	movs	r1, #1
 8003610:	4820      	ldr	r0, [pc, #128]	; (8003694 <W25qxx_ReadPage+0xf4>)
 8003612:	f007 ff3f 	bl	800b494 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003616:	4b1e      	ldr	r3, [pc, #120]	; (8003690 <W25qxx_ReadPage+0xf0>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b08      	cmp	r3, #8
 800361c:	d909      	bls.n	8003632 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 800361e:	200c      	movs	r0, #12
 8003620:	f7ff fc90 	bl	8002f44 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	0e1b      	lsrs	r3, r3, #24
 8003628:	b2db      	uxtb	r3, r3
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff fc8a 	bl	8002f44 <W25qxx_Spi>
 8003630:	e002      	b.n	8003638 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8003632:	200b      	movs	r0, #11
 8003634:	f7ff fc86 	bl	8002f44 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	0c1b      	lsrs	r3, r3, #16
 800363c:	b2db      	uxtb	r3, r3
 800363e:	4618      	mov	r0, r3
 8003640:	f7ff fc80 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	0a1b      	lsrs	r3, r3, #8
 8003648:	b2db      	uxtb	r3, r3
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fc7a 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	b2db      	uxtb	r3, r3
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff fc75 	bl	8002f44 <W25qxx_Spi>
	W25qxx_Spi(0);
 800365a:	2000      	movs	r0, #0
 800365c:	f7ff fc72 	bl	8002f44 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	b29a      	uxth	r2, r3
 8003664:	2364      	movs	r3, #100	; 0x64
 8003666:	68f9      	ldr	r1, [r7, #12]
 8003668:	480b      	ldr	r0, [pc, #44]	; (8003698 <W25qxx_ReadPage+0xf8>)
 800366a:	f009 fc54 	bl	800cf16 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800366e:	2201      	movs	r2, #1
 8003670:	2101      	movs	r1, #1
 8003672:	4808      	ldr	r0, [pc, #32]	; (8003694 <W25qxx_ReadPage+0xf4>)
 8003674:	f007 ff0e 	bl	800b494 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003678:	2001      	movs	r0, #1
 800367a:	f007 fbdd 	bl	800ae38 <HAL_Delay>
	w25qxx.Lock = 0;
 800367e:	4b04      	ldr	r3, [pc, #16]	; (8003690 <W25qxx_ReadPage+0xf0>)
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	200005e4 	.word	0x200005e4
 8003694:	48000400 	.word	0x48000400
 8003698:	2000042c 	.word	0x2000042c

0800369c <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
 80036a8:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 80036aa:	4b2c      	ldr	r3, [pc, #176]	; (800375c <W25qxx_ReadSector+0xc0>)
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d802      	bhi.n	80036ba <W25qxx_ReadSector+0x1e>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d102      	bne.n	80036c0 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80036ba:	4b28      	ldr	r3, [pc, #160]	; (800375c <W25qxx_ReadSector+0xc0>)
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80036c0:	4b26      	ldr	r3, [pc, #152]	; (800375c <W25qxx_ReadSector+0xc0>)
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d243      	bcs.n	8003752 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	441a      	add	r2, r3
 80036d0:	4b22      	ldr	r3, [pc, #136]	; (800375c <W25qxx_ReadSector+0xc0>)
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d905      	bls.n	80036e4 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80036d8:	4b20      	ldr	r3, [pc, #128]	; (800375c <W25qxx_ReadSector+0xc0>)
 80036da:	691a      	ldr	r2, [r3, #16]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	61bb      	str	r3, [r7, #24]
 80036e2:	e001      	b.n	80036e8 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80036e8:	68b8      	ldr	r0, [r7, #8]
 80036ea:	f7ff fe5d 	bl	80033a8 <W25qxx_SectorToPage>
 80036ee:	4602      	mov	r2, r0
 80036f0:	4b1a      	ldr	r3, [pc, #104]	; (800375c <W25qxx_ReadSector+0xc0>)
 80036f2:	895b      	ldrh	r3, [r3, #10]
 80036f4:	4619      	mov	r1, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80036fc:	4413      	add	r3, r2
 80036fe:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003700:	4b16      	ldr	r3, [pc, #88]	; (800375c <W25qxx_ReadSector+0xc0>)
 8003702:	895b      	ldrh	r3, [r3, #10]
 8003704:	461a      	mov	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	fbb3 f1f2 	udiv	r1, r3, r2
 800370c:	fb01 f202 	mul.w	r2, r1, r2
 8003710:	1a9b      	subs	r3, r3, r2
 8003712:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	69f9      	ldr	r1, [r7, #28]
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f7ff ff40 	bl	80035a0 <W25qxx_ReadPage>
		StartPage++;
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	3301      	adds	r3, #1
 8003724:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8003726:	4b0d      	ldr	r3, [pc, #52]	; (800375c <W25qxx_ReadSector+0xc0>)
 8003728:	895b      	ldrh	r3, [r3, #10]
 800372a:	461a      	mov	r2, r3
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	1a9a      	subs	r2, r3, r2
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	4413      	add	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003736:	4b09      	ldr	r3, [pc, #36]	; (800375c <W25qxx_ReadSector+0xc0>)
 8003738:	895b      	ldrh	r3, [r3, #10]
 800373a:	461a      	mov	r2, r3
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	4413      	add	r3, r2
 8003744:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	2b00      	cmp	r3, #0
 800374e:	dce1      	bgt.n	8003714 <W25qxx_ReadSector+0x78>
 8003750:	e000      	b.n	8003754 <W25qxx_ReadSector+0xb8>
		return;
 8003752:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003754:	3720      	adds	r7, #32
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	200005e4 	.word	0x200005e4

08003760 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003760:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003798 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003764:	f7ff fbdc 	bl	8002f20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003768:	480c      	ldr	r0, [pc, #48]	; (800379c <LoopForever+0x6>)
  ldr r1, =_edata
 800376a:	490d      	ldr	r1, [pc, #52]	; (80037a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800376c:	4a0d      	ldr	r2, [pc, #52]	; (80037a4 <LoopForever+0xe>)
  movs r3, #0
 800376e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003770:	e002      	b.n	8003778 <LoopCopyDataInit>

08003772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003776:	3304      	adds	r3, #4

08003778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800377a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800377c:	d3f9      	bcc.n	8003772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800377e:	4a0a      	ldr	r2, [pc, #40]	; (80037a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003780:	4c0a      	ldr	r4, [pc, #40]	; (80037ac <LoopForever+0x16>)
  movs r3, #0
 8003782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003784:	e001      	b.n	800378a <LoopFillZerobss>

08003786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003788:	3204      	adds	r2, #4

0800378a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800378a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800378c:	d3fb      	bcc.n	8003786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800378e:	f00c f8fd 	bl	800f98c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003792:	f7fe fd41 	bl	8002218 <main>

08003796 <LoopForever>:

LoopForever:
    b LoopForever
 8003796:	e7fe      	b.n	8003796 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003798:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800379c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037a0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80037a4:	08010854 	.word	0x08010854
  ldr r2, =_sbss
 80037a8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80037ac:	200007c4 	.word	0x200007c4

080037b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80037b0:	e7fe      	b.n	80037b0 <ADC1_IRQHandler>
	...

080037b4 <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	4a04      	ldr	r2, [pc, #16]	; (80037d0 <_ZN6commonC1Ev+0x1c>)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4618      	mov	r0, r3
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	08010730 	.word	0x08010730

080037d4 <_ZN6commonD1Ev>:

common::~common() {
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	4a04      	ldr	r2, [pc, #16]	; (80037f0 <_ZN6commonD1Ev+0x1c>)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	08010730 	.word	0x08010730

080037f4 <_ZN6commonD0Ev>:
common::~common() {
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
}
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f7ff ffe9 	bl	80037d4 <_ZN6commonD1Ev>
 8003802:	2104      	movs	r1, #4
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f00c f8b6 	bl	800f976 <_ZdlPvj>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4618      	mov	r0, r3
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <_ZN14DisplayRoutineC1Ev>:
extern uint16_t MAC_Gen_Prod_Input1_Production,Production_Zeit;
extern uint16_t MAC_Gen_Rej_Input_Production,Rejection_Zeit;
extern uint16_t Manual_RejectionCount;
extern uint16_t SectorPos;

DisplayRoutine::DisplayRoutine() {
 8003814:	b5b0      	push	{r4, r5, r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	4a39      	ldr	r2, [pc, #228]	; (8003904 <_ZN14DisplayRoutineC1Ev+0xf0>)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	3304      	adds	r3, #4
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fa02 	bl	8003c30 <_ZN4GLCDC1Ev>
 800382c:	687d      	ldr	r5, [r7, #4]
 800382e:	4b36      	ldr	r3, [pc, #216]	; (8003908 <_ZN14DisplayRoutineC1Ev+0xf4>)
 8003830:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 8003834:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003836:	c407      	stmia	r4!, {r0, r1, r2}
 8003838:	7023      	strb	r3, [r4, #0]
 800383a:	f605 2315 	addw	r3, r5, #2581	; 0xa15
 800383e:	2200      	movs	r2, #0
 8003840:	801a      	strh	r2, [r3, #0]
 8003842:	687c      	ldr	r4, [r7, #4]
 8003844:	4b31      	ldr	r3, [pc, #196]	; (800390c <_ZN14DisplayRoutineC1Ev+0xf8>)
 8003846:	f604 2217 	addw	r2, r4, #2583	; 0xa17
 800384a:	cb03      	ldmia	r3!, {r0, r1}
 800384c:	6010      	str	r0, [r2, #0]
 800384e:	6051      	str	r1, [r2, #4]
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	7213      	strb	r3, [r2, #8]
 8003854:	f504 6322 	add.w	r3, r4, #2592	; 0xa20
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	711a      	strb	r2, [r3, #4]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a2b      	ldr	r2, [pc, #172]	; (8003910 <_ZN14DisplayRoutineC1Ev+0xfc>)
 8003862:	f603 2325 	addw	r3, r3, #2597	; 0xa25
 8003866:	8812      	ldrh	r2, [r2, #0]
 8003868:	801a      	strh	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a29      	ldr	r2, [pc, #164]	; (8003914 <_ZN14DisplayRoutineC1Ev+0x100>)
 800386e:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003872:	6810      	ldr	r0, [r2, #0]
 8003874:	6018      	str	r0, [r3, #0]
 8003876:	8891      	ldrh	r1, [r2, #4]
 8003878:	7992      	ldrb	r2, [r2, #6]
 800387a:	8099      	strh	r1, [r3, #4]
 800387c:	719a      	strb	r2, [r3, #6]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	222f      	movs	r2, #47	; 0x2f
 8003882:	f8a3 2a2e 	strh.w	r2, [r3, #2606]	; 0xa2e
 8003886:	687c      	ldr	r4, [r7, #4]
 8003888:	4a23      	ldr	r2, [pc, #140]	; (8003918 <_ZN14DisplayRoutineC1Ev+0x104>)
 800388a:	f504 6323 	add.w	r3, r4, #2608	; 0xa30
 800388e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003890:	c303      	stmia	r3!, {r0, r1}
 8003892:	701a      	strb	r2, [r3, #0]
 8003894:	2300      	movs	r3, #0
 8003896:	f884 3a39 	strb.w	r3, [r4, #2617]	; 0xa39
 800389a:	687c      	ldr	r4, [r7, #4]
 800389c:	4b1f      	ldr	r3, [pc, #124]	; (800391c <_ZN14DisplayRoutineC1Ev+0x108>)
 800389e:	f604 223a 	addw	r2, r4, #2618	; 0xa3a
 80038a2:	cb03      	ldmia	r3!, {r0, r1}
 80038a4:	6010      	str	r0, [r2, #0]
 80038a6:	6051      	str	r1, [r2, #4]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	7213      	strb	r3, [r2, #8]
 80038ac:	2300      	movs	r3, #0
 80038ae:	f884 3a43 	strb.w	r3, [r4, #2627]	; 0xa43
 80038b2:	687c      	ldr	r4, [r7, #4]
 80038b4:	4a1a      	ldr	r2, [pc, #104]	; (8003920 <_ZN14DisplayRoutineC1Ev+0x10c>)
 80038b6:	f604 2344 	addw	r3, r4, #2628	; 0xa44
 80038ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80038bc:	c303      	stmia	r3!, {r0, r1}
 80038be:	701a      	strb	r2, [r3, #0]
 80038c0:	f604 234d 	addw	r3, r4, #2637	; 0xa4d
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	687c      	ldr	r4, [r7, #4]
 80038ca:	4b16      	ldr	r3, [pc, #88]	; (8003924 <_ZN14DisplayRoutineC1Ev+0x110>)
 80038cc:	f604 2251 	addw	r2, r4, #2641	; 0xa51
 80038d0:	cb03      	ldmia	r3!, {r0, r1}
 80038d2:	6010      	str	r0, [r2, #0]
 80038d4:	6051      	str	r1, [r2, #4]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	7213      	strb	r3, [r2, #8]
 80038da:	f604 235a 	addw	r3, r4, #2650	; 0xa5a
 80038de:	2200      	movs	r2, #0
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	687c      	ldr	r4, [r7, #4]
 80038e4:	4b10      	ldr	r3, [pc, #64]	; (8003928 <_ZN14DisplayRoutineC1Ev+0x114>)
 80038e6:	f604 225e 	addw	r2, r4, #2654	; 0xa5e
 80038ea:	cb03      	ldmia	r3!, {r0, r1}
 80038ec:	6010      	str	r0, [r2, #0]
 80038ee:	6051      	str	r1, [r2, #4]
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	8113      	strh	r3, [r2, #8]
 80038f4:	2300      	movs	r3, #0
 80038f6:	f8a4 3a68 	strh.w	r3, [r4, #2664]	; 0xa68
	// TODO Auto-generated constructor stub

}
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bdb0      	pop	{r4, r5, r7, pc}
 8003904:	08010740 	.word	0x08010740
 8003908:	080102e8 	.word	0x080102e8
 800390c:	080102f8 	.word	0x080102f8
 8003910:	08010308 	.word	0x08010308
 8003914:	0801030c 	.word	0x0801030c
 8003918:	08010314 	.word	0x08010314
 800391c:	08010320 	.word	0x08010320
 8003920:	0801032c 	.word	0x0801032c
 8003924:	0801033c 	.word	0x0801033c
 8003928:	0801034c 	.word	0x0801034c

0800392c <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	4a06      	ldr	r2, [pc, #24]	; (8003950 <_ZN14DisplayRoutineD1Ev+0x24>)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3304      	adds	r3, #4
 800393e:	4618      	mov	r0, r3
 8003940:	f004 f8f2 	bl	8007b28 <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4618      	mov	r0, r3
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	08010740 	.word	0x08010740

08003954 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
}
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff ffe5 	bl	800392c <_ZN14DisplayRoutineD1Ev>
 8003962:	f44f 6127 	mov.w	r1, #2672	; 0xa70
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f00c f805 	bl	800f976 <_ZdlPvj>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
	...

08003978 <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	1d18      	adds	r0, r3, #4
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 800398a:	2201      	movs	r2, #1
 800398c:	2100      	movs	r1, #0
 800398e:	f004 fb8b 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
//	value2Digit(date_Rtc,2,65);
//	m_gLCDDrive.m_lcdputs1(81,2,backslash);
//	value2Digit(month_Rtc,2,86);
//	m_gLCDDrive.m_lcdputs1(103,2,backslash);
//	value2Digit(year_Rtc,2,110);
	m_gLCDDrive.m_lcdputs1(0,2,Prod);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	1d18      	adds	r0, r3, #4
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 800399c:	2202      	movs	r2, #2
 800399e:	2100      	movs	r1, #0
 80039a0:	f004 fb82 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Prod_Input1_Production,2,66);
 80039a4:	4b48      	ldr	r3, [pc, #288]	; (8003ac8 <_ZN14DisplayRoutine3runEv+0x150>)
 80039a6:	8819      	ldrh	r1, [r3, #0]
 80039a8:	2342      	movs	r3, #66	; 0x42
 80039aa:	2202      	movs	r2, #2
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 f893 	bl	8003ad8 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,2,space);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	1d18      	adds	r0, r3, #4
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 80039bc:	2202      	movs	r2, #2
 80039be:	2162      	movs	r1, #98	; 0x62
 80039c0:	f004 fb72 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,3,production);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	1d18      	adds	r0, r3, #4
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 80039ce:	2203      	movs	r2, #3
 80039d0:	2100      	movs	r1, #0
 80039d2:	f004 fb69 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Prod_Input1_Production,3,66);
 80039d6:	4b3c      	ldr	r3, [pc, #240]	; (8003ac8 <_ZN14DisplayRoutine3runEv+0x150>)
 80039d8:	8819      	ldrh	r1, [r3, #0]
 80039da:	2342      	movs	r3, #66	; 0x42
 80039dc:	2203      	movs	r2, #3
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f87a 	bl	8003ad8 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,3,space);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	1d18      	adds	r0, r3, #4
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 80039ee:	2203      	movs	r2, #3
 80039f0:	2162      	movs	r1, #98	; 0x62
 80039f2:	f004 fb59 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	1d18      	adds	r0, r3, #4
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f603 233a 	addw	r3, r3, #2618	; 0xa3a
 8003a00:	2204      	movs	r2, #4
 8003a02:	2100      	movs	r1, #0
 8003a04:	f004 fb50 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(MAC_Gen_Rej_Input_Production,4,66);
 8003a08:	4b30      	ldr	r3, [pc, #192]	; (8003acc <_ZN14DisplayRoutine3runEv+0x154>)
 8003a0a:	8819      	ldrh	r1, [r3, #0]
 8003a0c:	2342      	movs	r3, #66	; 0x42
 8003a0e:	2204      	movs	r2, #4
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f861 	bl	8003ad8 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,4,space);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	1d18      	adds	r0, r3, #4
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003a20:	2204      	movs	r2, #4
 8003a22:	2162      	movs	r1, #98	; 0x62
 8003a24:	f004 fb40 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	1d18      	adds	r0, r3, #4
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f603 2344 	addw	r3, r3, #2628	; 0xa44
 8003a32:	2205      	movs	r2, #5
 8003a34:	2100      	movs	r1, #0
 8003a36:	f004 fb37 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(Manual_RejectionCount,5,66);
 8003a3a:	4b25      	ldr	r3, [pc, #148]	; (8003ad0 <_ZN14DisplayRoutine3runEv+0x158>)
 8003a3c:	8819      	ldrh	r1, [r3, #0]
 8003a3e:	2342      	movs	r3, #66	; 0x42
 8003a40:	2205      	movs	r2, #5
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f848 	bl	8003ad8 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,5,space);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	1d18      	adds	r0, r3, #4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003a52:	2205      	movs	r2, #5
 8003a54:	2162      	movs	r1, #98	; 0x62
 8003a56:	f004 fb27 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,6,Mtimer);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	1d18      	adds	r0, r3, #4
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f603 2351 	addw	r3, r3, #2641	; 0xa51
 8003a64:	2206      	movs	r2, #6
 8003a66:	2100      	movs	r1, #0
 8003a68:	f004 fb1e 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(Manual_RejectionCount,6,66);
 8003a6c:	4b18      	ldr	r3, [pc, #96]	; (8003ad0 <_ZN14DisplayRoutine3runEv+0x158>)
 8003a6e:	8819      	ldrh	r1, [r3, #0]
 8003a70:	2342      	movs	r3, #66	; 0x42
 8003a72:	2206      	movs	r2, #6
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f82f 	bl	8003ad8 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,6,space);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	1d18      	adds	r0, r3, #4
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003a84:	2206      	movs	r2, #6
 8003a86:	2162      	movs	r1, #98	; 0x62
 8003a88:	f004 fb0e 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>

	m_gLCDDrive.m_lcdputs1(0,7,Wifi);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	1d18      	adds	r0, r3, #4
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f603 235e 	addw	r3, r3, #2654	; 0xa5e
 8003a96:	2207      	movs	r2, #7
 8003a98:	2100      	movs	r1, #0
 8003a9a:	f004 fb05 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
	value4Digit(wifi_command,7,66);
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	; (8003ad4 <_ZN14DisplayRoutine3runEv+0x15c>)
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	b299      	uxth	r1, r3
 8003aa4:	2342      	movs	r3, #66	; 0x42
 8003aa6:	2207      	movs	r2, #7
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 f815 	bl	8003ad8 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(98,7,space);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	1d18      	adds	r0, r3, #4
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f603 2327 	addw	r3, r3, #2599	; 0xa27
 8003ab8:	2207      	movs	r2, #7
 8003aba:	2162      	movs	r1, #98	; 0x62
 8003abc:	f004 faf4 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
//	value2Digit(SectorPos,6,95);
	//Prod

}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	20000610 	.word	0x20000610
 8003acc:	20000612 	.word	0x20000612
 8003ad0:	20000614 	.word	0x20000614
 8003ad4:	20000698 	.word	0x20000698

08003ad8 <_ZN14DisplayRoutine11value4DigitEthh>:
	GLCDNumericArray[0] =(unsigned int)(((value%100)/10)+0x30);
    GLCDNumericArray[1] =(unsigned int)((value%10)+0x30);
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
}
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	4608      	mov	r0, r1
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	807b      	strh	r3, [r7, #2]
 8003aea:	460b      	mov	r3, r1
 8003aec:	707b      	strb	r3, [r7, #1]
 8003aee:	4613      	mov	r3, r2
 8003af0:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 8003af2:	887b      	ldrh	r3, [r7, #2]
 8003af4:	4a2e      	ldr	r2, [pc, #184]	; (8003bb0 <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 8003af6:	fba2 1203 	umull	r1, r2, r2, r3
 8003afa:	0b52      	lsrs	r2, r2, #13
 8003afc:	f242 7110 	movw	r1, #10000	; 0x2710
 8003b00:	fb01 f202 	mul.w	r2, r1, r2
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	4a2a      	ldr	r2, [pc, #168]	; (8003bb4 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0e:	099b      	lsrs	r3, r3, #6
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	3330      	adds	r3, #48	; 0x30
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f883 2a6c 	strb.w	r2, [r3, #2668]	; 0xa6c
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 8003b1e:	887b      	ldrh	r3, [r7, #2]
 8003b20:	4a24      	ldr	r2, [pc, #144]	; (8003bb4 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003b22:	fba2 1203 	umull	r1, r2, r2, r3
 8003b26:	0992      	lsrs	r2, r2, #6
 8003b28:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003b2c:	fb01 f202 	mul.w	r2, r1, r2
 8003b30:	1a9b      	subs	r3, r3, r2
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	4a20      	ldr	r2, [pc, #128]	; (8003bb8 <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 8003b36:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	3330      	adds	r3, #48	; 0x30
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f883 2a6d 	strb.w	r2, [r3, #2669]	; 0xa6d
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 8003b4a:	887b      	ldrh	r3, [r7, #2]
 8003b4c:	4a1a      	ldr	r2, [pc, #104]	; (8003bb8 <_ZN14DisplayRoutine11value4DigitEthh+0xe0>)
 8003b4e:	fba2 1203 	umull	r1, r2, r2, r3
 8003b52:	0952      	lsrs	r2, r2, #5
 8003b54:	2164      	movs	r1, #100	; 0x64
 8003b56:	fb01 f202 	mul.w	r2, r1, r2
 8003b5a:	1a9b      	subs	r3, r3, r2
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	4a17      	ldr	r2, [pc, #92]	; (8003bbc <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 8003b60:	fba2 2303 	umull	r2, r3, r2, r3
 8003b64:	08db      	lsrs	r3, r3, #3
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	3330      	adds	r3, #48	; 0x30
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f883 2a6e 	strb.w	r2, [r3, #2670]	; 0xa6e
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 8003b74:	887a      	ldrh	r2, [r7, #2]
 8003b76:	4b11      	ldr	r3, [pc, #68]	; (8003bbc <_ZN14DisplayRoutine11value4DigitEthh+0xe4>)
 8003b78:	fba3 1302 	umull	r1, r3, r3, r2
 8003b7c:	08d9      	lsrs	r1, r3, #3
 8003b7e:	460b      	mov	r3, r1
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	3330      	adds	r3, #48	; 0x30
 8003b8e:	b2da      	uxtb	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f883 2a6f 	strb.w	r2, [r3, #2671]	; 0xa6f
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	1d18      	adds	r0, r3, #4
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f603 236c 	addw	r3, r3, #2668	; 0xa6c
 8003ba0:	787a      	ldrb	r2, [r7, #1]
 8003ba2:	7839      	ldrb	r1, [r7, #0]
 8003ba4:	f004 fa80 	bl	80080a8 <_ZN4GLCD10m_lcdputs1EhhPh>
}
 8003ba8:	bf00      	nop
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	d1b71759 	.word	0xd1b71759
 8003bb4:	10624dd3 	.word	0x10624dd3
 8003bb8:	51eb851f 	.word	0x51eb851f
 8003bbc:	cccccccd 	.word	0xcccccccd

08003bc0 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3304      	adds	r3, #4
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f004 f88d 	bl	8007cec <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f004 f989 	bl	8007ef0 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	3304      	adds	r3, #4
 8003be2:	4618      	mov	r0, r3
 8003be4:	f004 fa95 	bl	8008112 <_ZN4GLCD8m_clrlcdEv>


}
 8003be8:	bf00      	nop
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	70fb      	strb	r3, [r7, #3]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 8003c00:	78fb      	ldrb	r3, [r7, #3]
 8003c02:	2201      	movs	r2, #1
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	78bb      	ldrb	r3, [r7, #2]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 8003c16:	2301      	movs	r3, #1
 8003c18:	73fb      	strb	r3, [r7, #15]
 8003c1a:	e001      	b.n	8003c20 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
	}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3714      	adds	r7, #20
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
	...

08003c30 <_ZN4GLCDC1Ev>:

#include "GLCD.h"
#include "main.h"
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
GLCD::GLCD() {
 8003c30:	b5b0      	push	{r4, r5, r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fdba 	bl	80037b4 <_ZN6commonC1Ev>
 8003c40:	4ac8      	ldr	r2, [pc, #800]	; (8003f64 <_ZN4GLCDC1Ev+0x334>)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	687d      	ldr	r5, [r7, #4]
 8003c48:	4bc7      	ldr	r3, [pc, #796]	; (8003f68 <_ZN4GLCDC1Ev+0x338>)
 8003c4a:	1d2c      	adds	r4, r5, #4
 8003c4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c4e:	c407      	stmia	r4!, {r0, r1, r2}
 8003c50:	8023      	strh	r3, [r4, #0]
 8003c52:	2300      	movs	r3, #0
 8003c54:	74ab      	strb	r3, [r5, #18]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	615a      	str	r2, [r3, #20]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	619a      	str	r2, [r3, #24]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	775a      	strb	r2, [r3, #29]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	331e      	adds	r3, #30
 8003c6c:	f640 0208 	movw	r2, #2056	; 0x808
 8003c70:	2100      	movs	r1, #0
 8003c72:	4618      	mov	r0, r3
 8003c74:	f00b fec4 	bl	800fa00 <memset>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	227e      	movs	r2, #126	; 0x7e
 8003c7c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2281      	movs	r2, #129	; 0x81
 8003c84:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2295      	movs	r2, #149	; 0x95
 8003c8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	22b1      	movs	r2, #177	; 0xb1
 8003c94:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	22b1      	movs	r2, #177	; 0xb1
 8003c9c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2295      	movs	r2, #149	; 0x95
 8003ca4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2281      	movs	r2, #129	; 0x81
 8003cac:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	227e      	movs	r2, #126	; 0x7e
 8003cb4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	227e      	movs	r2, #126	; 0x7e
 8003cbc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	22ff      	movs	r2, #255	; 0xff
 8003cc4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	22eb      	movs	r2, #235	; 0xeb
 8003ccc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	22cf      	movs	r2, #207	; 0xcf
 8003cd4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	22cf      	movs	r2, #207	; 0xcf
 8003cdc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	22eb      	movs	r2, #235	; 0xeb
 8003ce4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	22ff      	movs	r2, #255	; 0xff
 8003cec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	227e      	movs	r2, #126	; 0x7e
 8003cf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	220e      	movs	r2, #14
 8003cfc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	221f      	movs	r2, #31
 8003d04:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	223f      	movs	r2, #63	; 0x3f
 8003d0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	227e      	movs	r2, #126	; 0x7e
 8003d14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	223f      	movs	r2, #63	; 0x3f
 8003d1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	221f      	movs	r2, #31
 8003d24:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	220e      	movs	r2, #14
 8003d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2208      	movs	r2, #8
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	221c      	movs	r2, #28
 8003d3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	223e      	movs	r2, #62	; 0x3e
 8003d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	227f      	movs	r2, #127	; 0x7f
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	223e      	movs	r2, #62	; 0x3e
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	221c      	movs	r2, #28
 8003d5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2208      	movs	r2, #8
 8003d64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2218      	movs	r2, #24
 8003d6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	22ba      	movs	r2, #186	; 0xba
 8003d74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	22ff      	movs	r2, #255	; 0xff
 8003d7c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	22ff      	movs	r2, #255	; 0xff
 8003d84:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	22ff      	movs	r2, #255	; 0xff
 8003d8c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	22ba      	movs	r2, #186	; 0xba
 8003d94:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2218      	movs	r2, #24
 8003d9c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2210      	movs	r2, #16
 8003da4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	22b8      	movs	r2, #184	; 0xb8
 8003dac:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	22fc      	movs	r2, #252	; 0xfc
 8003db4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	22ff      	movs	r2, #255	; 0xff
 8003dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	22fc      	movs	r2, #252	; 0xfc
 8003dc4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	22b8      	movs	r2, #184	; 0xb8
 8003dcc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2210      	movs	r2, #16
 8003dd4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2218      	movs	r2, #24
 8003ddc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	223c      	movs	r2, #60	; 0x3c
 8003de4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	223c      	movs	r2, #60	; 0x3c
 8003dec:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2218      	movs	r2, #24
 8003df4:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	22ff      	movs	r2, #255	; 0xff
 8003dfc:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	22ff      	movs	r2, #255	; 0xff
 8003e04:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	22e7      	movs	r2, #231	; 0xe7
 8003e0c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	22c3      	movs	r2, #195	; 0xc3
 8003e14:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	22c3      	movs	r2, #195	; 0xc3
 8003e1c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	22e7      	movs	r2, #231	; 0xe7
 8003e24:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	22ff      	movs	r2, #255	; 0xff
 8003e2c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	22ff      	movs	r2, #255	; 0xff
 8003e34:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	223c      	movs	r2, #60	; 0x3c
 8003e3c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2266      	movs	r2, #102	; 0x66
 8003e44:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2242      	movs	r2, #66	; 0x42
 8003e4c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2242      	movs	r2, #66	; 0x42
 8003e54:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2266      	movs	r2, #102	; 0x66
 8003e5c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	223c      	movs	r2, #60	; 0x3c
 8003e64:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	22ff      	movs	r2, #255	; 0xff
 8003e6c:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	22c3      	movs	r2, #195	; 0xc3
 8003e74:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2299      	movs	r2, #153	; 0x99
 8003e7c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	22bd      	movs	r2, #189	; 0xbd
 8003e84:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	22bd      	movs	r2, #189	; 0xbd
 8003e8c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2299      	movs	r2, #153	; 0x99
 8003e94:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	22c3      	movs	r2, #195	; 0xc3
 8003e9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	22ff      	movs	r2, #255	; 0xff
 8003ea4:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2270      	movs	r2, #112	; 0x70
 8003eac:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	22f8      	movs	r2, #248	; 0xf8
 8003eb4:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2288      	movs	r2, #136	; 0x88
 8003ebc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2288      	movs	r2, #136	; 0x88
 8003ec4:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	22fd      	movs	r2, #253	; 0xfd
 8003ecc:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	227f      	movs	r2, #127	; 0x7f
 8003ed4:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2207      	movs	r2, #7
 8003edc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	220f      	movs	r2, #15
 8003ee4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	224e      	movs	r2, #78	; 0x4e
 8003eec:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	225f      	movs	r2, #95	; 0x5f
 8003ef4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	22f1      	movs	r2, #241	; 0xf1
 8003efc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	22f1      	movs	r2, #241	; 0xf1
 8003f04:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	225f      	movs	r2, #95	; 0x5f
 8003f0c:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	224e      	movs	r2, #78	; 0x4e
 8003f14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	22c0      	movs	r2, #192	; 0xc0
 8003f1c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	22e0      	movs	r2, #224	; 0xe0
 8003f24:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	22ff      	movs	r2, #255	; 0xff
 8003f2c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	227f      	movs	r2, #127	; 0x7f
 8003f34:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2205      	movs	r2, #5
 8003f3c:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2205      	movs	r2, #5
 8003f44:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2207      	movs	r2, #7
 8003f4c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2207      	movs	r2, #7
 8003f54:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	22c0      	movs	r2, #192	; 0xc0
 8003f5c:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8003f60:	e004      	b.n	8003f6c <_ZN4GLCDC1Ev+0x33c>
 8003f62:	bf00      	nop
 8003f64:	08010750 	.word	0x08010750
 8003f68:	08010358 	.word	0x08010358
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	22ff      	movs	r2, #255	; 0xff
 8003f70:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	227f      	movs	r2, #127	; 0x7f
 8003f78:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2205      	movs	r2, #5
 8003f80:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2205      	movs	r2, #5
 8003f88:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2265      	movs	r2, #101	; 0x65
 8003f90:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	227f      	movs	r2, #127	; 0x7f
 8003f98:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	223f      	movs	r2, #63	; 0x3f
 8003fa0:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2299      	movs	r2, #153	; 0x99
 8003fa8:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	225a      	movs	r2, #90	; 0x5a
 8003fb0:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	223c      	movs	r2, #60	; 0x3c
 8003fb8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	22e7      	movs	r2, #231	; 0xe7
 8003fc0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	22e7      	movs	r2, #231	; 0xe7
 8003fc8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	223c      	movs	r2, #60	; 0x3c
 8003fd0:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	225a      	movs	r2, #90	; 0x5a
 8003fd8:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2299      	movs	r2, #153	; 0x99
 8003fe0:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	227f      	movs	r2, #127	; 0x7f
 8003fe8:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	223e      	movs	r2, #62	; 0x3e
 8003ff0:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	223e      	movs	r2, #62	; 0x3e
 8003ff8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	221c      	movs	r2, #28
 8004000:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	221c      	movs	r2, #28
 8004008:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2208      	movs	r2, #8
 8004010:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2208      	movs	r2, #8
 8004018:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2208      	movs	r2, #8
 8004020:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2208      	movs	r2, #8
 8004028:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	221c      	movs	r2, #28
 8004030:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	221c      	movs	r2, #28
 8004038:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	223e      	movs	r2, #62	; 0x3e
 8004040:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	223e      	movs	r2, #62	; 0x3e
 8004048:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	227f      	movs	r2, #127	; 0x7f
 8004050:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2224      	movs	r2, #36	; 0x24
 8004058:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2266      	movs	r2, #102	; 0x66
 8004060:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	22ff      	movs	r2, #255	; 0xff
 8004068:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	22ff      	movs	r2, #255	; 0xff
 8004070:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2266      	movs	r2, #102	; 0x66
 8004078:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2224      	movs	r2, #36	; 0x24
 8004080:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	225f      	movs	r2, #95	; 0x5f
 8004088:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	225f      	movs	r2, #95	; 0x5f
 8004090:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	225f      	movs	r2, #95	; 0x5f
 8004098:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	225f      	movs	r2, #95	; 0x5f
 80040a0:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2206      	movs	r2, #6
 80040a8:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	220f      	movs	r2, #15
 80040b0:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2209      	movs	r2, #9
 80040b8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	227f      	movs	r2, #127	; 0x7f
 80040c0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	227f      	movs	r2, #127	; 0x7f
 80040c8:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	227f      	movs	r2, #127	; 0x7f
 80040d8:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	227f      	movs	r2, #127	; 0x7f
 80040e0:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2240      	movs	r2, #64	; 0x40
 80040e8:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	22da      	movs	r2, #218	; 0xda
 80040f0:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	22bf      	movs	r2, #191	; 0xbf
 80040f8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	22a5      	movs	r2, #165	; 0xa5
 8004100:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	22fd      	movs	r2, #253	; 0xfd
 8004108:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2259      	movs	r2, #89	; 0x59
 8004110:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2203      	movs	r2, #3
 8004118:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2270      	movs	r2, #112	; 0x70
 8004128:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2270      	movs	r2, #112	; 0x70
 8004130:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2270      	movs	r2, #112	; 0x70
 8004138:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2270      	movs	r2, #112	; 0x70
 8004140:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2270      	movs	r2, #112	; 0x70
 8004148:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2270      	movs	r2, #112	; 0x70
 8004150:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2280      	movs	r2, #128	; 0x80
 8004158:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2294      	movs	r2, #148	; 0x94
 8004160:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	22b6      	movs	r2, #182	; 0xb6
 8004168:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	22ff      	movs	r2, #255	; 0xff
 8004170:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	22ff      	movs	r2, #255	; 0xff
 8004178:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	22b6      	movs	r2, #182	; 0xb6
 8004180:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2294      	movs	r2, #148	; 0x94
 8004188:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2280      	movs	r2, #128	; 0x80
 8004190:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2204      	movs	r2, #4
 8004198:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2206      	movs	r2, #6
 80041a0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	227f      	movs	r2, #127	; 0x7f
 80041a8:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	227f      	movs	r2, #127	; 0x7f
 80041b0:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2206      	movs	r2, #6
 80041b8:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2204      	movs	r2, #4
 80041c0:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2210      	movs	r2, #16
 80041c8:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2230      	movs	r2, #48	; 0x30
 80041d0:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	227f      	movs	r2, #127	; 0x7f
 80041d8:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	227f      	movs	r2, #127	; 0x7f
 80041e0:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2230      	movs	r2, #48	; 0x30
 80041e8:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2210      	movs	r2, #16
 80041f0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2208      	movs	r2, #8
 80041f8:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2208      	movs	r2, #8
 8004200:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2208      	movs	r2, #8
 8004208:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	222a      	movs	r2, #42	; 0x2a
 8004210:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	223e      	movs	r2, #62	; 0x3e
 8004218:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	221c      	movs	r2, #28
 8004220:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2208      	movs	r2, #8
 8004228:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2208      	movs	r2, #8
 8004230:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	221c      	movs	r2, #28
 8004238:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	223e      	movs	r2, #62	; 0x3e
 8004240:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	222a      	movs	r2, #42	; 0x2a
 8004248:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2208      	movs	r2, #8
 8004250:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2208      	movs	r2, #8
 8004258:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2208      	movs	r2, #8
 8004260:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	223c      	movs	r2, #60	; 0x3c
 8004268:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	223c      	movs	r2, #60	; 0x3c
 8004270:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2208      	movs	r2, #8
 80042a0:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	221c      	movs	r2, #28
 80042a8:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	223e      	movs	r2, #62	; 0x3e
 80042b0:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2208      	movs	r2, #8
 80042b8:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2208      	movs	r2, #8
 80042c0:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	223e      	movs	r2, #62	; 0x3e
 80042c8:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	221c      	movs	r2, #28
 80042d0:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2208      	movs	r2, #8
 80042d8:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2230      	movs	r2, #48	; 0x30
 80042e0:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2238      	movs	r2, #56	; 0x38
 80042e8:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	223c      	movs	r2, #60	; 0x3c
 80042f0:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	223e      	movs	r2, #62	; 0x3e
 80042f8:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	223e      	movs	r2, #62	; 0x3e
 8004300:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	223c      	movs	r2, #60	; 0x3c
 8004308:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2238      	movs	r2, #56	; 0x38
 8004310:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2230      	movs	r2, #48	; 0x30
 8004318:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2206      	movs	r2, #6
 8004320:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	220e      	movs	r2, #14
 8004328:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	221e      	movs	r2, #30
 8004330:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	223e      	movs	r2, #62	; 0x3e
 8004338:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	223e      	movs	r2, #62	; 0x3e
 8004340:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	221e      	movs	r2, #30
 8004348:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	220e      	movs	r2, #14
 8004350:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2206      	movs	r2, #6
 8004358:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2206      	movs	r2, #6
 8004360:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	225f      	movs	r2, #95	; 0x5f
 8004368:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	225f      	movs	r2, #95	; 0x5f
 8004370:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2206      	movs	r2, #6
 8004378:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2207      	movs	r2, #7
 8004380:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2207      	movs	r2, #7
 8004388:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2207      	movs	r2, #7
 8004390:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2207      	movs	r2, #7
 8004398:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2214      	movs	r2, #20
 80043a0:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	227f      	movs	r2, #127	; 0x7f
 80043a8:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	227f      	movs	r2, #127	; 0x7f
 80043b0:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2214      	movs	r2, #20
 80043b8:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	227f      	movs	r2, #127	; 0x7f
 80043c0:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	227f      	movs	r2, #127	; 0x7f
 80043c8:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2214      	movs	r2, #20
 80043d0:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2224      	movs	r2, #36	; 0x24
 80043d8:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	222e      	movs	r2, #46	; 0x2e
 80043e0:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	226b      	movs	r2, #107	; 0x6b
 80043e8:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	226b      	movs	r2, #107	; 0x6b
 80043f0:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	223a      	movs	r2, #58	; 0x3a
 80043f8:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2212      	movs	r2, #18
 8004400:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2246      	movs	r2, #70	; 0x46
 8004408:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2266      	movs	r2, #102	; 0x66
 8004410:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2230      	movs	r2, #48	; 0x30
 8004418:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2218      	movs	r2, #24
 8004420:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	220c      	movs	r2, #12
 8004428:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2266      	movs	r2, #102	; 0x66
 8004430:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2262      	movs	r2, #98	; 0x62
 8004438:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2230      	movs	r2, #48	; 0x30
 8004440:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	227a      	movs	r2, #122	; 0x7a
 8004448:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	224f      	movs	r2, #79	; 0x4f
 8004450:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	225d      	movs	r2, #93	; 0x5d
 8004458:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2237      	movs	r2, #55	; 0x37
 8004460:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	227a      	movs	r2, #122	; 0x7a
 8004468:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2248      	movs	r2, #72	; 0x48
 8004470:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2204      	movs	r2, #4
 8004478:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2207      	movs	r2, #7
 8004480:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2203      	movs	r2, #3
 8004488:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	221c      	movs	r2, #28
 8004490:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	223e      	movs	r2, #62	; 0x3e
 8004498:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2263      	movs	r2, #99	; 0x63
 80044a0:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2241      	movs	r2, #65	; 0x41
 80044a8:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2241      	movs	r2, #65	; 0x41
 80044b0:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2263      	movs	r2, #99	; 0x63
 80044b8:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	223e      	movs	r2, #62	; 0x3e
 80044c0:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	221c      	movs	r2, #28
 80044c8:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2208      	movs	r2, #8
 80044d0:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	222a      	movs	r2, #42	; 0x2a
 80044d8:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	223e      	movs	r2, #62	; 0x3e
 80044e0:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	221c      	movs	r2, #28
 80044e8:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	221c      	movs	r2, #28
 80044f0:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	223e      	movs	r2, #62	; 0x3e
 80044f8:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	222a      	movs	r2, #42	; 0x2a
 8004500:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2208      	movs	r2, #8
 8004508:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2208      	movs	r2, #8
 8004510:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2208      	movs	r2, #8
 8004518:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	223e      	movs	r2, #62	; 0x3e
 8004520:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	223e      	movs	r2, #62	; 0x3e
 8004528:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2208      	movs	r2, #8
 8004530:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2208      	movs	r2, #8
 8004538:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2280      	movs	r2, #128	; 0x80
 8004540:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	22e0      	movs	r2, #224	; 0xe0
 8004548:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2260      	movs	r2, #96	; 0x60
 8004550:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2208      	movs	r2, #8
 8004558:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2208      	movs	r2, #8
 8004560:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2208      	movs	r2, #8
 8004568:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2208      	movs	r2, #8
 8004570:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2208      	movs	r2, #8
 8004578:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2208      	movs	r2, #8
 8004580:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2260      	movs	r2, #96	; 0x60
 8004588:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2260      	movs	r2, #96	; 0x60
 8004590:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2260      	movs	r2, #96	; 0x60
 8004598:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2230      	movs	r2, #48	; 0x30
 80045a0:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2218      	movs	r2, #24
 80045a8:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	220c      	movs	r2, #12
 80045b0:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2206      	movs	r2, #6
 80045b8:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2203      	movs	r2, #3
 80045c0:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	223e      	movs	r2, #62	; 0x3e
 80045d0:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	227f      	movs	r2, #127	; 0x7f
 80045d8:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2271      	movs	r2, #113	; 0x71
 80045e0:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2259      	movs	r2, #89	; 0x59
 80045e8:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	224d      	movs	r2, #77	; 0x4d
 80045f0:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	227f      	movs	r2, #127	; 0x7f
 80045f8:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	223e      	movs	r2, #62	; 0x3e
 8004600:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2240      	movs	r2, #64	; 0x40
 8004608:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2242      	movs	r2, #66	; 0x42
 8004610:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	227f      	movs	r2, #127	; 0x7f
 8004618:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	227f      	movs	r2, #127	; 0x7f
 8004620:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2240      	movs	r2, #64	; 0x40
 8004628:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2240      	movs	r2, #64	; 0x40
 8004630:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2262      	movs	r2, #98	; 0x62
 8004638:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2273      	movs	r2, #115	; 0x73
 8004640:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2259      	movs	r2, #89	; 0x59
 8004648:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2249      	movs	r2, #73	; 0x49
 8004650:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	226f      	movs	r2, #111	; 0x6f
 8004658:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2266      	movs	r2, #102	; 0x66
 8004660:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2222      	movs	r2, #34	; 0x22
 8004668:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2263      	movs	r2, #99	; 0x63
 8004670:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2249      	movs	r2, #73	; 0x49
 8004678:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2249      	movs	r2, #73	; 0x49
 8004680:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	227f      	movs	r2, #127	; 0x7f
 8004688:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2236      	movs	r2, #54	; 0x36
 8004690:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2218      	movs	r2, #24
 8004698:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	221c      	movs	r2, #28
 80046a0:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2216      	movs	r2, #22
 80046a8:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2253      	movs	r2, #83	; 0x53
 80046b0:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	227f      	movs	r2, #127	; 0x7f
 80046b8:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	227f      	movs	r2, #127	; 0x7f
 80046c0:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2250      	movs	r2, #80	; 0x50
 80046c8:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2227      	movs	r2, #39	; 0x27
 80046d0:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2267      	movs	r2, #103	; 0x67
 80046d8:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2245      	movs	r2, #69	; 0x45
 80046e0:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2245      	movs	r2, #69	; 0x45
 80046e8:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	227d      	movs	r2, #125	; 0x7d
 80046f0:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2239      	movs	r2, #57	; 0x39
 80046f8:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	223c      	movs	r2, #60	; 0x3c
 8004700:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	227e      	movs	r2, #126	; 0x7e
 8004708:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	224b      	movs	r2, #75	; 0x4b
 8004710:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2249      	movs	r2, #73	; 0x49
 8004718:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2279      	movs	r2, #121	; 0x79
 8004720:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2230      	movs	r2, #48	; 0x30
 8004728:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2203      	movs	r2, #3
 8004730:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2203      	movs	r2, #3
 8004738:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2271      	movs	r2, #113	; 0x71
 8004740:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2279      	movs	r2, #121	; 0x79
 8004748:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	220f      	movs	r2, #15
 8004750:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2207      	movs	r2, #7
 8004758:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2236      	movs	r2, #54	; 0x36
 8004760:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	227f      	movs	r2, #127	; 0x7f
 8004768:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2249      	movs	r2, #73	; 0x49
 8004770:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2249      	movs	r2, #73	; 0x49
 8004778:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	227f      	movs	r2, #127	; 0x7f
 8004780:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2236      	movs	r2, #54	; 0x36
 8004788:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2206      	movs	r2, #6
 8004790:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	224f      	movs	r2, #79	; 0x4f
 8004798:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2249      	movs	r2, #73	; 0x49
 80047a0:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2269      	movs	r2, #105	; 0x69
 80047a8:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	223f      	movs	r2, #63	; 0x3f
 80047b0:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	221e      	movs	r2, #30
 80047b8:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2266      	movs	r2, #102	; 0x66
 80047c0:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2266      	movs	r2, #102	; 0x66
 80047c8:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2280      	movs	r2, #128	; 0x80
 80047d0:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	22e6      	movs	r2, #230	; 0xe6
 80047d8:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2266      	movs	r2, #102	; 0x66
 80047e0:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2208      	movs	r2, #8
 80047e8:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	221c      	movs	r2, #28
 80047f0:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2236      	movs	r2, #54	; 0x36
 80047f8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2263      	movs	r2, #99	; 0x63
 8004800:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2241      	movs	r2, #65	; 0x41
 8004808:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2224      	movs	r2, #36	; 0x24
 8004810:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2224      	movs	r2, #36	; 0x24
 8004818:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2224      	movs	r2, #36	; 0x24
 8004820:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2224      	movs	r2, #36	; 0x24
 8004828:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2224      	movs	r2, #36	; 0x24
 8004830:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2224      	movs	r2, #36	; 0x24
 8004838:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2241      	movs	r2, #65	; 0x41
 8004840:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2263      	movs	r2, #99	; 0x63
 8004848:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2236      	movs	r2, #54	; 0x36
 8004850:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	221c      	movs	r2, #28
 8004858:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2208      	movs	r2, #8
 8004860:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2203      	movs	r2, #3
 8004870:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2251      	movs	r2, #81	; 0x51
 8004878:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2259      	movs	r2, #89	; 0x59
 8004880:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	220f      	movs	r2, #15
 8004888:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2206      	movs	r2, #6
 8004890:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	223e      	movs	r2, #62	; 0x3e
 8004898:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	227f      	movs	r2, #127	; 0x7f
 80048a0:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2241      	movs	r2, #65	; 0x41
 80048a8:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	225d      	movs	r2, #93	; 0x5d
 80048b0:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	225d      	movs	r2, #93	; 0x5d
 80048b8:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	221f      	movs	r2, #31
 80048c0:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	221e      	movs	r2, #30
 80048c8:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	227c      	movs	r2, #124	; 0x7c
 80048d0:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	227e      	movs	r2, #126	; 0x7e
 80048d8:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2213      	movs	r2, #19
 80048e0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2213      	movs	r2, #19
 80048e8:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	227e      	movs	r2, #126	; 0x7e
 80048f0:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	227c      	movs	r2, #124	; 0x7c
 80048f8:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2241      	movs	r2, #65	; 0x41
 8004900:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	227f      	movs	r2, #127	; 0x7f
 8004908:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	227f      	movs	r2, #127	; 0x7f
 8004910:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2249      	movs	r2, #73	; 0x49
 8004918:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2249      	movs	r2, #73	; 0x49
 8004920:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	227f      	movs	r2, #127	; 0x7f
 8004928:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2236      	movs	r2, #54	; 0x36
 8004930:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	221c      	movs	r2, #28
 8004938:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	223e      	movs	r2, #62	; 0x3e
 8004940:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2263      	movs	r2, #99	; 0x63
 8004948:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2241      	movs	r2, #65	; 0x41
 8004950:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2241      	movs	r2, #65	; 0x41
 8004958:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2263      	movs	r2, #99	; 0x63
 8004960:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2222      	movs	r2, #34	; 0x22
 8004968:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2241      	movs	r2, #65	; 0x41
 8004970:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	227f      	movs	r2, #127	; 0x7f
 8004978:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	227f      	movs	r2, #127	; 0x7f
 8004980:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2241      	movs	r2, #65	; 0x41
 8004988:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2263      	movs	r2, #99	; 0x63
 8004990:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	223e      	movs	r2, #62	; 0x3e
 8004998:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	221c      	movs	r2, #28
 80049a0:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2241      	movs	r2, #65	; 0x41
 80049a8:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	227f      	movs	r2, #127	; 0x7f
 80049b0:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	227f      	movs	r2, #127	; 0x7f
 80049b8:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2249      	movs	r2, #73	; 0x49
 80049c0:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	225d      	movs	r2, #93	; 0x5d
 80049c8:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2241      	movs	r2, #65	; 0x41
 80049d0:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2263      	movs	r2, #99	; 0x63
 80049d8:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2241      	movs	r2, #65	; 0x41
 80049e0:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	227f      	movs	r2, #127	; 0x7f
 80049e8:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	227f      	movs	r2, #127	; 0x7f
 80049f0:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2249      	movs	r2, #73	; 0x49
 80049f8:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	221d      	movs	r2, #29
 8004a00:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2203      	movs	r2, #3
 8004a10:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	221c      	movs	r2, #28
 8004a18:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	223e      	movs	r2, #62	; 0x3e
 8004a20:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2263      	movs	r2, #99	; 0x63
 8004a28:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2241      	movs	r2, #65	; 0x41
 8004a30:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2251      	movs	r2, #81	; 0x51
 8004a38:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2273      	movs	r2, #115	; 0x73
 8004a40:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2272      	movs	r2, #114	; 0x72
 8004a48:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	227f      	movs	r2, #127	; 0x7f
 8004a50:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	227f      	movs	r2, #127	; 0x7f
 8004a58:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2208      	movs	r2, #8
 8004a60:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2208      	movs	r2, #8
 8004a68:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	227f      	movs	r2, #127	; 0x7f
 8004a70:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	227f      	movs	r2, #127	; 0x7f
 8004a78:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2241      	movs	r2, #65	; 0x41
 8004a80:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	227f      	movs	r2, #127	; 0x7f
 8004a88:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	227f      	movs	r2, #127	; 0x7f
 8004a90:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2241      	movs	r2, #65	; 0x41
 8004a98:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2230      	movs	r2, #48	; 0x30
 8004aa0:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2270      	movs	r2, #112	; 0x70
 8004aa8:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2240      	movs	r2, #64	; 0x40
 8004ab0:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2241      	movs	r2, #65	; 0x41
 8004ab8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	227f      	movs	r2, #127	; 0x7f
 8004ac0:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	223f      	movs	r2, #63	; 0x3f
 8004ac8:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2241      	movs	r2, #65	; 0x41
 8004ad8:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	227f      	movs	r2, #127	; 0x7f
 8004ae0:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	227f      	movs	r2, #127	; 0x7f
 8004ae8:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2208      	movs	r2, #8
 8004af0:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	221c      	movs	r2, #28
 8004af8:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2277      	movs	r2, #119	; 0x77
 8004b00:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2263      	movs	r2, #99	; 0x63
 8004b08:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2241      	movs	r2, #65	; 0x41
 8004b10:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	227f      	movs	r2, #127	; 0x7f
 8004b18:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	227f      	movs	r2, #127	; 0x7f
 8004b20:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2241      	movs	r2, #65	; 0x41
 8004b28:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2240      	movs	r2, #64	; 0x40
 8004b30:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2260      	movs	r2, #96	; 0x60
 8004b38:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2270      	movs	r2, #112	; 0x70
 8004b40:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	227f      	movs	r2, #127	; 0x7f
 8004b48:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	227f      	movs	r2, #127	; 0x7f
 8004b50:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	220e      	movs	r2, #14
 8004b58:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	221c      	movs	r2, #28
 8004b60:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	220e      	movs	r2, #14
 8004b68:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	227f      	movs	r2, #127	; 0x7f
 8004b70:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	227f      	movs	r2, #127	; 0x7f
 8004b78:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	227f      	movs	r2, #127	; 0x7f
 8004b80:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	227f      	movs	r2, #127	; 0x7f
 8004b88:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2206      	movs	r2, #6
 8004b90:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	220c      	movs	r2, #12
 8004b98:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2218      	movs	r2, #24
 8004ba0:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	227f      	movs	r2, #127	; 0x7f
 8004ba8:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	227f      	movs	r2, #127	; 0x7f
 8004bb0:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	221c      	movs	r2, #28
 8004bb8:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	223e      	movs	r2, #62	; 0x3e
 8004bc0:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2263      	movs	r2, #99	; 0x63
 8004bc8:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2241      	movs	r2, #65	; 0x41
 8004bd0:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2263      	movs	r2, #99	; 0x63
 8004bd8:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	223e      	movs	r2, #62	; 0x3e
 8004be0:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	221c      	movs	r2, #28
 8004be8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2241      	movs	r2, #65	; 0x41
 8004bf0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	227f      	movs	r2, #127	; 0x7f
 8004bf8:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	227f      	movs	r2, #127	; 0x7f
 8004c00:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2249      	movs	r2, #73	; 0x49
 8004c08:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2209      	movs	r2, #9
 8004c10:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	220f      	movs	r2, #15
 8004c18:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2206      	movs	r2, #6
 8004c20:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	221e      	movs	r2, #30
 8004c28:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	223f      	movs	r2, #63	; 0x3f
 8004c30:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2221      	movs	r2, #33	; 0x21
 8004c38:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2271      	movs	r2, #113	; 0x71
 8004c40:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	227f      	movs	r2, #127	; 0x7f
 8004c48:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	225e      	movs	r2, #94	; 0x5e
 8004c50:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2241      	movs	r2, #65	; 0x41
 8004c58:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	227f      	movs	r2, #127	; 0x7f
 8004c60:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	227f      	movs	r2, #127	; 0x7f
 8004c68:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2209      	movs	r2, #9
 8004c70:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2219      	movs	r2, #25
 8004c78:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	227f      	movs	r2, #127	; 0x7f
 8004c80:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2266      	movs	r2, #102	; 0x66
 8004c88:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2226      	movs	r2, #38	; 0x26
 8004c90:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	226f      	movs	r2, #111	; 0x6f
 8004c98:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	224d      	movs	r2, #77	; 0x4d
 8004ca0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2259      	movs	r2, #89	; 0x59
 8004ca8:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2273      	movs	r2, #115	; 0x73
 8004cb0:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2232      	movs	r2, #50	; 0x32
 8004cb8:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2203      	movs	r2, #3
 8004cc0:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2241      	movs	r2, #65	; 0x41
 8004cc8:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	227f      	movs	r2, #127	; 0x7f
 8004cd0:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	227f      	movs	r2, #127	; 0x7f
 8004cd8:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2241      	movs	r2, #65	; 0x41
 8004ce0:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2203      	movs	r2, #3
 8004ce8:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	227f      	movs	r2, #127	; 0x7f
 8004cf0:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	227f      	movs	r2, #127	; 0x7f
 8004cf8:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2240      	movs	r2, #64	; 0x40
 8004d00:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2240      	movs	r2, #64	; 0x40
 8004d08:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	227f      	movs	r2, #127	; 0x7f
 8004d10:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	227f      	movs	r2, #127	; 0x7f
 8004d18:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	221f      	movs	r2, #31
 8004d20:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	223f      	movs	r2, #63	; 0x3f
 8004d28:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2260      	movs	r2, #96	; 0x60
 8004d30:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2260      	movs	r2, #96	; 0x60
 8004d38:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	223f      	movs	r2, #63	; 0x3f
 8004d40:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	221f      	movs	r2, #31
 8004d48:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	227f      	movs	r2, #127	; 0x7f
 8004d50:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	227f      	movs	r2, #127	; 0x7f
 8004d58:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2230      	movs	r2, #48	; 0x30
 8004d60:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2218      	movs	r2, #24
 8004d68:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2230      	movs	r2, #48	; 0x30
 8004d70:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	227f      	movs	r2, #127	; 0x7f
 8004d78:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	227f      	movs	r2, #127	; 0x7f
 8004d80:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2243      	movs	r2, #67	; 0x43
 8004d88:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2267      	movs	r2, #103	; 0x67
 8004d90:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	223c      	movs	r2, #60	; 0x3c
 8004d98:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2218      	movs	r2, #24
 8004da0:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	223c      	movs	r2, #60	; 0x3c
 8004da8:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2267      	movs	r2, #103	; 0x67
 8004db0:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2243      	movs	r2, #67	; 0x43
 8004db8:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2207      	movs	r2, #7
 8004dc0:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	224f      	movs	r2, #79	; 0x4f
 8004dc8:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2278      	movs	r2, #120	; 0x78
 8004dd0:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2278      	movs	r2, #120	; 0x78
 8004dd8:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	224f      	movs	r2, #79	; 0x4f
 8004de0:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2207      	movs	r2, #7
 8004de8:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2247      	movs	r2, #71	; 0x47
 8004df0:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2263      	movs	r2, #99	; 0x63
 8004df8:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2271      	movs	r2, #113	; 0x71
 8004e00:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2259      	movs	r2, #89	; 0x59
 8004e08:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	224d      	movs	r2, #77	; 0x4d
 8004e10:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2267      	movs	r2, #103	; 0x67
 8004e18:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2273      	movs	r2, #115	; 0x73
 8004e20:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	227f      	movs	r2, #127	; 0x7f
 8004e28:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	227f      	movs	r2, #127	; 0x7f
 8004e30:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2241      	movs	r2, #65	; 0x41
 8004e38:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2241      	movs	r2, #65	; 0x41
 8004e40:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2203      	movs	r2, #3
 8004e50:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2206      	movs	r2, #6
 8004e58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	220c      	movs	r2, #12
 8004e60:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2218      	movs	r2, #24
 8004e68:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2230      	movs	r2, #48	; 0x30
 8004e70:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2260      	movs	r2, #96	; 0x60
 8004e78:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2241      	movs	r2, #65	; 0x41
 8004e80:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2241      	movs	r2, #65	; 0x41
 8004e88:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	227f      	movs	r2, #127	; 0x7f
 8004e90:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	227f      	movs	r2, #127	; 0x7f
 8004e98:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2208      	movs	r2, #8
 8004ea0:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	220c      	movs	r2, #12
 8004ea8:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2206      	movs	r2, #6
 8004eb0:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2203      	movs	r2, #3
 8004eb8:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2206      	movs	r2, #6
 8004ec0:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	220c      	movs	r2, #12
 8004ec8:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2208      	movs	r2, #8
 8004ed0:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2280      	movs	r2, #128	; 0x80
 8004ed8:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2280      	movs	r2, #128	; 0x80
 8004ee0:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2280      	movs	r2, #128	; 0x80
 8004ee8:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2280      	movs	r2, #128	; 0x80
 8004ef0:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2280      	movs	r2, #128	; 0x80
 8004ef8:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2280      	movs	r2, #128	; 0x80
 8004f00:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2280      	movs	r2, #128	; 0x80
 8004f08:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2280      	movs	r2, #128	; 0x80
 8004f10:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2203      	movs	r2, #3
 8004f18:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2207      	movs	r2, #7
 8004f20:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2204      	movs	r2, #4
 8004f28:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2274      	movs	r2, #116	; 0x74
 8004f38:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2254      	movs	r2, #84	; 0x54
 8004f40:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2254      	movs	r2, #84	; 0x54
 8004f48:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	223c      	movs	r2, #60	; 0x3c
 8004f50:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2278      	movs	r2, #120	; 0x78
 8004f58:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2240      	movs	r2, #64	; 0x40
 8004f60:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2241      	movs	r2, #65	; 0x41
 8004f68:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	227f      	movs	r2, #127	; 0x7f
 8004f70:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	223f      	movs	r2, #63	; 0x3f
 8004f78:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2248      	movs	r2, #72	; 0x48
 8004f80:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2248      	movs	r2, #72	; 0x48
 8004f88:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2278      	movs	r2, #120	; 0x78
 8004f90:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2230      	movs	r2, #48	; 0x30
 8004f98:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2238      	movs	r2, #56	; 0x38
 8004fa0:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	227c      	movs	r2, #124	; 0x7c
 8004fa8:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2244      	movs	r2, #68	; 0x44
 8004fb0:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2244      	movs	r2, #68	; 0x44
 8004fb8:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	226c      	movs	r2, #108	; 0x6c
 8004fc0:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2228      	movs	r2, #40	; 0x28
 8004fc8:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2230      	movs	r2, #48	; 0x30
 8004fd0:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2278      	movs	r2, #120	; 0x78
 8004fd8:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2248      	movs	r2, #72	; 0x48
 8004fe0:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2249      	movs	r2, #73	; 0x49
 8004fe8:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	223f      	movs	r2, #63	; 0x3f
 8004ff0:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	227f      	movs	r2, #127	; 0x7f
 8004ff8:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2240      	movs	r2, #64	; 0x40
 8005000:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2238      	movs	r2, #56	; 0x38
 8005008:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	227c      	movs	r2, #124	; 0x7c
 8005010:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2254      	movs	r2, #84	; 0x54
 8005018:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2254      	movs	r2, #84	; 0x54
 8005020:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	225c      	movs	r2, #92	; 0x5c
 8005028:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2218      	movs	r2, #24
 8005030:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2248      	movs	r2, #72	; 0x48
 8005038:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	227e      	movs	r2, #126	; 0x7e
 8005040:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	227f      	movs	r2, #127	; 0x7f
 8005048:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2249      	movs	r2, #73	; 0x49
 8005050:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2203      	movs	r2, #3
 8005058:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2298      	movs	r2, #152	; 0x98
 8005068:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	22bc      	movs	r2, #188	; 0xbc
 8005070:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	22a4      	movs	r2, #164	; 0xa4
 8005078:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	22a4      	movs	r2, #164	; 0xa4
 8005080:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	22f8      	movs	r2, #248	; 0xf8
 8005088:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	227c      	movs	r2, #124	; 0x7c
 8005090:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2204      	movs	r2, #4
 8005098:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2241      	movs	r2, #65	; 0x41
 80050a0:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	227f      	movs	r2, #127	; 0x7f
 80050a8:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	227f      	movs	r2, #127	; 0x7f
 80050b0:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2208      	movs	r2, #8
 80050b8:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2204      	movs	r2, #4
 80050c0:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	227c      	movs	r2, #124	; 0x7c
 80050c8:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2278      	movs	r2, #120	; 0x78
 80050d0:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2244      	movs	r2, #68	; 0x44
 80050d8:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	227d      	movs	r2, #125	; 0x7d
 80050e0:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	227d      	movs	r2, #125	; 0x7d
 80050e8:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2240      	movs	r2, #64	; 0x40
 80050f0:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2260      	movs	r2, #96	; 0x60
 80050f8:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	22e0      	movs	r2, #224	; 0xe0
 8005100:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2280      	movs	r2, #128	; 0x80
 8005108:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2280      	movs	r2, #128	; 0x80
 8005110:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	22fd      	movs	r2, #253	; 0xfd
 8005118:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	227d      	movs	r2, #125	; 0x7d
 8005120:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2241      	movs	r2, #65	; 0x41
 8005128:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	227f      	movs	r2, #127	; 0x7f
 8005130:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	227f      	movs	r2, #127	; 0x7f
 8005138:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2210      	movs	r2, #16
 8005140:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2238      	movs	r2, #56	; 0x38
 8005148:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	226c      	movs	r2, #108	; 0x6c
 8005150:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2244      	movs	r2, #68	; 0x44
 8005158:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2241      	movs	r2, #65	; 0x41
 8005160:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	227f      	movs	r2, #127	; 0x7f
 8005168:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	227f      	movs	r2, #127	; 0x7f
 8005170:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2240      	movs	r2, #64	; 0x40
 8005178:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	227c      	movs	r2, #124	; 0x7c
 8005180:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	227c      	movs	r2, #124	; 0x7c
 8005188:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2218      	movs	r2, #24
 8005190:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2238      	movs	r2, #56	; 0x38
 8005198:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	221c      	movs	r2, #28
 80051a0:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	227c      	movs	r2, #124	; 0x7c
 80051a8:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2278      	movs	r2, #120	; 0x78
 80051b0:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	227c      	movs	r2, #124	; 0x7c
 80051b8:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	227c      	movs	r2, #124	; 0x7c
 80051c0:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2204      	movs	r2, #4
 80051c8:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2204      	movs	r2, #4
 80051d0:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	227c      	movs	r2, #124	; 0x7c
 80051d8:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2278      	movs	r2, #120	; 0x78
 80051e0:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2238      	movs	r2, #56	; 0x38
 80051e8:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	227c      	movs	r2, #124	; 0x7c
 80051f0:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2244      	movs	r2, #68	; 0x44
 80051f8:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2244      	movs	r2, #68	; 0x44
 8005200:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	227c      	movs	r2, #124	; 0x7c
 8005208:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2238      	movs	r2, #56	; 0x38
 8005210:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2284      	movs	r2, #132	; 0x84
 8005218:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	22fc      	movs	r2, #252	; 0xfc
 8005220:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	22f8      	movs	r2, #248	; 0xf8
 8005228:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	22a4      	movs	r2, #164	; 0xa4
 8005230:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2224      	movs	r2, #36	; 0x24
 8005238:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	223c      	movs	r2, #60	; 0x3c
 8005240:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2218      	movs	r2, #24
 8005248:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2218      	movs	r2, #24
 8005250:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	223c      	movs	r2, #60	; 0x3c
 8005258:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2224      	movs	r2, #36	; 0x24
 8005260:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	22a4      	movs	r2, #164	; 0xa4
 8005268:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	22f8      	movs	r2, #248	; 0xf8
 8005270:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	22fc      	movs	r2, #252	; 0xfc
 8005278:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2284      	movs	r2, #132	; 0x84
 8005280:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2244      	movs	r2, #68	; 0x44
 8005288:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	227c      	movs	r2, #124	; 0x7c
 8005290:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2278      	movs	r2, #120	; 0x78
 8005298:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	224c      	movs	r2, #76	; 0x4c
 80052a0:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2204      	movs	r2, #4
 80052a8:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	221c      	movs	r2, #28
 80052b0:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2218      	movs	r2, #24
 80052b8:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2248      	movs	r2, #72	; 0x48
 80052c0:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	225c      	movs	r2, #92	; 0x5c
 80052c8:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2254      	movs	r2, #84	; 0x54
 80052d0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2254      	movs	r2, #84	; 0x54
 80052d8:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2274      	movs	r2, #116	; 0x74
 80052e0:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2224      	movs	r2, #36	; 0x24
 80052e8:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2204      	movs	r2, #4
 80052f0:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	223e      	movs	r2, #62	; 0x3e
 80052f8:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	227f      	movs	r2, #127	; 0x7f
 8005300:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2244      	movs	r2, #68	; 0x44
 8005308:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2224      	movs	r2, #36	; 0x24
 8005310:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	223c      	movs	r2, #60	; 0x3c
 8005318:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	227c      	movs	r2, #124	; 0x7c
 8005320:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2240      	movs	r2, #64	; 0x40
 8005328:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2240      	movs	r2, #64	; 0x40
 8005330:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	223c      	movs	r2, #60	; 0x3c
 8005338:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	227c      	movs	r2, #124	; 0x7c
 8005340:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2240      	movs	r2, #64	; 0x40
 8005348:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	221c      	movs	r2, #28
 8005350:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	223c      	movs	r2, #60	; 0x3c
 8005358:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2260      	movs	r2, #96	; 0x60
 8005360:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2260      	movs	r2, #96	; 0x60
 8005368:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	223c      	movs	r2, #60	; 0x3c
 8005370:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	221c      	movs	r2, #28
 8005378:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	223c      	movs	r2, #60	; 0x3c
 8005380:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	227c      	movs	r2, #124	; 0x7c
 8005388:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2270      	movs	r2, #112	; 0x70
 8005390:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2238      	movs	r2, #56	; 0x38
 8005398:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2270      	movs	r2, #112	; 0x70
 80053a0:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	227c      	movs	r2, #124	; 0x7c
 80053a8:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	223c      	movs	r2, #60	; 0x3c
 80053b0:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2244      	movs	r2, #68	; 0x44
 80053b8:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	226c      	movs	r2, #108	; 0x6c
 80053c0:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2238      	movs	r2, #56	; 0x38
 80053c8:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2210      	movs	r2, #16
 80053d0:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2238      	movs	r2, #56	; 0x38
 80053d8:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	226c      	movs	r2, #108	; 0x6c
 80053e0:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2244      	movs	r2, #68	; 0x44
 80053e8:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	229c      	movs	r2, #156	; 0x9c
 80053f0:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	22bc      	movs	r2, #188	; 0xbc
 80053f8:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	22a0      	movs	r2, #160	; 0xa0
 8005400:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	22a0      	movs	r2, #160	; 0xa0
 8005408:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	22fc      	movs	r2, #252	; 0xfc
 8005410:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	227c      	movs	r2, #124	; 0x7c
 8005418:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	224c      	movs	r2, #76	; 0x4c
 8005420:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2264      	movs	r2, #100	; 0x64
 8005428:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2274      	movs	r2, #116	; 0x74
 8005430:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	225c      	movs	r2, #92	; 0x5c
 8005438:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	224c      	movs	r2, #76	; 0x4c
 8005440:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2264      	movs	r2, #100	; 0x64
 8005448:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2208      	movs	r2, #8
 8005450:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2208      	movs	r2, #8
 8005458:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	223e      	movs	r2, #62	; 0x3e
 8005460:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2277      	movs	r2, #119	; 0x77
 8005468:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2241      	movs	r2, #65	; 0x41
 8005470:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2241      	movs	r2, #65	; 0x41
 8005478:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2277      	movs	r2, #119	; 0x77
 8005480:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2277      	movs	r2, #119	; 0x77
 8005488:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2241      	movs	r2, #65	; 0x41
 8005490:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2241      	movs	r2, #65	; 0x41
 8005498:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2277      	movs	r2, #119	; 0x77
 80054a0:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	223e      	movs	r2, #62	; 0x3e
 80054a8:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2208      	movs	r2, #8
 80054b0:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2208      	movs	r2, #8
 80054b8:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2203      	movs	r2, #3
 80054c8:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2203      	movs	r2, #3
 80054d8:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2202      	movs	r2, #2
 80054e0:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2203      	movs	r2, #3
 80054e8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2270      	movs	r2, #112	; 0x70
 80054f8:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2278      	movs	r2, #120	; 0x78
 8005500:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	224c      	movs	r2, #76	; 0x4c
 8005508:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2246      	movs	r2, #70	; 0x46
 8005510:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	224c      	movs	r2, #76	; 0x4c
 8005518:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2278      	movs	r2, #120	; 0x78
 8005520:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2270      	movs	r2, #112	; 0x70
 8005528:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	220e      	movs	r2, #14
 8005530:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	229f      	movs	r2, #159	; 0x9f
 8005538:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2291      	movs	r2, #145	; 0x91
 8005540:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	22b1      	movs	r2, #177	; 0xb1
 8005548:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	22fb      	movs	r2, #251	; 0xfb
 8005550:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	224a      	movs	r2, #74	; 0x4a
 8005558:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	223a      	movs	r2, #58	; 0x3a
 8005560:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	227a      	movs	r2, #122	; 0x7a
 8005568:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2240      	movs	r2, #64	; 0x40
 8005570:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2240      	movs	r2, #64	; 0x40
 8005578:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	227a      	movs	r2, #122	; 0x7a
 8005580:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	227a      	movs	r2, #122	; 0x7a
 8005588:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2240      	movs	r2, #64	; 0x40
 8005590:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2238      	movs	r2, #56	; 0x38
 8005598:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	227c      	movs	r2, #124	; 0x7c
 80055a0:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2254      	movs	r2, #84	; 0x54
 80055a8:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2255      	movs	r2, #85	; 0x55
 80055b0:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	225d      	movs	r2, #93	; 0x5d
 80055b8:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2219      	movs	r2, #25
 80055c0:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2223      	movs	r2, #35	; 0x23
 80055d0:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2275      	movs	r2, #117	; 0x75
 80055d8:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2255      	movs	r2, #85	; 0x55
 80055e0:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2255      	movs	r2, #85	; 0x55
 80055e8:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	227d      	movs	r2, #125	; 0x7d
 80055f0:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	227b      	movs	r2, #123	; 0x7b
 80055f8:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2242      	movs	r2, #66	; 0x42
 8005600:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2221      	movs	r2, #33	; 0x21
 8005608:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2275      	movs	r2, #117	; 0x75
 8005610:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2254      	movs	r2, #84	; 0x54
 8005618:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2254      	movs	r2, #84	; 0x54
 8005620:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	227d      	movs	r2, #125	; 0x7d
 8005628:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2279      	movs	r2, #121	; 0x79
 8005630:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2240      	movs	r2, #64	; 0x40
 8005638:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2221      	movs	r2, #33	; 0x21
 8005640:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2275      	movs	r2, #117	; 0x75
 8005648:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2255      	movs	r2, #85	; 0x55
 8005650:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2254      	movs	r2, #84	; 0x54
 8005658:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	227c      	movs	r2, #124	; 0x7c
 8005660:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2278      	movs	r2, #120	; 0x78
 8005668:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2240      	movs	r2, #64	; 0x40
 8005670:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2220      	movs	r2, #32
 8005678:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2274      	movs	r2, #116	; 0x74
 8005680:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2257      	movs	r2, #87	; 0x57
 8005688:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2257      	movs	r2, #87	; 0x57
 8005690:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	227c      	movs	r2, #124	; 0x7c
 8005698:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2278      	movs	r2, #120	; 0x78
 80056a0:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2240      	movs	r2, #64	; 0x40
 80056a8:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2218      	movs	r2, #24
 80056b0:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	223c      	movs	r2, #60	; 0x3c
 80056b8:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	22a4      	movs	r2, #164	; 0xa4
 80056c0:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	22a4      	movs	r2, #164	; 0xa4
 80056c8:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	22e4      	movs	r2, #228	; 0xe4
 80056d0:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2240      	movs	r2, #64	; 0x40
 80056d8:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	223b      	movs	r2, #59	; 0x3b
 80056e8:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	227d      	movs	r2, #125	; 0x7d
 80056f0:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2255      	movs	r2, #85	; 0x55
 80056f8:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2255      	movs	r2, #85	; 0x55
 8005700:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	225d      	movs	r2, #93	; 0x5d
 8005708:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	221b      	movs	r2, #27
 8005710:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2202      	movs	r2, #2
 8005718:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2239      	movs	r2, #57	; 0x39
 8005720:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	227d      	movs	r2, #125	; 0x7d
 8005728:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2254      	movs	r2, #84	; 0x54
 8005730:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2254      	movs	r2, #84	; 0x54
 8005738:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	225d      	movs	r2, #93	; 0x5d
 8005740:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2219      	movs	r2, #25
 8005748:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2239      	movs	r2, #57	; 0x39
 8005750:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	227d      	movs	r2, #125	; 0x7d
 8005758:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2255      	movs	r2, #85	; 0x55
 8005760:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2254      	movs	r2, #84	; 0x54
 8005768:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	225c      	movs	r2, #92	; 0x5c
 8005770:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2218      	movs	r2, #24
 8005778:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2245      	movs	r2, #69	; 0x45
 8005788:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	227c      	movs	r2, #124	; 0x7c
 8005790:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	227c      	movs	r2, #124	; 0x7c
 8005798:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2241      	movs	r2, #65	; 0x41
 80057a0:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2203      	movs	r2, #3
 80057b8:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2245      	movs	r2, #69	; 0x45
 80057c0:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	227d      	movs	r2, #125	; 0x7d
 80057c8:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	227d      	movs	r2, #125	; 0x7d
 80057d0:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2243      	movs	r2, #67	; 0x43
 80057d8:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2202      	movs	r2, #2
 80057e0:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2245      	movs	r2, #69	; 0x45
 80057f0:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	227d      	movs	r2, #125	; 0x7d
 80057f8:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	227c      	movs	r2, #124	; 0x7c
 8005800:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2240      	movs	r2, #64	; 0x40
 8005808:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2279      	movs	r2, #121	; 0x79
 8005810:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	227d      	movs	r2, #125	; 0x7d
 8005818:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2216      	movs	r2, #22
 8005820:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2212      	movs	r2, #18
 8005828:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2216      	movs	r2, #22
 8005830:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	227d      	movs	r2, #125	; 0x7d
 8005838:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2279      	movs	r2, #121	; 0x79
 8005840:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2270      	movs	r2, #112	; 0x70
 8005848:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2278      	movs	r2, #120	; 0x78
 8005850:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	222b      	movs	r2, #43	; 0x2b
 8005858:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	222b      	movs	r2, #43	; 0x2b
 8005860:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2278      	movs	r2, #120	; 0x78
 8005868:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2270      	movs	r2, #112	; 0x70
 8005870:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2244      	movs	r2, #68	; 0x44
 8005878:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	227c      	movs	r2, #124	; 0x7c
 8005880:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	227c      	movs	r2, #124	; 0x7c
 8005888:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2255      	movs	r2, #85	; 0x55
 8005890:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2255      	movs	r2, #85	; 0x55
 8005898:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2245      	movs	r2, #69	; 0x45
 80058a0:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2274      	movs	r2, #116	; 0x74
 80058b0:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2254      	movs	r2, #84	; 0x54
 80058b8:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2254      	movs	r2, #84	; 0x54
 80058c0:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	227c      	movs	r2, #124	; 0x7c
 80058c8:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	227c      	movs	r2, #124	; 0x7c
 80058d0:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2254      	movs	r2, #84	; 0x54
 80058d8:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2254      	movs	r2, #84	; 0x54
 80058e0:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	227c      	movs	r2, #124	; 0x7c
 80058e8:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	227e      	movs	r2, #126	; 0x7e
 80058f0:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	220b      	movs	r2, #11
 80058f8:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2209      	movs	r2, #9
 8005900:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	227f      	movs	r2, #127	; 0x7f
 8005908:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	227f      	movs	r2, #127	; 0x7f
 8005910:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2249      	movs	r2, #73	; 0x49
 8005918:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2232      	movs	r2, #50	; 0x32
 8005920:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	227b      	movs	r2, #123	; 0x7b
 8005928:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2249      	movs	r2, #73	; 0x49
 8005930:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2249      	movs	r2, #73	; 0x49
 8005938:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	227b      	movs	r2, #123	; 0x7b
 8005940:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2232      	movs	r2, #50	; 0x32
 8005948:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2232      	movs	r2, #50	; 0x32
 8005950:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	227a      	movs	r2, #122	; 0x7a
 8005958:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2248      	movs	r2, #72	; 0x48
 8005960:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2248      	movs	r2, #72	; 0x48
 8005968:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	227a      	movs	r2, #122	; 0x7a
 8005970:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2232      	movs	r2, #50	; 0x32
 8005978:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2232      	movs	r2, #50	; 0x32
 8005980:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	227a      	movs	r2, #122	; 0x7a
 8005988:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	224a      	movs	r2, #74	; 0x4a
 8005990:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2248      	movs	r2, #72	; 0x48
 8005998:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2278      	movs	r2, #120	; 0x78
 80059a0:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2230      	movs	r2, #48	; 0x30
 80059a8:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	223a      	movs	r2, #58	; 0x3a
 80059b0:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	227b      	movs	r2, #123	; 0x7b
 80059b8:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2241      	movs	r2, #65	; 0x41
 80059c0:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2241      	movs	r2, #65	; 0x41
 80059c8:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	227b      	movs	r2, #123	; 0x7b
 80059d0:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	227a      	movs	r2, #122	; 0x7a
 80059d8:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2240      	movs	r2, #64	; 0x40
 80059e0:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	223a      	movs	r2, #58	; 0x3a
 80059e8:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	227a      	movs	r2, #122	; 0x7a
 80059f0:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2242      	movs	r2, #66	; 0x42
 80059f8:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2240      	movs	r2, #64	; 0x40
 8005a00:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2278      	movs	r2, #120	; 0x78
 8005a08:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2278      	movs	r2, #120	; 0x78
 8005a10:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2240      	movs	r2, #64	; 0x40
 8005a18:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	229a      	movs	r2, #154	; 0x9a
 8005a20:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	22ba      	movs	r2, #186	; 0xba
 8005a28:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	22a0      	movs	r2, #160	; 0xa0
 8005a30:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	22a0      	movs	r2, #160	; 0xa0
 8005a38:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	22fa      	movs	r2, #250	; 0xfa
 8005a40:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	227a      	movs	r2, #122	; 0x7a
 8005a48:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2219      	movs	r2, #25
 8005a58:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	223c      	movs	r2, #60	; 0x3c
 8005a60:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2266      	movs	r2, #102	; 0x66
 8005a68:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2266      	movs	r2, #102	; 0x66
 8005a70:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	223c      	movs	r2, #60	; 0x3c
 8005a78:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2219      	movs	r2, #25
 8005a80:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	223d      	movs	r2, #61	; 0x3d
 8005a90:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	227d      	movs	r2, #125	; 0x7d
 8005a98:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2240      	movs	r2, #64	; 0x40
 8005aa0:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2240      	movs	r2, #64	; 0x40
 8005aa8:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	227d      	movs	r2, #125	; 0x7d
 8005ab0:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	223d      	movs	r2, #61	; 0x3d
 8005ab8:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2218      	movs	r2, #24
 8005ac0:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	223c      	movs	r2, #60	; 0x3c
 8005ac8:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2224      	movs	r2, #36	; 0x24
 8005ad0:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	22e7      	movs	r2, #231	; 0xe7
 8005ad8:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	22e7      	movs	r2, #231	; 0xe7
 8005ae0:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2224      	movs	r2, #36	; 0x24
 8005ae8:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2224      	movs	r2, #36	; 0x24
 8005af0:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2268      	movs	r2, #104	; 0x68
 8005af8:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	227e      	movs	r2, #126	; 0x7e
 8005b00:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	227f      	movs	r2, #127	; 0x7f
 8005b08:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2249      	movs	r2, #73	; 0x49
 8005b10:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2243      	movs	r2, #67	; 0x43
 8005b18:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2266      	movs	r2, #102	; 0x66
 8005b20:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	222b      	movs	r2, #43	; 0x2b
 8005b30:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	222f      	movs	r2, #47	; 0x2f
 8005b38:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	22fc      	movs	r2, #252	; 0xfc
 8005b40:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	22fc      	movs	r2, #252	; 0xfc
 8005b48:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	222f      	movs	r2, #47	; 0x2f
 8005b50:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	222b      	movs	r2, #43	; 0x2b
 8005b58:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	22ff      	movs	r2, #255	; 0xff
 8005b60:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	22ff      	movs	r2, #255	; 0xff
 8005b68:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2209      	movs	r2, #9
 8005b70:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2209      	movs	r2, #9
 8005b78:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	222f      	movs	r2, #47	; 0x2f
 8005b80:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	22f6      	movs	r2, #246	; 0xf6
 8005b88:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	22f8      	movs	r2, #248	; 0xf8
 8005b90:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	22a0      	movs	r2, #160	; 0xa0
 8005b98:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2240      	movs	r2, #64	; 0x40
 8005ba0:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	22c0      	movs	r2, #192	; 0xc0
 8005ba8:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2288      	movs	r2, #136	; 0x88
 8005bb0:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	22fe      	movs	r2, #254	; 0xfe
 8005bb8:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	227f      	movs	r2, #127	; 0x7f
 8005bc0:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2209      	movs	r2, #9
 8005bc8:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2203      	movs	r2, #3
 8005bd0:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2274      	movs	r2, #116	; 0x74
 8005be8:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2254      	movs	r2, #84	; 0x54
 8005bf0:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2255      	movs	r2, #85	; 0x55
 8005bf8:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	227d      	movs	r2, #125	; 0x7d
 8005c00:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2279      	movs	r2, #121	; 0x79
 8005c08:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2240      	movs	r2, #64	; 0x40
 8005c10:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2244      	movs	r2, #68	; 0x44
 8005c18:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	227d      	movs	r2, #125	; 0x7d
 8005c20:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	227d      	movs	r2, #125	; 0x7d
 8005c28:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2241      	movs	r2, #65	; 0x41
 8005c30:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2230      	movs	r2, #48	; 0x30
 8005c38:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2278      	movs	r2, #120	; 0x78
 8005c40:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2248      	movs	r2, #72	; 0x48
 8005c48:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	224a      	movs	r2, #74	; 0x4a
 8005c50:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	227a      	movs	r2, #122	; 0x7a
 8005c58:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2232      	movs	r2, #50	; 0x32
 8005c60:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2238      	movs	r2, #56	; 0x38
 8005c68:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2278      	movs	r2, #120	; 0x78
 8005c70:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2240      	movs	r2, #64	; 0x40
 8005c78:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2242      	movs	r2, #66	; 0x42
 8005c80:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	227a      	movs	r2, #122	; 0x7a
 8005c88:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	227a      	movs	r2, #122	; 0x7a
 8005c90:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2240      	movs	r2, #64	; 0x40
 8005c98:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	227a      	movs	r2, #122	; 0x7a
 8005ca0:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	227a      	movs	r2, #122	; 0x7a
 8005ca8:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	220a      	movs	r2, #10
 8005cb0:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	220a      	movs	r2, #10
 8005cb8:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	227a      	movs	r2, #122	; 0x7a
 8005cc0:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2270      	movs	r2, #112	; 0x70
 8005cc8:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	227d      	movs	r2, #125	; 0x7d
 8005cd0:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	227d      	movs	r2, #125	; 0x7d
 8005cd8:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2219      	movs	r2, #25
 8005ce0:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2231      	movs	r2, #49	; 0x31
 8005ce8:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	227d      	movs	r2, #125	; 0x7d
 8005cf0:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	227d      	movs	r2, #125	; 0x7d
 8005cf8:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2226      	movs	r2, #38	; 0x26
 8005d00:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	222f      	movs	r2, #47	; 0x2f
 8005d08:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2229      	movs	r2, #41	; 0x29
 8005d10:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	222f      	movs	r2, #47	; 0x2f
 8005d18:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	222f      	movs	r2, #47	; 0x2f
 8005d20:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2228      	movs	r2, #40	; 0x28
 8005d28:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2226      	movs	r2, #38	; 0x26
 8005d30:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	222f      	movs	r2, #47	; 0x2f
 8005d38:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2229      	movs	r2, #41	; 0x29
 8005d40:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	222f      	movs	r2, #47	; 0x2f
 8005d48:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2226      	movs	r2, #38	; 0x26
 8005d50:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2230      	movs	r2, #48	; 0x30
 8005d58:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2278      	movs	r2, #120	; 0x78
 8005d60:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	224d      	movs	r2, #77	; 0x4d
 8005d68:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2245      	movs	r2, #69	; 0x45
 8005d70:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2260      	movs	r2, #96	; 0x60
 8005d78:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2220      	movs	r2, #32
 8005d80:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2238      	movs	r2, #56	; 0x38
 8005d88:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2238      	movs	r2, #56	; 0x38
 8005d90:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2208      	movs	r2, #8
 8005d98:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2208      	movs	r2, #8
 8005da0:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2208      	movs	r2, #8
 8005da8:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2208      	movs	r2, #8
 8005db0:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2208      	movs	r2, #8
 8005db8:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2208      	movs	r2, #8
 8005dc0:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2208      	movs	r2, #8
 8005dc8:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2208      	movs	r2, #8
 8005dd0:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2238      	movs	r2, #56	; 0x38
 8005dd8:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2238      	movs	r2, #56	; 0x38
 8005de0:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	224f      	movs	r2, #79	; 0x4f
 8005de8:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	226f      	movs	r2, #111	; 0x6f
 8005df0:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2230      	movs	r2, #48	; 0x30
 8005df8:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2218      	movs	r2, #24
 8005e00:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	22cc      	movs	r2, #204	; 0xcc
 8005e08:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	22ee      	movs	r2, #238	; 0xee
 8005e10:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	22bb      	movs	r2, #187	; 0xbb
 8005e18:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2291      	movs	r2, #145	; 0x91
 8005e20:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	224f      	movs	r2, #79	; 0x4f
 8005e28:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	226f      	movs	r2, #111	; 0x6f
 8005e30:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2230      	movs	r2, #48	; 0x30
 8005e38:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2218      	movs	r2, #24
 8005e40:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	226c      	movs	r2, #108	; 0x6c
 8005e48:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2276      	movs	r2, #118	; 0x76
 8005e50:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	22fb      	movs	r2, #251	; 0xfb
 8005e58:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	22f9      	movs	r2, #249	; 0xf9
 8005e60:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	227b      	movs	r2, #123	; 0x7b
 8005e68:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	227b      	movs	r2, #123	; 0x7b
 8005e70:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2208      	movs	r2, #8
 8005e78:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	221c      	movs	r2, #28
 8005e80:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2236      	movs	r2, #54	; 0x36
 8005e88:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2222      	movs	r2, #34	; 0x22
 8005e90:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2208      	movs	r2, #8
 8005e98:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	221c      	movs	r2, #28
 8005ea0:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2236      	movs	r2, #54	; 0x36
 8005ea8:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2222      	movs	r2, #34	; 0x22
 8005eb0:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2222      	movs	r2, #34	; 0x22
 8005eb8:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2236      	movs	r2, #54	; 0x36
 8005ec0:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	221c      	movs	r2, #28
 8005ec8:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2208      	movs	r2, #8
 8005ed0:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2222      	movs	r2, #34	; 0x22
 8005ed8:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2236      	movs	r2, #54	; 0x36
 8005ee0:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	221c      	movs	r2, #28
 8005ee8:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2208      	movs	r2, #8
 8005ef0:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	22aa      	movs	r2, #170	; 0xaa
 8005ef8:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2255      	movs	r2, #85	; 0x55
 8005f00:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	22aa      	movs	r2, #170	; 0xaa
 8005f08:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2255      	movs	r2, #85	; 0x55
 8005f10:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	22aa      	movs	r2, #170	; 0xaa
 8005f18:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2255      	movs	r2, #85	; 0x55
 8005f20:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	22aa      	movs	r2, #170	; 0xaa
 8005f28:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2255      	movs	r2, #85	; 0x55
 8005f30:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	22aa      	movs	r2, #170	; 0xaa
 8005f38:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2255      	movs	r2, #85	; 0x55
 8005f40:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	22aa      	movs	r2, #170	; 0xaa
 8005f48:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2255      	movs	r2, #85	; 0x55
 8005f50:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	22dd      	movs	r2, #221	; 0xdd
 8005f58:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	22ff      	movs	r2, #255	; 0xff
 8005f60:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	22aa      	movs	r2, #170	; 0xaa
 8005f68:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2277      	movs	r2, #119	; 0x77
 8005f70:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	22dd      	movs	r2, #221	; 0xdd
 8005f78:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	22aa      	movs	r2, #170	; 0xaa
 8005f80:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	22ff      	movs	r2, #255	; 0xff
 8005f88:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2277      	movs	r2, #119	; 0x77
 8005f90:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	22ff      	movs	r2, #255	; 0xff
 8005f98:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	22ff      	movs	r2, #255	; 0xff
 8005fa0:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2210      	movs	r2, #16
 8005fa8:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2210      	movs	r2, #16
 8005fb0:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2210      	movs	r2, #16
 8005fb8:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	22ff      	movs	r2, #255	; 0xff
 8005fc0:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	22ff      	movs	r2, #255	; 0xff
 8005fc8:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2214      	movs	r2, #20
 8005fd0:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2214      	movs	r2, #20
 8005fd8:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2214      	movs	r2, #20
 8005fe0:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	22ff      	movs	r2, #255	; 0xff
 8005fe8:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	22ff      	movs	r2, #255	; 0xff
 8005ff0:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2210      	movs	r2, #16
 8005ff8:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2210      	movs	r2, #16
 8006000:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	22ff      	movs	r2, #255	; 0xff
 8006008:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	22ff      	movs	r2, #255	; 0xff
 8006010:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	22ff      	movs	r2, #255	; 0xff
 8006018:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	22ff      	movs	r2, #255	; 0xff
 8006020:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2210      	movs	r2, #16
 8006028:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2210      	movs	r2, #16
 8006030:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	22f0      	movs	r2, #240	; 0xf0
 8006038:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	22f0      	movs	r2, #240	; 0xf0
 8006040:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2210      	movs	r2, #16
 8006048:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	22f0      	movs	r2, #240	; 0xf0
 8006050:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	22f0      	movs	r2, #240	; 0xf0
 8006058:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2214      	movs	r2, #20
 8006060:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2214      	movs	r2, #20
 8006068:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2214      	movs	r2, #20
 8006070:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	22fc      	movs	r2, #252	; 0xfc
 8006078:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	22fc      	movs	r2, #252	; 0xfc
 8006080:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2214      	movs	r2, #20
 8006088:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2214      	movs	r2, #20
 8006090:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	22f7      	movs	r2, #247	; 0xf7
 8006098:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	22f7      	movs	r2, #247	; 0xf7
 80060a0:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	22ff      	movs	r2, #255	; 0xff
 80060a8:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	22ff      	movs	r2, #255	; 0xff
 80060b0:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	22ff      	movs	r2, #255	; 0xff
 80060b8:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	22ff      	movs	r2, #255	; 0xff
 80060c0:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	22ff      	movs	r2, #255	; 0xff
 80060c8:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	22ff      	movs	r2, #255	; 0xff
 80060d0:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2214      	movs	r2, #20
 80060d8:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2214      	movs	r2, #20
 80060e0:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	22f4      	movs	r2, #244	; 0xf4
 80060e8:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	22f4      	movs	r2, #244	; 0xf4
 80060f0:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2204      	movs	r2, #4
 80060f8:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	22fc      	movs	r2, #252	; 0xfc
 8006100:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	22fc      	movs	r2, #252	; 0xfc
 8006108:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2214      	movs	r2, #20
 8006110:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2214      	movs	r2, #20
 8006118:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2217      	movs	r2, #23
 8006120:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2217      	movs	r2, #23
 8006128:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2210      	movs	r2, #16
 8006130:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	221f      	movs	r2, #31
 8006138:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	221f      	movs	r2, #31
 8006140:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2210      	movs	r2, #16
 8006148:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2210      	movs	r2, #16
 8006150:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	221f      	movs	r2, #31
 8006158:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	221f      	movs	r2, #31
 8006160:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2210      	movs	r2, #16
 8006168:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	221f      	movs	r2, #31
 8006170:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	221f      	movs	r2, #31
 8006178:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2214      	movs	r2, #20
 8006180:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2214      	movs	r2, #20
 8006188:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2214      	movs	r2, #20
 8006190:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	221f      	movs	r2, #31
 8006198:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	221f      	movs	r2, #31
 80061a0:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2210      	movs	r2, #16
 80061a8:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2210      	movs	r2, #16
 80061b0:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2210      	movs	r2, #16
 80061b8:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	22f0      	movs	r2, #240	; 0xf0
 80061c0:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	22f0      	movs	r2, #240	; 0xf0
 80061c8:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	221f      	movs	r2, #31
 80061d0:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	221f      	movs	r2, #31
 80061d8:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2210      	movs	r2, #16
 80061e0:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2210      	movs	r2, #16
 80061e8:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2210      	movs	r2, #16
 80061f0:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2210      	movs	r2, #16
 80061f8:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2210      	movs	r2, #16
 8006200:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2210      	movs	r2, #16
 8006208:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	221f      	movs	r2, #31
 8006210:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	221f      	movs	r2, #31
 8006218:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2210      	movs	r2, #16
 8006220:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2210      	movs	r2, #16
 8006228:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2210      	movs	r2, #16
 8006230:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2210      	movs	r2, #16
 8006238:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2210      	movs	r2, #16
 8006240:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2210      	movs	r2, #16
 8006248:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	22f0      	movs	r2, #240	; 0xf0
 8006250:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	22f0      	movs	r2, #240	; 0xf0
 8006258:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2210      	movs	r2, #16
 8006260:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2210      	movs	r2, #16
 8006268:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2210      	movs	r2, #16
 8006270:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	22ff      	movs	r2, #255	; 0xff
 8006278:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	22ff      	movs	r2, #255	; 0xff
 8006280:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2210      	movs	r2, #16
 8006288:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2210      	movs	r2, #16
 8006290:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2210      	movs	r2, #16
 8006298:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2210      	movs	r2, #16
 80062a0:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2210      	movs	r2, #16
 80062a8:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2210      	movs	r2, #16
 80062b0:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2210      	movs	r2, #16
 80062b8:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2210      	movs	r2, #16
 80062c0:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2210      	movs	r2, #16
 80062c8:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2210      	movs	r2, #16
 80062d0:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2210      	movs	r2, #16
 80062d8:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2210      	movs	r2, #16
 80062e0:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2210      	movs	r2, #16
 80062e8:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2210      	movs	r2, #16
 80062f0:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	22ff      	movs	r2, #255	; 0xff
 80062f8:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	22ff      	movs	r2, #255	; 0xff
 8006300:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2210      	movs	r2, #16
 8006308:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2210      	movs	r2, #16
 8006310:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2210      	movs	r2, #16
 8006318:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	22ff      	movs	r2, #255	; 0xff
 8006320:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	22ff      	movs	r2, #255	; 0xff
 8006328:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2214      	movs	r2, #20
 8006330:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2214      	movs	r2, #20
 8006338:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2214      	movs	r2, #20
 8006340:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	22ff      	movs	r2, #255	; 0xff
 8006348:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	22ff      	movs	r2, #255	; 0xff
 8006350:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	22ff      	movs	r2, #255	; 0xff
 8006358:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	22ff      	movs	r2, #255	; 0xff
 8006360:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2210      	movs	r2, #16
 8006368:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	221f      	movs	r2, #31
 8006370:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	221f      	movs	r2, #31
 8006378:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2210      	movs	r2, #16
 8006380:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2217      	movs	r2, #23
 8006388:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2217      	movs	r2, #23
 8006390:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2214      	movs	r2, #20
 8006398:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	22fc      	movs	r2, #252	; 0xfc
 80063a0:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	22fc      	movs	r2, #252	; 0xfc
 80063a8:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2204      	movs	r2, #4
 80063b0:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	22f4      	movs	r2, #244	; 0xf4
 80063b8:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	22f4      	movs	r2, #244	; 0xf4
 80063c0:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2214      	movs	r2, #20
 80063c8:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2214      	movs	r2, #20
 80063d0:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2214      	movs	r2, #20
 80063d8:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2217      	movs	r2, #23
 80063e0:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2217      	movs	r2, #23
 80063e8:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2210      	movs	r2, #16
 80063f0:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2217      	movs	r2, #23
 80063f8:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2217      	movs	r2, #23
 8006400:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2214      	movs	r2, #20
 8006408:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2214      	movs	r2, #20
 8006410:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2214      	movs	r2, #20
 8006418:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	22f4      	movs	r2, #244	; 0xf4
 8006420:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	22f4      	movs	r2, #244	; 0xf4
 8006428:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2204      	movs	r2, #4
 8006430:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	22f4      	movs	r2, #244	; 0xf4
 8006438:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	22f4      	movs	r2, #244	; 0xf4
 8006440:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2214      	movs	r2, #20
 8006448:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	22ff      	movs	r2, #255	; 0xff
 8006450:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	22ff      	movs	r2, #255	; 0xff
 8006458:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	22f7      	movs	r2, #247	; 0xf7
 8006460:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	22f7      	movs	r2, #247	; 0xf7
 8006468:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2214      	movs	r2, #20
 8006470:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2214      	movs	r2, #20
 8006478:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2214      	movs	r2, #20
 8006480:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2214      	movs	r2, #20
 8006488:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2214      	movs	r2, #20
 8006490:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2214      	movs	r2, #20
 8006498:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2214      	movs	r2, #20
 80064a0:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2214      	movs	r2, #20
 80064a8:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2214      	movs	r2, #20
 80064b0:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2214      	movs	r2, #20
 80064b8:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2214      	movs	r2, #20
 80064c0:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	22f7      	movs	r2, #247	; 0xf7
 80064c8:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	22f7      	movs	r2, #247	; 0xf7
 80064d0:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	22f7      	movs	r2, #247	; 0xf7
 80064d8:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	22f7      	movs	r2, #247	; 0xf7
 80064e0:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2214      	movs	r2, #20
 80064e8:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2214      	movs	r2, #20
 80064f0:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2214      	movs	r2, #20
 80064f8:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2214      	movs	r2, #20
 8006500:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2217      	movs	r2, #23
 8006508:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2217      	movs	r2, #23
 8006510:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2214      	movs	r2, #20
 8006518:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2214      	movs	r2, #20
 8006520:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2214      	movs	r2, #20
 8006528:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2210      	movs	r2, #16
 8006530:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2210      	movs	r2, #16
 8006538:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	221f      	movs	r2, #31
 8006540:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	221f      	movs	r2, #31
 8006548:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2210      	movs	r2, #16
 8006550:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	221f      	movs	r2, #31
 8006558:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	221f      	movs	r2, #31
 8006560:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2210      	movs	r2, #16
 8006568:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2214      	movs	r2, #20
 8006570:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2214      	movs	r2, #20
 8006578:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2214      	movs	r2, #20
 8006580:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	22f4      	movs	r2, #244	; 0xf4
 8006588:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	22f4      	movs	r2, #244	; 0xf4
 8006590:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2214      	movs	r2, #20
 8006598:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2214      	movs	r2, #20
 80065a0:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2214      	movs	r2, #20
 80065a8:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2210      	movs	r2, #16
 80065b0:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2210      	movs	r2, #16
 80065b8:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	22f0      	movs	r2, #240	; 0xf0
 80065c0:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	22f0      	movs	r2, #240	; 0xf0
 80065c8:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2210      	movs	r2, #16
 80065d0:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	22f0      	movs	r2, #240	; 0xf0
 80065d8:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	22f0      	movs	r2, #240	; 0xf0
 80065e0:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2210      	movs	r2, #16
 80065e8:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	221f      	movs	r2, #31
 80065f0:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	221f      	movs	r2, #31
 80065f8:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2210      	movs	r2, #16
 8006600:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	221f      	movs	r2, #31
 8006608:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	221f      	movs	r2, #31
 8006610:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2210      	movs	r2, #16
 8006618:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	221f      	movs	r2, #31
 8006620:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	221f      	movs	r2, #31
 8006628:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2214      	movs	r2, #20
 8006630:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2214      	movs	r2, #20
 8006638:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2214      	movs	r2, #20
 8006640:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	22fc      	movs	r2, #252	; 0xfc
 8006648:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	22fc      	movs	r2, #252	; 0xfc
 8006650:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2214      	movs	r2, #20
 8006658:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2214      	movs	r2, #20
 8006660:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2214      	movs	r2, #20
 8006668:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	22f0      	movs	r2, #240	; 0xf0
 8006670:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	22f0      	movs	r2, #240	; 0xf0
 8006678:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2210      	movs	r2, #16
 8006680:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	22f0      	movs	r2, #240	; 0xf0
 8006688:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	22f0      	movs	r2, #240	; 0xf0
 8006690:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2210      	movs	r2, #16
 8006698:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2210      	movs	r2, #16
 80066a0:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2210      	movs	r2, #16
 80066a8:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	22ff      	movs	r2, #255	; 0xff
 80066b0:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	22ff      	movs	r2, #255	; 0xff
 80066b8:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2210      	movs	r2, #16
 80066c0:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	22ff      	movs	r2, #255	; 0xff
 80066c8:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	22ff      	movs	r2, #255	; 0xff
 80066d0:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2210      	movs	r2, #16
 80066d8:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2214      	movs	r2, #20
 80066e0:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2214      	movs	r2, #20
 80066e8:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2214      	movs	r2, #20
 80066f0:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	22ff      	movs	r2, #255	; 0xff
 80066f8:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	22ff      	movs	r2, #255	; 0xff
 8006700:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2214      	movs	r2, #20
 8006708:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2214      	movs	r2, #20
 8006710:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2214      	movs	r2, #20
 8006718:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2210      	movs	r2, #16
 8006720:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2210      	movs	r2, #16
 8006728:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2210      	movs	r2, #16
 8006730:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	221f      	movs	r2, #31
 8006738:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	221f      	movs	r2, #31
 8006740:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	22f0      	movs	r2, #240	; 0xf0
 8006748:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	22f0      	movs	r2, #240	; 0xf0
 8006750:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2210      	movs	r2, #16
 8006758:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2210      	movs	r2, #16
 8006760:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2210      	movs	r2, #16
 8006768:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	22ff      	movs	r2, #255	; 0xff
 8006770:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	22ff      	movs	r2, #255	; 0xff
 8006778:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	22ff      	movs	r2, #255	; 0xff
 8006780:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	22ff      	movs	r2, #255	; 0xff
 8006788:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	22ff      	movs	r2, #255	; 0xff
 8006790:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	22ff      	movs	r2, #255	; 0xff
 8006798:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	22ff      	movs	r2, #255	; 0xff
 80067a0:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	22ff      	movs	r2, #255	; 0xff
 80067a8:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	22f0      	movs	r2, #240	; 0xf0
 80067b0:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	22f0      	movs	r2, #240	; 0xf0
 80067b8:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	22f0      	movs	r2, #240	; 0xf0
 80067c0:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	22f0      	movs	r2, #240	; 0xf0
 80067c8:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	22f0      	movs	r2, #240	; 0xf0
 80067d0:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	22f0      	movs	r2, #240	; 0xf0
 80067d8:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	22f0      	movs	r2, #240	; 0xf0
 80067e0:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	22f0      	movs	r2, #240	; 0xf0
 80067e8:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	22ff      	movs	r2, #255	; 0xff
 80067f0:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	22ff      	movs	r2, #255	; 0xff
 80067f8:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	22ff      	movs	r2, #255	; 0xff
 8006800:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	22ff      	movs	r2, #255	; 0xff
 8006808:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	22ff      	movs	r2, #255	; 0xff
 8006810:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	22ff      	movs	r2, #255	; 0xff
 8006818:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	22ff      	movs	r2, #255	; 0xff
 8006820:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	22ff      	movs	r2, #255	; 0xff
 8006828:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	220f      	movs	r2, #15
 8006830:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	220f      	movs	r2, #15
 8006838:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	220f      	movs	r2, #15
 8006840:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	220f      	movs	r2, #15
 8006848:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	220f      	movs	r2, #15
 8006850:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	220f      	movs	r2, #15
 8006858:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	220f      	movs	r2, #15
 8006860:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	220f      	movs	r2, #15
 8006868:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2238      	movs	r2, #56	; 0x38
 8006870:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	227c      	movs	r2, #124	; 0x7c
 8006878:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2244      	movs	r2, #68	; 0x44
 8006880:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	226c      	movs	r2, #108	; 0x6c
 8006888:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2238      	movs	r2, #56	; 0x38
 8006890:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	226c      	movs	r2, #108	; 0x6c
 8006898:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2244      	movs	r2, #68	; 0x44
 80068a0:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	22fc      	movs	r2, #252	; 0xfc
 80068a8:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	22fe      	movs	r2, #254	; 0xfe
 80068b0:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	222a      	movs	r2, #42	; 0x2a
 80068b8:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	222a      	movs	r2, #42	; 0x2a
 80068c0:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	223e      	movs	r2, #62	; 0x3e
 80068c8:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2214      	movs	r2, #20
 80068d0:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	227e      	movs	r2, #126	; 0x7e
 80068d8:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	227e      	movs	r2, #126	; 0x7e
 80068e0:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2202      	movs	r2, #2
 80068e8:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2202      	movs	r2, #2
 80068f0:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2206      	movs	r2, #6
 80068f8:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2206      	movs	r2, #6
 8006900:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2202      	movs	r2, #2
 8006908:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	227e      	movs	r2, #126	; 0x7e
 8006910:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	227e      	movs	r2, #126	; 0x7e
 8006918:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	227e      	movs	r2, #126	; 0x7e
 8006928:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	227e      	movs	r2, #126	; 0x7e
 8006930:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2263      	movs	r2, #99	; 0x63
 8006940:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2277      	movs	r2, #119	; 0x77
 8006948:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	225d      	movs	r2, #93	; 0x5d
 8006950:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2249      	movs	r2, #73	; 0x49
 8006958:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2263      	movs	r2, #99	; 0x63
 8006960:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2263      	movs	r2, #99	; 0x63
 8006968:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2238      	movs	r2, #56	; 0x38
 8006970:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	227c      	movs	r2, #124	; 0x7c
 8006978:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2244      	movs	r2, #68	; 0x44
 8006980:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	227c      	movs	r2, #124	; 0x7c
 8006988:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	223c      	movs	r2, #60	; 0x3c
 8006990:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2204      	movs	r2, #4
 8006998:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2204      	movs	r2, #4
 80069a0:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2280      	movs	r2, #128	; 0x80
 80069a8:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	22fe      	movs	r2, #254	; 0xfe
 80069b0:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	227e      	movs	r2, #126	; 0x7e
 80069b8:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2220      	movs	r2, #32
 80069c0:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	223e      	movs	r2, #62	; 0x3e
 80069d0:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	221e      	movs	r2, #30
 80069d8:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2204      	movs	r2, #4
 80069e0:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2206      	movs	r2, #6
 80069e8:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2202      	movs	r2, #2
 80069f0:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	227e      	movs	r2, #126	; 0x7e
 80069f8:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	227c      	movs	r2, #124	; 0x7c
 8006a00:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2206      	movs	r2, #6
 8006a08:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2299      	movs	r2, #153	; 0x99
 8006a18:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	22bd      	movs	r2, #189	; 0xbd
 8006a20:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	22e7      	movs	r2, #231	; 0xe7
 8006a28:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	22e7      	movs	r2, #231	; 0xe7
 8006a30:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	22bd      	movs	r2, #189	; 0xbd
 8006a38:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2299      	movs	r2, #153	; 0x99
 8006a40:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	221c      	movs	r2, #28
 8006a48:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	223e      	movs	r2, #62	; 0x3e
 8006a50:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	226b      	movs	r2, #107	; 0x6b
 8006a58:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2249      	movs	r2, #73	; 0x49
 8006a60:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	226b      	movs	r2, #107	; 0x6b
 8006a68:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	223e      	movs	r2, #62	; 0x3e
 8006a70:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	221c      	movs	r2, #28
 8006a78:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	224c      	movs	r2, #76	; 0x4c
 8006a80:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	227e      	movs	r2, #126	; 0x7e
 8006a88:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2273      	movs	r2, #115	; 0x73
 8006a90:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2273      	movs	r2, #115	; 0x73
 8006aa0:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	227e      	movs	r2, #126	; 0x7e
 8006aa8:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	224c      	movs	r2, #76	; 0x4c
 8006ab0:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2230      	movs	r2, #48	; 0x30
 8006ab8:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2278      	movs	r2, #120	; 0x78
 8006ac0:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	224a      	movs	r2, #74	; 0x4a
 8006ac8:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	224f      	movs	r2, #79	; 0x4f
 8006ad0:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	227d      	movs	r2, #125	; 0x7d
 8006ad8:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2239      	movs	r2, #57	; 0x39
 8006ae0:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2218      	movs	r2, #24
 8006ae8:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	223c      	movs	r2, #60	; 0x3c
 8006af0:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2224      	movs	r2, #36	; 0x24
 8006af8:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	223c      	movs	r2, #60	; 0x3c
 8006b00:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	223c      	movs	r2, #60	; 0x3c
 8006b08:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2224      	movs	r2, #36	; 0x24
 8006b10:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	223c      	movs	r2, #60	; 0x3c
 8006b18:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2218      	movs	r2, #24
 8006b20:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2298      	movs	r2, #152	; 0x98
 8006b28:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	22fc      	movs	r2, #252	; 0xfc
 8006b30:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2264      	movs	r2, #100	; 0x64
 8006b38:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	223c      	movs	r2, #60	; 0x3c
 8006b40:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	223e      	movs	r2, #62	; 0x3e
 8006b48:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2227      	movs	r2, #39	; 0x27
 8006b50:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	223d      	movs	r2, #61	; 0x3d
 8006b58:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2218      	movs	r2, #24
 8006b60:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	221c      	movs	r2, #28
 8006b68:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	223e      	movs	r2, #62	; 0x3e
 8006b70:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	226b      	movs	r2, #107	; 0x6b
 8006b78:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2249      	movs	r2, #73	; 0x49
 8006b80:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2249      	movs	r2, #73	; 0x49
 8006b88:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	227e      	movs	r2, #126	; 0x7e
 8006b90:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	227f      	movs	r2, #127	; 0x7f
 8006b98:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	227f      	movs	r2, #127	; 0x7f
 8006bb0:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	227e      	movs	r2, #126	; 0x7e
 8006bb8:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	222a      	movs	r2, #42	; 0x2a
 8006bc0:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	222a      	movs	r2, #42	; 0x2a
 8006bc8:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	222a      	movs	r2, #42	; 0x2a
 8006bd0:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	222a      	movs	r2, #42	; 0x2a
 8006bd8:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	222a      	movs	r2, #42	; 0x2a
 8006be0:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	222a      	movs	r2, #42	; 0x2a
 8006be8:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2244      	movs	r2, #68	; 0x44
 8006bf0:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2244      	movs	r2, #68	; 0x44
 8006bf8:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	225f      	movs	r2, #95	; 0x5f
 8006c00:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	225f      	movs	r2, #95	; 0x5f
 8006c08:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2244      	movs	r2, #68	; 0x44
 8006c10:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2244      	movs	r2, #68	; 0x44
 8006c18:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2240      	movs	r2, #64	; 0x40
 8006c20:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2251      	movs	r2, #81	; 0x51
 8006c28:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	225b      	movs	r2, #91	; 0x5b
 8006c30:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	224e      	movs	r2, #78	; 0x4e
 8006c38:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2244      	movs	r2, #68	; 0x44
 8006c40:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2240      	movs	r2, #64	; 0x40
 8006c48:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2240      	movs	r2, #64	; 0x40
 8006c50:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2244      	movs	r2, #68	; 0x44
 8006c58:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	224e      	movs	r2, #78	; 0x4e
 8006c60:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	225b      	movs	r2, #91	; 0x5b
 8006c68:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2251      	movs	r2, #81	; 0x51
 8006c70:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2240      	movs	r2, #64	; 0x40
 8006c78:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	22fe      	movs	r2, #254	; 0xfe
 8006c80:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	22ff      	movs	r2, #255	; 0xff
 8006c88:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2207      	movs	r2, #7
 8006c98:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2206      	movs	r2, #6
 8006ca0:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2260      	movs	r2, #96	; 0x60
 8006ca8:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	22e0      	movs	r2, #224	; 0xe0
 8006cb0:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2280      	movs	r2, #128	; 0x80
 8006cb8:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	22ff      	movs	r2, #255	; 0xff
 8006cc0:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	227f      	movs	r2, #127	; 0x7f
 8006cc8:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2208      	movs	r2, #8
 8006cd0:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2208      	movs	r2, #8
 8006cd8:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	226b      	movs	r2, #107	; 0x6b
 8006ce0:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	226b      	movs	r2, #107	; 0x6b
 8006ce8:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2208      	movs	r2, #8
 8006cf0:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2208      	movs	r2, #8
 8006cf8:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2224      	movs	r2, #36	; 0x24
 8006d00:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2236      	movs	r2, #54	; 0x36
 8006d08:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2212      	movs	r2, #18
 8006d10:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2236      	movs	r2, #54	; 0x36
 8006d18:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2224      	movs	r2, #36	; 0x24
 8006d20:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2236      	movs	r2, #54	; 0x36
 8006d28:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2212      	movs	r2, #18
 8006d30:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2206      	movs	r2, #6
 8006d38:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	220f      	movs	r2, #15
 8006d40:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2209      	movs	r2, #9
 8006d48:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	220f      	movs	r2, #15
 8006d50:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2206      	movs	r2, #6
 8006d58:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2218      	movs	r2, #24
 8006d60:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2218      	movs	r2, #24
 8006d68:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2210      	movs	r2, #16
 8006d70:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2210      	movs	r2, #16
 8006d78:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2210      	movs	r2, #16
 8006d80:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2230      	movs	r2, #48	; 0x30
 8006d88:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2270      	movs	r2, #112	; 0x70
 8006d90:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	22c0      	movs	r2, #192	; 0xc0
 8006d98:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	22ff      	movs	r2, #255	; 0xff
 8006da0:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	22ff      	movs	r2, #255	; 0xff
 8006da8:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	221f      	movs	r2, #31
 8006dc0:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	221f      	movs	r2, #31
 8006dc8:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	221f      	movs	r2, #31
 8006dd8:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	221e      	movs	r2, #30
 8006de0:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2219      	movs	r2, #25
 8006de8:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	221d      	movs	r2, #29
 8006df0:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2217      	movs	r2, #23
 8006df8:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2212      	movs	r2, #18
 8006e00:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	223c      	movs	r2, #60	; 0x3c
 8006e08:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	223c      	movs	r2, #60	; 0x3c
 8006e10:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	223c      	movs	r2, #60	; 0x3c
 8006e18:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	223c      	movs	r2, #60	; 0x3c
 8006e20:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f603 0326 	addw	r3, r3, #2086	; 0x826
 8006e2a:	f240 12db 	movw	r2, #475	; 0x1db
 8006e2e:	2100      	movs	r1, #0
 8006e30:	4618      	mov	r0, r3
 8006e32:	f008 fde5 	bl	800fa00 <memset>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	225f      	movs	r2, #95	; 0x5f
 8006e3a:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2207      	movs	r2, #7
 8006e42:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2207      	movs	r2, #7
 8006e4a:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2214      	movs	r2, #20
 8006e52:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	227f      	movs	r2, #127	; 0x7f
 8006e5a:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2214      	movs	r2, #20
 8006e62:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	227f      	movs	r2, #127	; 0x7f
 8006e6a:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2214      	movs	r2, #20
 8006e72:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2224      	movs	r2, #36	; 0x24
 8006e7a:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	222a      	movs	r2, #42	; 0x2a
 8006e82:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	227f      	movs	r2, #127	; 0x7f
 8006e8a:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	222a      	movs	r2, #42	; 0x2a
 8006e92:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2212      	movs	r2, #18
 8006e9a:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2223      	movs	r2, #35	; 0x23
 8006ea2:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2213      	movs	r2, #19
 8006eaa:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2208      	movs	r2, #8
 8006eb2:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2264      	movs	r2, #100	; 0x64
 8006eba:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2262      	movs	r2, #98	; 0x62
 8006ec2:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2236      	movs	r2, #54	; 0x36
 8006eca:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2249      	movs	r2, #73	; 0x49
 8006ed2:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2255      	movs	r2, #85	; 0x55
 8006eda:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2222      	movs	r2, #34	; 0x22
 8006ee2:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2250      	movs	r2, #80	; 0x50
 8006eea:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2205      	movs	r2, #5
 8006ef2:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2203      	movs	r2, #3
 8006efa:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	221c      	movs	r2, #28
 8006f02:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2222      	movs	r2, #34	; 0x22
 8006f0a:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2241      	movs	r2, #65	; 0x41
 8006f12:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2241      	movs	r2, #65	; 0x41
 8006f1a:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2222      	movs	r2, #34	; 0x22
 8006f22:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	221c      	movs	r2, #28
 8006f2a:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2208      	movs	r2, #8
 8006f32:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	222a      	movs	r2, #42	; 0x2a
 8006f3a:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	221c      	movs	r2, #28
 8006f42:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	222a      	movs	r2, #42	; 0x2a
 8006f4a:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2208      	movs	r2, #8
 8006f52:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2208      	movs	r2, #8
 8006f5a:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2208      	movs	r2, #8
 8006f62:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	223e      	movs	r2, #62	; 0x3e
 8006f6a:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2208      	movs	r2, #8
 8006f72:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2208      	movs	r2, #8
 8006f7a:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2250      	movs	r2, #80	; 0x50
 8006f82:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2230      	movs	r2, #48	; 0x30
 8006f8a:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2208      	movs	r2, #8
 8006f92:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2208      	movs	r2, #8
 8006f9a:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2208      	movs	r2, #8
 8006faa:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2208      	movs	r2, #8
 8006fb2:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2230      	movs	r2, #48	; 0x30
 8006fba:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2230      	movs	r2, #48	; 0x30
 8006fc2:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2210      	movs	r2, #16
 8006fd2:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2208      	movs	r2, #8
 8006fda:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2204      	movs	r2, #4
 8006fe2:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2202      	movs	r2, #2
 8006fea:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	223e      	movs	r2, #62	; 0x3e
 8006ff2:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2251      	movs	r2, #81	; 0x51
 8006ffa:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2249      	movs	r2, #73	; 0x49
 8007002:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2245      	movs	r2, #69	; 0x45
 800700a:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	223e      	movs	r2, #62	; 0x3e
 8007012:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2242      	movs	r2, #66	; 0x42
 800701a:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	227f      	movs	r2, #127	; 0x7f
 8007022:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2240      	movs	r2, #64	; 0x40
 800702a:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2242      	movs	r2, #66	; 0x42
 8007032:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2261      	movs	r2, #97	; 0x61
 800703a:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2251      	movs	r2, #81	; 0x51
 8007042:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2249      	movs	r2, #73	; 0x49
 800704a:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2246      	movs	r2, #70	; 0x46
 8007052:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2221      	movs	r2, #33	; 0x21
 800705a:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2241      	movs	r2, #65	; 0x41
 8007062:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2245      	movs	r2, #69	; 0x45
 800706a:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	224b      	movs	r2, #75	; 0x4b
 8007072:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2231      	movs	r2, #49	; 0x31
 800707a:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2218      	movs	r2, #24
 8007082:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2214      	movs	r2, #20
 800708a:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2212      	movs	r2, #18
 8007092:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	227f      	movs	r2, #127	; 0x7f
 800709a:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2210      	movs	r2, #16
 80070a2:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2227      	movs	r2, #39	; 0x27
 80070aa:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2245      	movs	r2, #69	; 0x45
 80070b2:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2245      	movs	r2, #69	; 0x45
 80070ba:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2245      	movs	r2, #69	; 0x45
 80070c2:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2239      	movs	r2, #57	; 0x39
 80070ca:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	223c      	movs	r2, #60	; 0x3c
 80070d2:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	224a      	movs	r2, #74	; 0x4a
 80070da:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2249      	movs	r2, #73	; 0x49
 80070e2:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2249      	movs	r2, #73	; 0x49
 80070ea:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2230      	movs	r2, #48	; 0x30
 80070f2:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2271      	movs	r2, #113	; 0x71
 8007102:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2209      	movs	r2, #9
 800710a:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2205      	movs	r2, #5
 8007112:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2203      	movs	r2, #3
 800711a:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2236      	movs	r2, #54	; 0x36
 8007122:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2249      	movs	r2, #73	; 0x49
 800712a:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2249      	movs	r2, #73	; 0x49
 8007132:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2249      	movs	r2, #73	; 0x49
 800713a:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2236      	movs	r2, #54	; 0x36
 8007142:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2206      	movs	r2, #6
 800714a:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2249      	movs	r2, #73	; 0x49
 8007152:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2249      	movs	r2, #73	; 0x49
 800715a:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2229      	movs	r2, #41	; 0x29
 8007162:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	221e      	movs	r2, #30
 800716a:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2236      	movs	r2, #54	; 0x36
 8007172:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2236      	movs	r2, #54	; 0x36
 800717a:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2256      	movs	r2, #86	; 0x56
 8007182:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2236      	movs	r2, #54	; 0x36
 800718a:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2208      	movs	r2, #8
 8007192:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2214      	movs	r2, #20
 800719a:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2222      	movs	r2, #34	; 0x22
 80071a2:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2241      	movs	r2, #65	; 0x41
 80071aa:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2214      	movs	r2, #20
 80071b2:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2214      	movs	r2, #20
 80071ba:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2214      	movs	r2, #20
 80071c2:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2214      	movs	r2, #20
 80071ca:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2214      	movs	r2, #20
 80071d2:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2241      	movs	r2, #65	; 0x41
 80071da:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2222      	movs	r2, #34	; 0x22
 80071e2:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2214      	movs	r2, #20
 80071ea:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2208      	movs	r2, #8
 80071f2:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2202      	movs	r2, #2
 80071fa:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2251      	movs	r2, #81	; 0x51
 800720a:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2209      	movs	r2, #9
 8007212:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2206      	movs	r2, #6
 800721a:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2232      	movs	r2, #50	; 0x32
 8007222:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2249      	movs	r2, #73	; 0x49
 800722a:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2279      	movs	r2, #121	; 0x79
 8007232:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2241      	movs	r2, #65	; 0x41
 800723a:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	223e      	movs	r2, #62	; 0x3e
 8007242:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	227e      	movs	r2, #126	; 0x7e
 800724a:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2211      	movs	r2, #17
 8007252:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2211      	movs	r2, #17
 800725a:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2211      	movs	r2, #17
 8007262:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	227e      	movs	r2, #126	; 0x7e
 800726a:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	227f      	movs	r2, #127	; 0x7f
 8007272:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2249      	movs	r2, #73	; 0x49
 800727a:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2249      	movs	r2, #73	; 0x49
 8007282:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2249      	movs	r2, #73	; 0x49
 800728a:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2236      	movs	r2, #54	; 0x36
 8007292:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	223e      	movs	r2, #62	; 0x3e
 800729a:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2241      	movs	r2, #65	; 0x41
 80072a2:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2241      	movs	r2, #65	; 0x41
 80072aa:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2241      	movs	r2, #65	; 0x41
 80072b2:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2222      	movs	r2, #34	; 0x22
 80072ba:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	227f      	movs	r2, #127	; 0x7f
 80072c2:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2241      	movs	r2, #65	; 0x41
 80072ca:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2241      	movs	r2, #65	; 0x41
 80072d2:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2222      	movs	r2, #34	; 0x22
 80072da:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	221c      	movs	r2, #28
 80072e2:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	227f      	movs	r2, #127	; 0x7f
 80072ea:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2249      	movs	r2, #73	; 0x49
 80072f2:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2249      	movs	r2, #73	; 0x49
 80072fa:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2249      	movs	r2, #73	; 0x49
 8007302:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2241      	movs	r2, #65	; 0x41
 800730a:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	227f      	movs	r2, #127	; 0x7f
 8007312:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2209      	movs	r2, #9
 800731a:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2209      	movs	r2, #9
 8007322:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2201      	movs	r2, #1
 800732a:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	223e      	movs	r2, #62	; 0x3e
 800733a:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2241      	movs	r2, #65	; 0x41
 8007342:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2241      	movs	r2, #65	; 0x41
 800734a:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2251      	movs	r2, #81	; 0x51
 8007352:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2232      	movs	r2, #50	; 0x32
 800735a:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	227f      	movs	r2, #127	; 0x7f
 8007362:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2208      	movs	r2, #8
 800736a:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2208      	movs	r2, #8
 8007372:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2208      	movs	r2, #8
 800737a:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	227f      	movs	r2, #127	; 0x7f
 8007382:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2241      	movs	r2, #65	; 0x41
 800738a:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	227f      	movs	r2, #127	; 0x7f
 8007392:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2241      	movs	r2, #65	; 0x41
 800739a:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2240      	movs	r2, #64	; 0x40
 80073aa:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2241      	movs	r2, #65	; 0x41
 80073b2:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	223f      	movs	r2, #63	; 0x3f
 80073ba:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2201      	movs	r2, #1
 80073c2:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	227f      	movs	r2, #127	; 0x7f
 80073ca:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2208      	movs	r2, #8
 80073d2:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2214      	movs	r2, #20
 80073da:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2222      	movs	r2, #34	; 0x22
 80073e2:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2241      	movs	r2, #65	; 0x41
 80073ea:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	227f      	movs	r2, #127	; 0x7f
 80073f2:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2240      	movs	r2, #64	; 0x40
 80073fa:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2240      	movs	r2, #64	; 0x40
 8007402:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2240      	movs	r2, #64	; 0x40
 800740a:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2240      	movs	r2, #64	; 0x40
 8007412:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	227f      	movs	r2, #127	; 0x7f
 800741a:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2202      	movs	r2, #2
 8007422:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2204      	movs	r2, #4
 800742a:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2202      	movs	r2, #2
 8007432:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	227f      	movs	r2, #127	; 0x7f
 800743a:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	227f      	movs	r2, #127	; 0x7f
 8007442:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2204      	movs	r2, #4
 800744a:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2208      	movs	r2, #8
 8007452:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2210      	movs	r2, #16
 800745a:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	227f      	movs	r2, #127	; 0x7f
 8007462:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	223e      	movs	r2, #62	; 0x3e
 800746a:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2241      	movs	r2, #65	; 0x41
 8007472:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2241      	movs	r2, #65	; 0x41
 800747a:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2241      	movs	r2, #65	; 0x41
 8007482:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	223e      	movs	r2, #62	; 0x3e
 800748a:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	227f      	movs	r2, #127	; 0x7f
 8007492:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2209      	movs	r2, #9
 800749a:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2209      	movs	r2, #9
 80074a2:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2209      	movs	r2, #9
 80074aa:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2206      	movs	r2, #6
 80074b2:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	223e      	movs	r2, #62	; 0x3e
 80074ba:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2241      	movs	r2, #65	; 0x41
 80074c2:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2251      	movs	r2, #81	; 0x51
 80074ca:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2221      	movs	r2, #33	; 0x21
 80074d2:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	225e      	movs	r2, #94	; 0x5e
 80074da:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	227f      	movs	r2, #127	; 0x7f
 80074e2:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2209      	movs	r2, #9
 80074ea:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2219      	movs	r2, #25
 80074f2:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2229      	movs	r2, #41	; 0x29
 80074fa:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2246      	movs	r2, #70	; 0x46
 8007502:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2246      	movs	r2, #70	; 0x46
 800750a:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2249      	movs	r2, #73	; 0x49
 8007512:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2249      	movs	r2, #73	; 0x49
 800751a:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2249      	movs	r2, #73	; 0x49
 8007522:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2231      	movs	r2, #49	; 0x31
 800752a:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	227f      	movs	r2, #127	; 0x7f
 8007542:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	223f      	movs	r2, #63	; 0x3f
 800755a:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2240      	movs	r2, #64	; 0x40
 8007562:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2240      	movs	r2, #64	; 0x40
 800756a:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2240      	movs	r2, #64	; 0x40
 8007572:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	223f      	movs	r2, #63	; 0x3f
 800757a:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	221f      	movs	r2, #31
 8007582:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2220      	movs	r2, #32
 800758a:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2240      	movs	r2, #64	; 0x40
 8007592:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2220      	movs	r2, #32
 800759a:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	221f      	movs	r2, #31
 80075a2:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	227f      	movs	r2, #127	; 0x7f
 80075aa:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2220      	movs	r2, #32
 80075b2:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2218      	movs	r2, #24
 80075ba:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	227f      	movs	r2, #127	; 0x7f
 80075ca:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2263      	movs	r2, #99	; 0x63
 80075d2:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2214      	movs	r2, #20
 80075da:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2208      	movs	r2, #8
 80075e2:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2214      	movs	r2, #20
 80075ea:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2263      	movs	r2, #99	; 0x63
 80075f2:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2203      	movs	r2, #3
 80075fa:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2204      	movs	r2, #4
 8007602:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2278      	movs	r2, #120	; 0x78
 800760a:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2204      	movs	r2, #4
 8007612:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2203      	movs	r2, #3
 800761a:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2261      	movs	r2, #97	; 0x61
 8007622:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2251      	movs	r2, #81	; 0x51
 800762a:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2249      	movs	r2, #73	; 0x49
 8007632:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2245      	movs	r2, #69	; 0x45
 800763a:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2243      	movs	r2, #67	; 0x43
 8007642:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	227f      	movs	r2, #127	; 0x7f
 800764a:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2241      	movs	r2, #65	; 0x41
 8007652:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2241      	movs	r2, #65	; 0x41
 800765a:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2202      	movs	r2, #2
 8007662:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2204      	movs	r2, #4
 800766a:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2208      	movs	r2, #8
 8007672:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2210      	movs	r2, #16
 800767a:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2220      	movs	r2, #32
 8007682:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2241      	movs	r2, #65	; 0x41
 800768a:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2241      	movs	r2, #65	; 0x41
 8007692:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	227f      	movs	r2, #127	; 0x7f
 800769a:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2204      	movs	r2, #4
 80076a2:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2202      	movs	r2, #2
 80076aa:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2202      	movs	r2, #2
 80076ba:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2204      	movs	r2, #4
 80076c2:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2240      	movs	r2, #64	; 0x40
 80076ca:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2240      	movs	r2, #64	; 0x40
 80076d2:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2240      	movs	r2, #64	; 0x40
 80076da:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2240      	movs	r2, #64	; 0x40
 80076e2:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2240      	movs	r2, #64	; 0x40
 80076ea:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2201      	movs	r2, #1
 80076f2:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2204      	movs	r2, #4
 8007702:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2220      	movs	r2, #32
 800770a:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2254      	movs	r2, #84	; 0x54
 8007712:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2254      	movs	r2, #84	; 0x54
 800771a:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2254      	movs	r2, #84	; 0x54
 8007722:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2278      	movs	r2, #120	; 0x78
 800772a:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	227f      	movs	r2, #127	; 0x7f
 8007732:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2248      	movs	r2, #72	; 0x48
 800773a:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2244      	movs	r2, #68	; 0x44
 8007742:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2244      	movs	r2, #68	; 0x44
 800774a:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2238      	movs	r2, #56	; 0x38
 8007752:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2238      	movs	r2, #56	; 0x38
 800775a:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2244      	movs	r2, #68	; 0x44
 8007762:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2244      	movs	r2, #68	; 0x44
 800776a:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2244      	movs	r2, #68	; 0x44
 8007772:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2220      	movs	r2, #32
 800777a:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2238      	movs	r2, #56	; 0x38
 8007782:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2244      	movs	r2, #68	; 0x44
 800778a:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2244      	movs	r2, #68	; 0x44
 8007792:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2248      	movs	r2, #72	; 0x48
 800779a:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	227f      	movs	r2, #127	; 0x7f
 80077a2:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2238      	movs	r2, #56	; 0x38
 80077aa:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2254      	movs	r2, #84	; 0x54
 80077b2:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2254      	movs	r2, #84	; 0x54
 80077ba:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2254      	movs	r2, #84	; 0x54
 80077c2:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2218      	movs	r2, #24
 80077ca:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2208      	movs	r2, #8
 80077d2:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	227e      	movs	r2, #126	; 0x7e
 80077da:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2209      	movs	r2, #9
 80077e2:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2201      	movs	r2, #1
 80077ea:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2202      	movs	r2, #2
 80077f2:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2208      	movs	r2, #8
 80077fa:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2214      	movs	r2, #20
 8007802:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2254      	movs	r2, #84	; 0x54
 800780a:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2254      	movs	r2, #84	; 0x54
 8007812:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	223c      	movs	r2, #60	; 0x3c
 800781a:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	227f      	movs	r2, #127	; 0x7f
 8007822:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2208      	movs	r2, #8
 800782a:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2204      	movs	r2, #4
 8007832:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2204      	movs	r2, #4
 800783a:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2278      	movs	r2, #120	; 0x78
 8007842:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2244      	movs	r2, #68	; 0x44
 800784a:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	227d      	movs	r2, #125	; 0x7d
 8007852:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2240      	movs	r2, #64	; 0x40
 800785a:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2220      	movs	r2, #32
 8007862:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2240      	movs	r2, #64	; 0x40
 800786a:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2244      	movs	r2, #68	; 0x44
 8007872:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	223d      	movs	r2, #61	; 0x3d
 800787a:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	227f      	movs	r2, #127	; 0x7f
 8007882:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2210      	movs	r2, #16
 800788a:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2228      	movs	r2, #40	; 0x28
 8007892:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2244      	movs	r2, #68	; 0x44
 800789a:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2241      	movs	r2, #65	; 0x41
 80078a2:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	227f      	movs	r2, #127	; 0x7f
 80078aa:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2240      	movs	r2, #64	; 0x40
 80078b2:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	227c      	movs	r2, #124	; 0x7c
 80078ba:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2204      	movs	r2, #4
 80078c2:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2218      	movs	r2, #24
 80078ca:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2204      	movs	r2, #4
 80078d2:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2278      	movs	r2, #120	; 0x78
 80078da:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	227c      	movs	r2, #124	; 0x7c
 80078e2:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2208      	movs	r2, #8
 80078ea:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2204      	movs	r2, #4
 80078f2:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2204      	movs	r2, #4
 80078fa:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2278      	movs	r2, #120	; 0x78
 8007902:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2238      	movs	r2, #56	; 0x38
 800790a:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2244      	movs	r2, #68	; 0x44
 8007912:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2244      	movs	r2, #68	; 0x44
 800791a:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2244      	movs	r2, #68	; 0x44
 8007922:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2238      	movs	r2, #56	; 0x38
 800792a:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	227c      	movs	r2, #124	; 0x7c
 8007932:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2214      	movs	r2, #20
 800793a:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2214      	movs	r2, #20
 8007942:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2214      	movs	r2, #20
 800794a:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2208      	movs	r2, #8
 8007952:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2208      	movs	r2, #8
 800795a:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2214      	movs	r2, #20
 8007962:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2214      	movs	r2, #20
 800796a:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2218      	movs	r2, #24
 8007972:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	227c      	movs	r2, #124	; 0x7c
 800797a:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	227c      	movs	r2, #124	; 0x7c
 8007982:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2208      	movs	r2, #8
 800798a:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2204      	movs	r2, #4
 8007992:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2204      	movs	r2, #4
 800799a:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2208      	movs	r2, #8
 80079a2:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2248      	movs	r2, #72	; 0x48
 80079aa:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2254      	movs	r2, #84	; 0x54
 80079b2:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2254      	movs	r2, #84	; 0x54
 80079ba:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2254      	movs	r2, #84	; 0x54
 80079c2:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2220      	movs	r2, #32
 80079ca:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2204      	movs	r2, #4
 80079d2:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	223f      	movs	r2, #63	; 0x3f
 80079da:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2244      	movs	r2, #68	; 0x44
 80079e2:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2240      	movs	r2, #64	; 0x40
 80079ea:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2220      	movs	r2, #32
 80079f2:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	223c      	movs	r2, #60	; 0x3c
 80079fa:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2240      	movs	r2, #64	; 0x40
 8007a02:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2240      	movs	r2, #64	; 0x40
 8007a0a:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2220      	movs	r2, #32
 8007a12:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	227c      	movs	r2, #124	; 0x7c
 8007a1a:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	221c      	movs	r2, #28
 8007a22:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2220      	movs	r2, #32
 8007a2a:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2240      	movs	r2, #64	; 0x40
 8007a32:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	221c      	movs	r2, #28
 8007a42:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	223c      	movs	r2, #60	; 0x3c
 8007a4a:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2240      	movs	r2, #64	; 0x40
 8007a52:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2230      	movs	r2, #48	; 0x30
 8007a5a:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2240      	movs	r2, #64	; 0x40
 8007a62:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	223c      	movs	r2, #60	; 0x3c
 8007a6a:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2244      	movs	r2, #68	; 0x44
 8007a72:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2228      	movs	r2, #40	; 0x28
 8007a7a:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2210      	movs	r2, #16
 8007a82:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2228      	movs	r2, #40	; 0x28
 8007a8a:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2244      	movs	r2, #68	; 0x44
 8007a92:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	220c      	movs	r2, #12
 8007a9a:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2250      	movs	r2, #80	; 0x50
 8007aa2:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2250      	movs	r2, #80	; 0x50
 8007aaa:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2250      	movs	r2, #80	; 0x50
 8007ab2:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	223c      	movs	r2, #60	; 0x3c
 8007aba:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2244      	movs	r2, #68	; 0x44
 8007ac2:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2264      	movs	r2, #100	; 0x64
 8007aca:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2254      	movs	r2, #84	; 0x54
 8007ad2:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	224c      	movs	r2, #76	; 0x4c
 8007ada:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2244      	movs	r2, #68	; 0x44
 8007ae2:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2208      	movs	r2, #8
 8007aea:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2236      	movs	r2, #54	; 0x36
 8007af2:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2241      	movs	r2, #65	; 0x41
 8007afa:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	227f      	movs	r2, #127	; 0x7f
 8007b02:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2241      	movs	r2, #65	; 0x41
 8007b0a:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2236      	movs	r2, #54	; 0x36
 8007b12:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2208      	movs	r2, #8
 8007b1a:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4618      	mov	r0, r3
 8007b22:	3708      	adds	r7, #8
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bdb0      	pop	{r4, r5, r7, pc}

08007b28 <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	4a05      	ldr	r2, [pc, #20]	; (8007b48 <_ZN4GLCDD1Ev+0x20>)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fb fe4b 	bl	80037d4 <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4618      	mov	r0, r3
 8007b42:	3708      	adds	r7, #8
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	08010750 	.word	0x08010750

08007b4c <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
}
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f7ff ffe7 	bl	8007b28 <_ZN4GLCDD1Ev>
 8007b5a:	f640 2104 	movw	r1, #2564	; 0xa04
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f007 ff09 	bl	800f976 <_ZdlPvj>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	4618      	mov	r0, r3
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
	...

08007b70 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2110      	movs	r1, #16
 8007b7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007b80:	f003 fc88 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007b84:	2200      	movs	r2, #0
 8007b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007b8a:	480c      	ldr	r0, [pc, #48]	; (8007bbc <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007b8c:	f003 fc82 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007b90:	2200      	movs	r2, #0
 8007b92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007b96:	4809      	ldr	r0, [pc, #36]	; (8007bbc <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007b98:	f003 fc7c 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	2104      	movs	r1, #4
 8007ba0:	4807      	ldr	r0, [pc, #28]	; (8007bc0 <_ZN4GLCD9m_ctrloffEv+0x50>)
 8007ba2:	f003 fc77 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007bac:	4803      	ldr	r0, [pc, #12]	; (8007bbc <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007bae:	f003 fc71 	bl	800b494 <HAL_GPIO_WritePin>
}
 8007bb2:	bf00      	nop
 8007bb4:	3708      	adds	r7, #8
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	48000800 	.word	0x48000800
 8007bc0:	48000c00 	.word	0x48000c00

08007bc4 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b087      	sub	sp, #28
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	617b      	str	r3, [r7, #20]
 8007bd6:	697a      	ldr	r2, [r7, #20]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d20d      	bcs.n	8007bfa <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 8007bde:	2300      	movs	r3, #0
 8007be0:	613b      	str	r3, [r7, #16]
 8007be2:	79fb      	ldrb	r3, [r7, #7]
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d203      	bcs.n	8007bf2 <_ZN4GLCD7m_delayEjh+0x2e>
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	3301      	adds	r3, #1
 8007bee:	613b      	str	r3, [r7, #16]
 8007bf0:	e7f7      	b.n	8007be2 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	617b      	str	r3, [r7, #20]
 8007bf8:	e7ed      	b.n	8007bd6 <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 8007bfa:	bf00      	nop
 8007bfc:	371c      	adds	r7, #28
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
	...

08007c08 <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	460b      	mov	r3, r1
 8007c12:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	78fa      	ldrb	r2, [r7, #3]
 8007c18:	2100      	movs	r1, #0
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f7fb ffe8 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007c20:	4603      	mov	r3, r0
 8007c22:	461a      	mov	r2, r3
 8007c24:	2108      	movs	r1, #8
 8007c26:	482f      	ldr	r0, [pc, #188]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007c28:	f003 fc34 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	78fa      	ldrb	r2, [r7, #3]
 8007c30:	2101      	movs	r1, #1
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7fb ffdc 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	2104      	movs	r1, #4
 8007c3e:	4829      	ldr	r0, [pc, #164]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007c40:	f003 fc28 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	78fa      	ldrb	r2, [r7, #3]
 8007c48:	2102      	movs	r1, #2
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fb ffd0 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007c50:	4603      	mov	r3, r0
 8007c52:	461a      	mov	r2, r3
 8007c54:	2102      	movs	r1, #2
 8007c56:	4823      	ldr	r0, [pc, #140]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007c58:	f003 fc1c 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	78fa      	ldrb	r2, [r7, #3]
 8007c60:	2103      	movs	r1, #3
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fb ffc4 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	2101      	movs	r1, #1
 8007c6e:	481d      	ldr	r0, [pc, #116]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007c70:	f003 fc10 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	78fa      	ldrb	r2, [r7, #3]
 8007c78:	2104      	movs	r1, #4
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fb ffb8 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007c80:	4603      	mov	r3, r0
 8007c82:	461a      	mov	r2, r3
 8007c84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007c88:	4816      	ldr	r0, [pc, #88]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007c8a:	f003 fc03 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	78fa      	ldrb	r2, [r7, #3]
 8007c92:	2105      	movs	r1, #5
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7fb ffab 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007ca2:	4810      	ldr	r0, [pc, #64]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007ca4:	f003 fbf6 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	78fa      	ldrb	r2, [r7, #3]
 8007cac:	2106      	movs	r1, #6
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fb ff9e 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007cbc:	4809      	ldr	r0, [pc, #36]	; (8007ce4 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007cbe:	f003 fbe9 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	78fa      	ldrb	r2, [r7, #3]
 8007cc6:	2107      	movs	r1, #7
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7fb ff91 	bl	8003bf0 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	2120      	movs	r1, #32
 8007cd4:	4804      	ldr	r0, [pc, #16]	; (8007ce8 <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 8007cd6:	f003 fbdd 	bl	800b494 <HAL_GPIO_WritePin>
}
 8007cda:	bf00      	nop
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	48000800 	.word	0x48000800
 8007ce8:	48000400 	.word	0x48000400

08007cec <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7ff ff3b 	bl	8007b70 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 8007cfa:	213f      	movs	r1, #63	; 0x3f
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f7ff ff83 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007d02:	2201      	movs	r2, #1
 8007d04:	2104      	movs	r1, #4
 8007d06:	4815      	ldr	r0, [pc, #84]	; (8007d5c <_ZN4GLCD11m_displayonEv+0x70>)
 8007d08:	f003 fbc4 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007d12:	4813      	ldr	r0, [pc, #76]	; (8007d60 <_ZN4GLCD11m_displayonEv+0x74>)
 8007d14:	f003 fbbe 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007d18:	2200      	movs	r2, #0
 8007d1a:	2110      	movs	r1, #16
 8007d1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007d20:	f003 fbb8 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007d24:	2200      	movs	r2, #0
 8007d26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007d2a:	480d      	ldr	r0, [pc, #52]	; (8007d60 <_ZN4GLCD11m_displayonEv+0x74>)
 8007d2c:	f003 fbb2 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007d30:	2201      	movs	r2, #1
 8007d32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d36:	480a      	ldr	r0, [pc, #40]	; (8007d60 <_ZN4GLCD11m_displayonEv+0x74>)
 8007d38:	f003 fbac 	bl	800b494 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007d3c:	2264      	movs	r2, #100	; 0x64
 8007d3e:	210a      	movs	r1, #10
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f7ff ff3f 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007d46:	2200      	movs	r2, #0
 8007d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d4c:	4804      	ldr	r0, [pc, #16]	; (8007d60 <_ZN4GLCD11m_displayonEv+0x74>)
 8007d4e:	f003 fba1 	bl	800b494 <HAL_GPIO_WritePin>
}
 8007d52:	bf00      	nop
 8007d54:	3708      	adds	r7, #8
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	48000c00 	.word	0x48000c00
 8007d60:	48000800 	.word	0x48000800

08007d64 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	460b      	mov	r3, r1
 8007d6e:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 8007d70:	78fb      	ldrb	r3, [r7, #3]
 8007d72:	2b3f      	cmp	r3, #63	; 0x3f
 8007d74:	d839      	bhi.n	8007dea <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff fefa 	bl	8007b70 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	78fa      	ldrb	r2, [r7, #3]
 8007d80:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 8007d82:	78fb      	ldrb	r3, [r7, #3]
 8007d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f7ff ff38 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007d98:	2201      	movs	r2, #1
 8007d9a:	2104      	movs	r1, #4
 8007d9c:	4831      	ldr	r0, [pc, #196]	; (8007e64 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8007d9e:	f003 fb79 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007da2:	2200      	movs	r2, #0
 8007da4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007da8:	482f      	ldr	r0, [pc, #188]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007daa:	f003 fb73 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007dae:	2200      	movs	r2, #0
 8007db0:	2110      	movs	r1, #16
 8007db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007db6:	f003 fb6d 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007dc0:	4829      	ldr	r0, [pc, #164]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007dc2:	f003 fb67 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007dcc:	4826      	ldr	r0, [pc, #152]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007dce:	f003 fb61 	bl	800b494 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 8007dd2:	2264      	movs	r2, #100	; 0x64
 8007dd4:	210a      	movs	r1, #10
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7ff fef4 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007de2:	4821      	ldr	r0, [pc, #132]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007de4:	f003 fb56 	bl	800b494 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 8007de8:	e038      	b.n	8007e5c <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	78fa      	ldrb	r2, [r7, #3]
 8007dee:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8007df0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007df4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007df8:	b25b      	sxtb	r3, r3
 8007dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dfe:	b25b      	sxtb	r3, r3
 8007e00:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	4619      	mov	r1, r3
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f7ff fefe 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	2104      	movs	r1, #4
 8007e10:	4814      	ldr	r0, [pc, #80]	; (8007e64 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8007e12:	f003 fb3f 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007e16:	2201      	movs	r2, #1
 8007e18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007e1c:	4812      	ldr	r0, [pc, #72]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e1e:	f003 fb39 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007e22:	2200      	movs	r2, #0
 8007e24:	2110      	movs	r1, #16
 8007e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e2a:	f003 fb33 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e34:	480c      	ldr	r0, [pc, #48]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e36:	f003 fb2d 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e40:	4809      	ldr	r0, [pc, #36]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e42:	f003 fb27 	bl	800b494 <HAL_GPIO_WritePin>
		m_delay(10,100);
 8007e46:	2264      	movs	r2, #100	; 0x64
 8007e48:	210a      	movs	r1, #10
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f7ff feba 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007e50:	2200      	movs	r2, #0
 8007e52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e56:	4804      	ldr	r0, [pc, #16]	; (8007e68 <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007e58:	f003 fb1c 	bl	800b494 <HAL_GPIO_WritePin>
}
 8007e5c:	bf00      	nop
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	48000c00 	.word	0x48000c00
 8007e68:	48000800 	.word	0x48000800

08007e6c <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	460b      	mov	r3, r1
 8007e76:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f7ff fe79 	bl	8007b70 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 8007e7e:	78fb      	ldrb	r3, [r7, #3]
 8007e80:	f063 0347 	orn	r3, r3, #71	; 0x47
 8007e84:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f7ff febc 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007e90:	2201      	movs	r2, #1
 8007e92:	2104      	movs	r1, #4
 8007e94:	4814      	ldr	r0, [pc, #80]	; (8007ee8 <_ZN4GLCD9m_setpageEh+0x7c>)
 8007e96:	f003 fafd 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007ea0:	4812      	ldr	r0, [pc, #72]	; (8007eec <_ZN4GLCD9m_setpageEh+0x80>)
 8007ea2:	f003 faf7 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	2110      	movs	r1, #16
 8007eaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007eae:	f003 faf1 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007eb8:	480c      	ldr	r0, [pc, #48]	; (8007eec <_ZN4GLCD9m_setpageEh+0x80>)
 8007eba:	f003 faeb 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007ec4:	4809      	ldr	r0, [pc, #36]	; (8007eec <_ZN4GLCD9m_setpageEh+0x80>)
 8007ec6:	f003 fae5 	bl	800b494 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007eca:	2264      	movs	r2, #100	; 0x64
 8007ecc:	210a      	movs	r1, #10
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f7ff fe78 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007eda:	4804      	ldr	r0, [pc, #16]	; (8007eec <_ZN4GLCD9m_setpageEh+0x80>)
 8007edc:	f003 fada 	bl	800b494 <HAL_GPIO_WritePin>
}
 8007ee0:	bf00      	nop
 8007ee2:	3710      	adds	r7, #16
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	48000c00 	.word	0x48000c00
 8007eec:	48000800 	.word	0x48000800

08007ef0 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f7ff fe37 	bl	8007b70 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8007f02:	78fb      	ldrb	r3, [r7, #3]
 8007f04:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8007f08:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8007f0a:	7bfb      	ldrb	r3, [r7, #15]
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f7ff fe7a 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007f14:	2201      	movs	r2, #1
 8007f16:	2104      	movs	r1, #4
 8007f18:	4814      	ldr	r0, [pc, #80]	; (8007f6c <_ZN4GLCD14m_setstartlineEh+0x7c>)
 8007f1a:	f003 fabb 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007f24:	4812      	ldr	r0, [pc, #72]	; (8007f70 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007f26:	f003 fab5 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	2110      	movs	r1, #16
 8007f2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f32:	f003 faaf 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007f36:	2200      	movs	r2, #0
 8007f38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007f3c:	480c      	ldr	r0, [pc, #48]	; (8007f70 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007f3e:	f003 faa9 	bl	800b494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007f42:	2201      	movs	r2, #1
 8007f44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007f48:	4809      	ldr	r0, [pc, #36]	; (8007f70 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007f4a:	f003 faa3 	bl	800b494 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007f4e:	2264      	movs	r2, #100	; 0x64
 8007f50:	210a      	movs	r1, #10
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7ff fe36 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007f5e:	4804      	ldr	r0, [pc, #16]	; (8007f70 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007f60:	f003 fa98 	bl	800b494 <HAL_GPIO_WritePin>
}
 8007f64:	bf00      	nop
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	48000c00 	.word	0x48000c00
 8007f70:	48000800 	.word	0x48000800

08007f74 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	4613      	mov	r3, r2
 8007f80:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 8007f82:	2300      	movs	r3, #0
 8007f84:	82fb      	strh	r3, [r7, #22]
 8007f86:	8afa      	ldrh	r2, [r7, #22]
 8007f88:	88fb      	ldrh	r3, [r7, #6]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	f080 8085 	bcs.w	800809a <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	7f1b      	ldrb	r3, [r3, #28]
 8007f94:	2b3f      	cmp	r3, #63	; 0x3f
 8007f96:	d838      	bhi.n	800800a <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 8007f98:	8afb      	ldrh	r3, [r7, #22]
 8007f9a:	68ba      	ldr	r2, [r7, #8]
 8007f9c:	4413      	add	r3, r2
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8007fa2:	7d7b      	ldrb	r3, [r7, #21]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f7ff fe2e 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007fac:	2201      	movs	r2, #1
 8007fae:	2104      	movs	r1, #4
 8007fb0:	483b      	ldr	r0, [pc, #236]	; (80080a0 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8007fb2:	f003 fa6f 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007fbc:	4839      	ldr	r0, [pc, #228]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007fbe:	f003 fa69 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	2110      	movs	r1, #16
 8007fc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007fca:	f003 fa63 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007fd4:	4833      	ldr	r0, [pc, #204]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007fd6:	f003 fa5d 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007fe0:	4830      	ldr	r0, [pc, #192]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007fe2:	f003 fa57 	bl	800b494 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8007fe6:	2264      	movs	r2, #100	; 0x64
 8007fe8:	210a      	movs	r1, #10
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	f7ff fdea 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007ff6:	482b      	ldr	r0, [pc, #172]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007ff8:	f003 fa4c 	bl	800b494 <HAL_GPIO_WritePin>
			c++;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	7f1b      	ldrb	r3, [r3, #28]
 8008000:	3301      	adds	r3, #1
 8008002:	b2da      	uxtb	r2, r3
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	771a      	strb	r2, [r3, #28]
 8008008:	e03d      	b.n	8008086 <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	7f1b      	ldrb	r3, [r3, #28]
 800800e:	4619      	mov	r1, r3
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f7ff fea7 	bl	8007d64 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 8008016:	8afb      	ldrh	r3, [r7, #22]
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	4413      	add	r3, r2
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8008020:	7d7b      	ldrb	r3, [r7, #21]
 8008022:	4619      	mov	r1, r3
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f7ff fdef 	bl	8007c08 <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 800802a:	2200      	movs	r2, #0
 800802c:	2104      	movs	r1, #4
 800802e:	481c      	ldr	r0, [pc, #112]	; (80080a0 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8008030:	f003 fa30 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8008034:	2201      	movs	r2, #1
 8008036:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800803a:	481a      	ldr	r0, [pc, #104]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 800803c:	f003 fa2a 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8008040:	2201      	movs	r2, #1
 8008042:	2110      	movs	r1, #16
 8008044:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008048:	f003 fa24 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 800804c:	2200      	movs	r2, #0
 800804e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008052:	4814      	ldr	r0, [pc, #80]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008054:	f003 fa1e 	bl	800b494 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8008058:	2201      	movs	r2, #1
 800805a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800805e:	4811      	ldr	r0, [pc, #68]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008060:	f003 fa18 	bl	800b494 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8008064:	2264      	movs	r2, #100	; 0x64
 8008066:	210a      	movs	r1, #10
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f7ff fdab 	bl	8007bc4 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 800806e:	2200      	movs	r2, #0
 8008070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008074:	480b      	ldr	r0, [pc, #44]	; (80080a4 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8008076:	f003 fa0d 	bl	800b494 <HAL_GPIO_WritePin>
			c++;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	7f1b      	ldrb	r3, [r3, #28]
 800807e:	3301      	adds	r3, #1
 8008080:	b2da      	uxtb	r2, r3
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	7f1b      	ldrb	r3, [r3, #28]
 800808a:	b25b      	sxtb	r3, r3
 800808c:	2b00      	cmp	r3, #0
 800808e:	db03      	blt.n	8008098 <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 8008090:	8afb      	ldrh	r3, [r7, #22]
 8008092:	3301      	adds	r3, #1
 8008094:	82fb      	strh	r3, [r7, #22]
 8008096:	e776      	b.n	8007f86 <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 8008098:	bf00      	nop
	}
}
 800809a:	3718      	adds	r7, #24
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	48000c00 	.word	0x48000c00
 80080a4:	48000800 	.word	0x48000800

080080a8 <_ZN4GLCD10m_lcdputs1EhhPh>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,unsigned char *str)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b086      	sub	sp, #24
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	607b      	str	r3, [r7, #4]
 80080b2:	460b      	mov	r3, r1
 80080b4:	72fb      	strb	r3, [r7, #11]
 80080b6:	4613      	mov	r3, r2
 80080b8:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 80080ba:	7afb      	ldrb	r3, [r7, #11]
 80080bc:	4619      	mov	r1, r3
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff fe50 	bl	8007d64 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 80080c4:	7abb      	ldrb	r3, [r7, #10]
 80080c6:	4619      	mov	r1, r3
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f7ff fecf 	bl	8007e6c <_ZN4GLCD9m_setpageEh>
	for(i=0;str[i]!=0;i++)
 80080ce:	2300      	movs	r3, #0
 80080d0:	75fb      	strb	r3, [r7, #23]
 80080d2:	7dfb      	ldrb	r3, [r7, #23]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	4413      	add	r3, r2
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d015      	beq.n	800810a <_ZN4GLCD10m_lcdputs1EhhPh+0x62>
	{
		a=(*(str+i));
 80080de:	7dfb      	ldrb	r3, [r7, #23]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	4413      	add	r3, r2
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	82bb      	strh	r3, [r7, #20]
		a*=8;
 80080e8:	8abb      	ldrh	r3, [r7, #20]
 80080ea:	00db      	lsls	r3, r3, #3
 80080ec:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 80080ee:	8abb      	ldrh	r3, [r7, #20]
 80080f0:	3318      	adds	r3, #24
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	4413      	add	r3, r2
 80080f6:	3306      	adds	r3, #6
 80080f8:	2208      	movs	r2, #8
 80080fa:	4619      	mov	r1, r3
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f7ff ff39 	bl	8007f74 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;str[i]!=0;i++)
 8008102:	7dfb      	ldrb	r3, [r7, #23]
 8008104:	3301      	adds	r3, #1
 8008106:	75fb      	strb	r3, [r7, #23]
 8008108:	e7e3      	b.n	80080d2 <_ZN4GLCD10m_lcdputs1EhhPh+0x2a>
	}
}
 800810a:	bf00      	nop
 800810c:	3718      	adds	r7, #24
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b084      	sub	sp, #16
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 800811a:	2300      	movs	r3, #0
 800811c:	73fb      	strb	r3, [r7, #15]
 800811e:	7bfb      	ldrb	r3, [r7, #15]
 8008120:	2b07      	cmp	r3, #7
 8008122:	d81d      	bhi.n	8008160 <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 8008124:	7bfb      	ldrb	r3, [r7, #15]
 8008126:	4619      	mov	r1, r3
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7ff fe9f 	bl	8007e6c <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 800812e:	2100      	movs	r1, #0
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f7ff fe17 	bl	8007d64 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 8008136:	2300      	movs	r3, #0
 8008138:	73bb      	strb	r3, [r7, #14]
 800813a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800813e:	2b00      	cmp	r3, #0
 8008140:	db0a      	blt.n	8008158 <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	331d      	adds	r3, #29
 8008146:	2201      	movs	r2, #1
 8008148:	4619      	mov	r1, r3
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f7ff ff12 	bl	8007f74 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 8008150:	7bbb      	ldrb	r3, [r7, #14]
 8008152:	3301      	adds	r3, #1
 8008154:	73bb      	strb	r3, [r7, #14]
 8008156:	e7f0      	b.n	800813a <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	3301      	adds	r3, #1
 800815c:	73fb      	strb	r3, [r7, #15]
 800815e:	e7de      	b.n	800811e <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 8008160:	bf00      	nop
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	4a04      	ldr	r2, [pc, #16]	; (8008184 <_ZN10W5500ClassC1Ev+0x1c>)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4618      	mov	r0, r3
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr
 8008184:	08010760 	.word	0x08010760

08008188 <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	4a04      	ldr	r2, [pc, #16]	; (80081a4 <_ZN10W5500ClassD1Ev+0x1c>)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4618      	mov	r0, r3
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	08010760 	.word	0x08010760

080081a8 <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
}
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f7ff ffe9 	bl	8008188 <_ZN10W5500ClassD1Ev>
 80081b6:	2104      	movs	r1, #4
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f007 fbdc 	bl	800f976 <_ZdlPvj>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4618      	mov	r0, r3
 80081c2:	3708      	adds	r7, #8
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <_Z41__static_initialization_and_destruction_0ii>:
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d107      	bne.n	80081e8 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80081de:	4293      	cmp	r3, r2
 80081e0:	d102      	bne.n	80081e8 <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 80081e2:	4809      	ldr	r0, [pc, #36]	; (8008208 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80081e4:	f7ff ffc0 	bl	8008168 <_ZN10W5500ClassC1Ev>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d107      	bne.n	80081fe <_Z41__static_initialization_and_destruction_0ii+0x36>
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d102      	bne.n	80081fe <_Z41__static_initialization_and_destruction_0ii+0x36>
 80081f8:	4803      	ldr	r0, [pc, #12]	; (8008208 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80081fa:	f7ff ffc5 	bl	8008188 <_ZN10W5500ClassD1Ev>
}
 80081fe:	bf00      	nop
 8008200:	3708      	adds	r7, #8
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	2000060c 	.word	0x2000060c

0800820c <_GLOBAL__sub_I_w5500>:
 800820c:	b580      	push	{r7, lr}
 800820e:	af00      	add	r7, sp, #0
 8008210:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008214:	2001      	movs	r0, #1
 8008216:	f7ff ffd7 	bl	80081c8 <_Z41__static_initialization_and_destruction_0ii>
 800821a:	bd80      	pop	{r7, pc}

0800821c <_GLOBAL__sub_D_w5500>:
 800821c:	b580      	push	{r7, lr}
 800821e:	af00      	add	r7, sp, #0
 8008220:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008224:	2000      	movs	r0, #0
 8008226:	f7ff ffcf 	bl	80081c8 <_Z41__static_initialization_and_destruction_0ii>
 800822a:	bd80      	pop	{r7, pc}

0800822c <_ZN13HeattreatmentC1Ev>:
uint8_t Rise_Sequence1_Hour,Rise_Sequence1_Minute,Rise_Sequence2_Hour,Rise_Sequence2_Minute;
uint16_t Temp_Rising_Reference;
uint8_t TimeReference_Hr,TimeReference_Min,Time_Rising_Ref_Hr,Time_Rising_Ref_Min;


Heattreatment::Heattreatment() {
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	4a06      	ldr	r2, [pc, #24]	; (8008250 <_ZN13HeattreatmentC1Ev+0x24>)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	601a      	str	r2, [r3, #0]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	815a      	strh	r2, [r3, #10]
	// TODO Auto-generated constructor stub

}
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4618      	mov	r0, r3
 8008244:	370c      	adds	r7, #12
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr
 800824e:	bf00      	nop
 8008250:	08010770 	.word	0x08010770

08008254 <_ZN13HeattreatmentD1Ev>:

Heattreatment::~Heattreatment() {
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	4a04      	ldr	r2, [pc, #16]	; (8008270 <_ZN13HeattreatmentD1Ev+0x1c>)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4618      	mov	r0, r3
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr
 8008270:	08010770 	.word	0x08010770

08008274 <_ZN13HeattreatmentD0Ev>:
Heattreatment::~Heattreatment() {
 8008274:	b580      	push	{r7, lr}
 8008276:	b082      	sub	sp, #8
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
}
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f7ff ffe9 	bl	8008254 <_ZN13HeattreatmentD1Ev>
 8008282:	210c      	movs	r1, #12
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f007 fb76 	bl	800f976 <_ZdlPvj>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4618      	mov	r0, r3
 800828e:	3708      	adds	r7, #8
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <_ZN13Heattreatment3runEv>:

void Heattreatment::run()
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
	stateMachineProcessControl();
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 f86f 	bl	8008380 <_ZN13Heattreatment26stateMachineProcessControlEv>
	specialHandler();
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 fc54 	bl	8008b50 <_ZN13Heattreatment14specialHandlerEv>
}
 80082a8:	bf00      	nop
 80082aa:	3708      	adds	r7, #8
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <_ZN13Heattreatment3simEv>:

void Heattreatment::sim()
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
	if((SEQMONITOR ==22)||(SEQMONITOR==23))
 80082b8:	4b2a      	ldr	r3, [pc, #168]	; (8008364 <_ZN13Heattreatment3simEv+0xb4>)
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	2b16      	cmp	r3, #22
 80082be:	d003      	beq.n	80082c8 <_ZN13Heattreatment3simEv+0x18>
 80082c0:	4b28      	ldr	r3, [pc, #160]	; (8008364 <_ZN13Heattreatment3simEv+0xb4>)
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	2b17      	cmp	r3, #23
 80082c6:	d10c      	bne.n	80082e2 <_ZN13Heattreatment3simEv+0x32>
		{
			if(Data1_RxData  >=  Seq1temperature)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	895a      	ldrh	r2, [r3, #10]
 80082cc:	4b26      	ldr	r3, [pc, #152]	; (8008368 <_ZN13Heattreatment3simEv+0xb8>)
 80082ce:	881b      	ldrh	r3, [r3, #0]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d230      	bcs.n	8008336 <_ZN13Heattreatment3simEv+0x86>
			{

			}
			else
			{
			   Data1_RxData=Data1_RxData+1;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	895b      	ldrh	r3, [r3, #10]
 80082d8:	3301      	adds	r3, #1
 80082da:	b29a      	uxth	r2, r3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	815a      	strh	r2, [r3, #10]
			if(Data1_RxData  >=  Seq1temperature)
 80082e0:	e029      	b.n	8008336 <_ZN13Heattreatment3simEv+0x86>
			}
		}
		else if((SEQMONITOR ==24)||(SEQMONITOR==25))
 80082e2:	4b20      	ldr	r3, [pc, #128]	; (8008364 <_ZN13Heattreatment3simEv+0xb4>)
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	2b18      	cmp	r3, #24
 80082e8:	d003      	beq.n	80082f2 <_ZN13Heattreatment3simEv+0x42>
 80082ea:	4b1e      	ldr	r3, [pc, #120]	; (8008364 <_ZN13Heattreatment3simEv+0xb4>)
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	2b19      	cmp	r3, #25
 80082f0:	d11e      	bne.n	8008330 <_ZN13Heattreatment3simEv+0x80>
		{
			if(Data1_RxData  >  Seq2temperature)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	895a      	ldrh	r2, [r3, #10]
 80082f6:	4b1d      	ldr	r3, [pc, #116]	; (800836c <_ZN13Heattreatment3simEv+0xbc>)
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d906      	bls.n	800830c <_ZN13Heattreatment3simEv+0x5c>
			{
			   Data1_RxData=Data1_RxData-1;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	895b      	ldrh	r3, [r3, #10]
 8008302:	3b01      	subs	r3, #1
 8008304:	b29a      	uxth	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	815a      	strh	r2, [r3, #10]
			if(Data1_RxData  >  Seq2temperature)
 800830a:	e014      	b.n	8008336 <_ZN13Heattreatment3simEv+0x86>
			}
			else if(Data1_RxData  <  Seq2temperature)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	895a      	ldrh	r2, [r3, #10]
 8008310:	4b16      	ldr	r3, [pc, #88]	; (800836c <_ZN13Heattreatment3simEv+0xbc>)
 8008312:	881b      	ldrh	r3, [r3, #0]
 8008314:	429a      	cmp	r2, r3
 8008316:	d206      	bcs.n	8008326 <_ZN13Heattreatment3simEv+0x76>
			{
			   Data1_RxData=Data1_RxData+1;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	895b      	ldrh	r3, [r3, #10]
 800831c:	3301      	adds	r3, #1
 800831e:	b29a      	uxth	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	815a      	strh	r2, [r3, #10]
			if(Data1_RxData  >  Seq2temperature)
 8008324:	e007      	b.n	8008336 <_ZN13Heattreatment3simEv+0x86>
			}
			else
			{
			   Data1_RxData=  Seq2temperature*1;
 8008326:	4b11      	ldr	r3, [pc, #68]	; (800836c <_ZN13Heattreatment3simEv+0xbc>)
 8008328:	881a      	ldrh	r2, [r3, #0]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	815a      	strh	r2, [r3, #10]
			if(Data1_RxData  >  Seq2temperature)
 800832e:	e002      	b.n	8008336 <_ZN13Heattreatment3simEv+0x86>
			}
		}
		else
		{
		   Data1_RxData=32;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2220      	movs	r2, #32
 8008334:	815a      	strh	r2, [r3, #10]
		}
		act_temperature_c1 = Data1_RxData;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	895a      	ldrh	r2, [r3, #10]
 800833a:	4b0d      	ldr	r3, [pc, #52]	; (8008370 <_ZN13Heattreatment3simEv+0xc0>)
 800833c:	801a      	strh	r2, [r3, #0]
		act_temperature_c2 = Data1_RxData;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	895a      	ldrh	r2, [r3, #10]
 8008342:	4b0c      	ldr	r3, [pc, #48]	; (8008374 <_ZN13Heattreatment3simEv+0xc4>)
 8008344:	801a      	strh	r2, [r3, #0]
		act_temperature_c3 = Data1_RxData;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	895a      	ldrh	r2, [r3, #10]
 800834a:	4b0b      	ldr	r3, [pc, #44]	; (8008378 <_ZN13Heattreatment3simEv+0xc8>)
 800834c:	801a      	strh	r2, [r3, #0]
		act_temperature_c4 = Data1_RxData;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	895a      	ldrh	r2, [r3, #10]
 8008352:	4b0a      	ldr	r3, [pc, #40]	; (800837c <_ZN13Heattreatment3simEv+0xcc>)
 8008354:	801a      	strh	r2, [r3, #0]
}
 8008356:	bf00      	nop
 8008358:	370c      	adds	r7, #12
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop
 8008364:	2000062a 	.word	0x2000062a
 8008368:	2000061c 	.word	0x2000061c
 800836c:	2000061e 	.word	0x2000061e
 8008370:	20000622 	.word	0x20000622
 8008374:	20000624 	.word	0x20000624
 8008378:	20000626 	.word	0x20000626
 800837c:	20000628 	.word	0x20000628

08008380 <_ZN13Heattreatment26stateMachineProcessControlEv>:


void Heattreatment::stateMachineProcessControl(void){
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
	switch(SEQMONITOR)
 8008388:	4b50      	ldr	r3, [pc, #320]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	2b67      	cmp	r3, #103	; 0x67
 800838e:	f000 8169 	beq.w	8008664 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2e4>
 8008392:	2b67      	cmp	r3, #103	; 0x67
 8008394:	f300 839a 	bgt.w	8008acc <_ZN13Heattreatment26stateMachineProcessControlEv+0x74c>
 8008398:	2b65      	cmp	r3, #101	; 0x65
 800839a:	f000 80a3 	beq.w	80084e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x164>
 800839e:	2b65      	cmp	r3, #101	; 0x65
 80083a0:	f300 8394 	bgt.w	8008acc <_ZN13Heattreatment26stateMachineProcessControlEv+0x74c>
 80083a4:	2b1a      	cmp	r3, #26
 80083a6:	dc2b      	bgt.n	8008400 <_ZN13Heattreatment26stateMachineProcessControlEv+0x80>
 80083a8:	2b0a      	cmp	r3, #10
 80083aa:	f2c0 838f 	blt.w	8008acc <_ZN13Heattreatment26stateMachineProcessControlEv+0x74c>
 80083ae:	3b0a      	subs	r3, #10
 80083b0:	2b10      	cmp	r3, #16
 80083b2:	f200 838b 	bhi.w	8008acc <_ZN13Heattreatment26stateMachineProcessControlEv+0x74c>
 80083b6:	a201      	add	r2, pc, #4	; (adr r2, 80083bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x3c>)
 80083b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083bc:	08008407 	.word	0x08008407
 80083c0:	08008acd 	.word	0x08008acd
 80083c4:	08008acd 	.word	0x08008acd
 80083c8:	08008acd 	.word	0x08008acd
 80083cc:	08008acd 	.word	0x08008acd
 80083d0:	08008acd 	.word	0x08008acd
 80083d4:	08008acd 	.word	0x08008acd
 80083d8:	08008acd 	.word	0x08008acd
 80083dc:	08008acd 	.word	0x08008acd
 80083e0:	08008acd 	.word	0x08008acd
 80083e4:	08008461 	.word	0x08008461
 80083e8:	080084a5 	.word	0x080084a5
 80083ec:	08008701 	.word	0x08008701
 80083f0:	080087bf 	.word	0x080087bf
 80083f4:	0800890d 	.word	0x0800890d
 80083f8:	080089cb 	.word	0x080089cb
 80083fc:	08008ab9 	.word	0x08008ab9
 8008400:	2b64      	cmp	r3, #100	; 0x64
 8008402:	d05c      	beq.n	80084be <_ZN13Heattreatment26stateMachineProcessControlEv+0x13e>
 8008404:	e362      	b.n	8008acc <_ZN13Heattreatment26stateMachineProcessControlEv+0x74c>
	{
		case 10:
			if((SEQMONITOR==21)||(SEQMONITOR==100)||(SEQMONITOR==101)||(SEQMONITOR==103)||(SEQMONITOR==22)||(SEQMONITOR==23)
 8008406:	4b31      	ldr	r3, [pc, #196]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	2b15      	cmp	r3, #21
 800840c:	d01f      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 800840e:	4b2f      	ldr	r3, [pc, #188]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	2b64      	cmp	r3, #100	; 0x64
 8008414:	d01b      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 8008416:	4b2d      	ldr	r3, [pc, #180]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	2b65      	cmp	r3, #101	; 0x65
 800841c:	d017      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 800841e:	4b2b      	ldr	r3, [pc, #172]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	2b67      	cmp	r3, #103	; 0x67
 8008424:	d013      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 8008426:	4b29      	ldr	r3, [pc, #164]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	2b16      	cmp	r3, #22
 800842c:	d00f      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 800842e:	4b27      	ldr	r3, [pc, #156]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	2b17      	cmp	r3, #23
 8008434:	d00b      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
			||(SEQMONITOR==24)||(SEQMONITOR==25)||(SEQMONITOR==20))
 8008436:	4b25      	ldr	r3, [pc, #148]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	2b18      	cmp	r3, #24
 800843c:	d007      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 800843e:	4b23      	ldr	r3, [pc, #140]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	2b19      	cmp	r3, #25
 8008444:	d003      	beq.n	800844e <_ZN13Heattreatment26stateMachineProcessControlEv+0xce>
 8008446:	4b21      	ldr	r3, [pc, #132]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	2b14      	cmp	r3, #20
 800844c:	d104      	bne.n	8008458 <_ZN13Heattreatment26stateMachineProcessControlEv+0xd8>
			{
				SEQMONITOR=SEQMONITOR+0;
 800844e:	4b1f      	ldr	r3, [pc, #124]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008450:	781a      	ldrb	r2, [r3, #0]
 8008452:	4b1e      	ldr	r3, [pc, #120]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008454:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				SEQMONITOR= 20;		 //Initialization
			}
		break;
 8008456:	e33e      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
				SEQMONITOR= 20;		 //Initialization
 8008458:	4b1c      	ldr	r3, [pc, #112]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 800845a:	2214      	movs	r2, #20
 800845c:	701a      	strb	r2, [r3, #0]
		break;
 800845e:	e33a      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		case 20:
			//m_simEndProcess= HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
			if((m_simEndProcess ==GPIO_PIN_SET )||(IDGen_Skip_Http==0x01))
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	795b      	ldrb	r3, [r3, #5]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d003      	beq.n	8008470 <_ZN13Heattreatment26stateMachineProcessControlEv+0xf0>
 8008468:	4b19      	ldr	r3, [pc, #100]	; (80084d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x150>)
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	2b01      	cmp	r3, #1
 800846e:	d10c      	bne.n	800848a <_ZN13Heattreatment26stateMachineProcessControlEv+0x10a>
			{
				SEQMONITOR=21;
 8008470:	4b16      	ldr	r3, [pc, #88]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 8008472:	2215      	movs	r2, #21
 8008474:	701a      	strb	r2, [r3, #0]
				status_to_server=1;
 8008476:	4b17      	ldr	r3, [pc, #92]	; (80084d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x154>)
 8008478:	2201      	movs	r2, #1
 800847a:	701a      	strb	r2, [r3, #0]
				seq1_count_inc  = 0;
 800847c:	4b16      	ldr	r3, [pc, #88]	; (80084d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x158>)
 800847e:	2200      	movs	r2, #0
 8008480:	801a      	strh	r2, [r3, #0]
				seq2_count_inc  = 0;
 8008482:	4b16      	ldr	r3, [pc, #88]	; (80084dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x15c>)
 8008484:	2200      	movs	r2, #0
 8008486:	801a      	strh	r2, [r3, #0]
			}
			else if((m_simEndProcess ==GPIO_PIN_RESET)||(IDGen_Skip_Http==0x00))
			{
				status_to_server=30;
			}
		break;
 8008488:	e324      	b.n	8008ad4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x754>
			else if((m_simEndProcess ==GPIO_PIN_RESET)||(IDGen_Skip_Http==0x00))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	795b      	ldrb	r3, [r3, #5]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d004      	beq.n	800849c <_ZN13Heattreatment26stateMachineProcessControlEv+0x11c>
 8008492:	4b0f      	ldr	r3, [pc, #60]	; (80084d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x150>)
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	f040 831c 	bne.w	8008ad4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x754>
				status_to_server=30;
 800849c:	4b0d      	ldr	r3, [pc, #52]	; (80084d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x154>)
 800849e:	221e      	movs	r2, #30
 80084a0:	701a      	strb	r2, [r3, #0]
		break;
 80084a2:	e317      	b.n	8008ad4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x754>
		case 21:
				ProcessId_Value = ProcessId_Value+1;
 80084a4:	4b0e      	ldr	r3, [pc, #56]	; (80084e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x160>)
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	3301      	adds	r3, #1
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	4b0c      	ldr	r3, [pc, #48]	; (80084e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x160>)
 80084ae:	801a      	strh	r2, [r3, #0]
				SEQMONITOR	= 100; //wait for server ack
 80084b0:	4b06      	ldr	r3, [pc, #24]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 80084b2:	2264      	movs	r2, #100	; 0x64
 80084b4:	701a      	strb	r2, [r3, #0]
				status_to_server= 1;
 80084b6:	4b07      	ldr	r3, [pc, #28]	; (80084d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x154>)
 80084b8:	2201      	movs	r2, #1
 80084ba:	701a      	strb	r2, [r3, #0]
		break;
 80084bc:	e30b      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		case 100:	//Status_Http(from server)
				SEQMONITOR=101;
 80084be:	4b03      	ldr	r3, [pc, #12]	; (80084cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x14c>)
 80084c0:	2265      	movs	r2, #101	; 0x65
 80084c2:	701a      	strb	r2, [r3, #0]
				status_to_server = 1;
 80084c4:	4b03      	ldr	r3, [pc, #12]	; (80084d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x154>)
 80084c6:	2201      	movs	r2, #1
 80084c8:	701a      	strb	r2, [r3, #0]
		break;
 80084ca:	e304      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
 80084cc:	2000062a 	.word	0x2000062a
 80084d0:	200000f3 	.word	0x200000f3
 80084d4:	20000618 	.word	0x20000618
 80084d8:	200000fe 	.word	0x200000fe
 80084dc:	20000100 	.word	0x20000100
 80084e0:	2000061a 	.word	0x2000061a
		case 101:
				if(Status_Http == 11)
 80084e4:	4b68      	ldr	r3, [pc, #416]	; (8008688 <_ZN13Heattreatment26stateMachineProcessControlEv+0x308>)
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	2b0b      	cmp	r3, #11
 80084ea:	f040 80b7 	bne.w	800865c <_ZN13Heattreatment26stateMachineProcessControlEv+0x2dc>
				{
					if(Temperature_High_Http!=0)
 80084ee:	4b67      	ldr	r3, [pc, #412]	; (800868c <_ZN13Heattreatment26stateMachineProcessControlEv+0x30c>)
 80084f0:	881b      	ldrh	r3, [r3, #0]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d009      	beq.n	800850a <_ZN13Heattreatment26stateMachineProcessControlEv+0x18a>
					{
						if(Seq1temperature!=Temperature_High_Http)
 80084f6:	4b66      	ldr	r3, [pc, #408]	; (8008690 <_ZN13Heattreatment26stateMachineProcessControlEv+0x310>)
 80084f8:	881a      	ldrh	r2, [r3, #0]
 80084fa:	4b64      	ldr	r3, [pc, #400]	; (800868c <_ZN13Heattreatment26stateMachineProcessControlEv+0x30c>)
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	429a      	cmp	r2, r3
 8008500:	d003      	beq.n	800850a <_ZN13Heattreatment26stateMachineProcessControlEv+0x18a>
						{
							Seq1temperature= Temperature_High_Http;
 8008502:	4b62      	ldr	r3, [pc, #392]	; (800868c <_ZN13Heattreatment26stateMachineProcessControlEv+0x30c>)
 8008504:	881a      	ldrh	r2, [r3, #0]
 8008506:	4b62      	ldr	r3, [pc, #392]	; (8008690 <_ZN13Heattreatment26stateMachineProcessControlEv+0x310>)
 8008508:	801a      	strh	r2, [r3, #0]
						}
					}
					if(Temperature_Low_Http!=0)
 800850a:	4b62      	ldr	r3, [pc, #392]	; (8008694 <_ZN13Heattreatment26stateMachineProcessControlEv+0x314>)
 800850c:	881b      	ldrh	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d009      	beq.n	8008526 <_ZN13Heattreatment26stateMachineProcessControlEv+0x1a6>
					{
						if(Seq2temperature!=Temperature_Low_Http)
 8008512:	4b61      	ldr	r3, [pc, #388]	; (8008698 <_ZN13Heattreatment26stateMachineProcessControlEv+0x318>)
 8008514:	881a      	ldrh	r2, [r3, #0]
 8008516:	4b5f      	ldr	r3, [pc, #380]	; (8008694 <_ZN13Heattreatment26stateMachineProcessControlEv+0x314>)
 8008518:	881b      	ldrh	r3, [r3, #0]
 800851a:	429a      	cmp	r2, r3
 800851c:	d003      	beq.n	8008526 <_ZN13Heattreatment26stateMachineProcessControlEv+0x1a6>
						{
							Seq2temperature= Temperature_Low_Http;
 800851e:	4b5d      	ldr	r3, [pc, #372]	; (8008694 <_ZN13Heattreatment26stateMachineProcessControlEv+0x314>)
 8008520:	881a      	ldrh	r2, [r3, #0]
 8008522:	4b5d      	ldr	r3, [pc, #372]	; (8008698 <_ZN13Heattreatment26stateMachineProcessControlEv+0x318>)
 8008524:	801a      	strh	r2, [r3, #0]
						}
					}
					if(H_Timer01HrValue!=Sequence1_hour_http)
 8008526:	4b5d      	ldr	r3, [pc, #372]	; (800869c <_ZN13Heattreatment26stateMachineProcessControlEv+0x31c>)
 8008528:	781a      	ldrb	r2, [r3, #0]
 800852a:	4b5d      	ldr	r3, [pc, #372]	; (80086a0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x320>)
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	429a      	cmp	r2, r3
 8008530:	d012      	beq.n	8008558 <_ZN13Heattreatment26stateMachineProcessControlEv+0x1d8>
					{
						H_Timer01HrValue= Sequence1_hour_http;
 8008532:	4b5b      	ldr	r3, [pc, #364]	; (80086a0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x320>)
 8008534:	781a      	ldrb	r2, [r3, #0]
 8008536:	4b59      	ldr	r3, [pc, #356]	; (800869c <_ZN13Heattreatment26stateMachineProcessControlEv+0x31c>)
 8008538:	701a      	strb	r2, [r3, #0]
						ProcessTotalMin1 	=  (H_Timer01HrValue*60)+  H_Timer01MinValue;
 800853a:	4b58      	ldr	r3, [pc, #352]	; (800869c <_ZN13Heattreatment26stateMachineProcessControlEv+0x31c>)
 800853c:	781b      	ldrb	r3, [r3, #0]
 800853e:	b29b      	uxth	r3, r3
 8008540:	461a      	mov	r2, r3
 8008542:	0112      	lsls	r2, r2, #4
 8008544:	1ad3      	subs	r3, r2, r3
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	b29a      	uxth	r2, r3
 800854a:	4b56      	ldr	r3, [pc, #344]	; (80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x324>)
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	b29b      	uxth	r3, r3
 8008550:	4413      	add	r3, r2
 8008552:	b29a      	uxth	r2, r3
 8008554:	4b54      	ldr	r3, [pc, #336]	; (80086a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x328>)
 8008556:	801a      	strh	r2, [r3, #0]
					}
					if(H_Timer01MinValue!=Sequence1_minute_http)
 8008558:	4b52      	ldr	r3, [pc, #328]	; (80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x324>)
 800855a:	781a      	ldrb	r2, [r3, #0]
 800855c:	4b53      	ldr	r3, [pc, #332]	; (80086ac <_ZN13Heattreatment26stateMachineProcessControlEv+0x32c>)
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	429a      	cmp	r2, r3
 8008562:	d012      	beq.n	800858a <_ZN13Heattreatment26stateMachineProcessControlEv+0x20a>
					{
						H_Timer01MinValue= Sequence1_minute_http;
 8008564:	4b51      	ldr	r3, [pc, #324]	; (80086ac <_ZN13Heattreatment26stateMachineProcessControlEv+0x32c>)
 8008566:	781a      	ldrb	r2, [r3, #0]
 8008568:	4b4e      	ldr	r3, [pc, #312]	; (80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x324>)
 800856a:	701a      	strb	r2, [r3, #0]
						ProcessTotalMin1 	=  (H_Timer01HrValue*60)+  H_Timer01MinValue;
 800856c:	4b4b      	ldr	r3, [pc, #300]	; (800869c <_ZN13Heattreatment26stateMachineProcessControlEv+0x31c>)
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	b29b      	uxth	r3, r3
 8008572:	461a      	mov	r2, r3
 8008574:	0112      	lsls	r2, r2, #4
 8008576:	1ad3      	subs	r3, r2, r3
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	b29a      	uxth	r2, r3
 800857c:	4b49      	ldr	r3, [pc, #292]	; (80086a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x324>)
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	b29b      	uxth	r3, r3
 8008582:	4413      	add	r3, r2
 8008584:	b29a      	uxth	r2, r3
 8008586:	4b48      	ldr	r3, [pc, #288]	; (80086a8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x328>)
 8008588:	801a      	strh	r2, [r3, #0]
					}
					if(H_Timer02HrValue!=Sequence2_hour_http)
 800858a:	4b49      	ldr	r3, [pc, #292]	; (80086b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x330>)
 800858c:	781a      	ldrb	r2, [r3, #0]
 800858e:	4b49      	ldr	r3, [pc, #292]	; (80086b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x334>)
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	429a      	cmp	r2, r3
 8008594:	d003      	beq.n	800859e <_ZN13Heattreatment26stateMachineProcessControlEv+0x21e>
					{
						H_Timer02HrValue= Sequence2_hour_http;
 8008596:	4b47      	ldr	r3, [pc, #284]	; (80086b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x334>)
 8008598:	781a      	ldrb	r2, [r3, #0]
 800859a:	4b45      	ldr	r3, [pc, #276]	; (80086b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x330>)
 800859c:	701a      	strb	r2, [r3, #0]
					}
					if(H_Timer02MinValue!=Sequence2_minute_http)
 800859e:	4b46      	ldr	r3, [pc, #280]	; (80086b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x338>)
 80085a0:	781a      	ldrb	r2, [r3, #0]
 80085a2:	4b46      	ldr	r3, [pc, #280]	; (80086bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x33c>)
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d012      	beq.n	80085d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x250>
					{
						H_Timer02MinValue= Sequence2_minute_http;
 80085aa:	4b44      	ldr	r3, [pc, #272]	; (80086bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x33c>)
 80085ac:	781a      	ldrb	r2, [r3, #0]
 80085ae:	4b42      	ldr	r3, [pc, #264]	; (80086b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x338>)
 80085b0:	701a      	strb	r2, [r3, #0]
						ProcessTotalMin2   =  (H_Timer02HrValue*60)+  H_Timer02MinValue;
 80085b2:	4b3f      	ldr	r3, [pc, #252]	; (80086b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x330>)
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	461a      	mov	r2, r3
 80085ba:	0112      	lsls	r2, r2, #4
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	4b3d      	ldr	r3, [pc, #244]	; (80086b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x338>)
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	4413      	add	r3, r2
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	4b3c      	ldr	r3, [pc, #240]	; (80086c0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x340>)
 80085ce:	801a      	strh	r2, [r3, #0]
					}
					if(R_Temperature_High_Http!=   Rise_Sequence1_temp)
 80085d0:	4b3c      	ldr	r3, [pc, #240]	; (80086c4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x344>)
 80085d2:	881a      	ldrh	r2, [r3, #0]
 80085d4:	4b3c      	ldr	r3, [pc, #240]	; (80086c8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x348>)
 80085d6:	881b      	ldrh	r3, [r3, #0]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d003      	beq.n	80085e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x264>
					{
						Rise_Sequence1_temp = R_Temperature_High_Http;
 80085dc:	4b39      	ldr	r3, [pc, #228]	; (80086c4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x344>)
 80085de:	881a      	ldrh	r2, [r3, #0]
 80085e0:	4b39      	ldr	r3, [pc, #228]	; (80086c8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x348>)
 80085e2:	801a      	strh	r2, [r3, #0]
					}
					if(R_Temperature_Low_Http!=   Rise_Sequence2_temp)
 80085e4:	4b39      	ldr	r3, [pc, #228]	; (80086cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x34c>)
 80085e6:	881a      	ldrh	r2, [r3, #0]
 80085e8:	4b39      	ldr	r3, [pc, #228]	; (80086d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x350>)
 80085ea:	881b      	ldrh	r3, [r3, #0]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d003      	beq.n	80085f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x278>
					{
						Rise_Sequence2_temp = R_Temperature_Low_Http;
 80085f0:	4b36      	ldr	r3, [pc, #216]	; (80086cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x34c>)
 80085f2:	881a      	ldrh	r2, [r3, #0]
 80085f4:	4b36      	ldr	r3, [pc, #216]	; (80086d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x350>)
 80085f6:	801a      	strh	r2, [r3, #0]
					}
					if(R_Sequence1_hour_http!=   Rise_Sequence1_Hour)
 80085f8:	4b36      	ldr	r3, [pc, #216]	; (80086d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x354>)
 80085fa:	781a      	ldrb	r2, [r3, #0]
 80085fc:	4b36      	ldr	r3, [pc, #216]	; (80086d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x358>)
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	429a      	cmp	r2, r3
 8008602:	d003      	beq.n	800860c <_ZN13Heattreatment26stateMachineProcessControlEv+0x28c>
					{
						Rise_Sequence1_Hour = R_Sequence1_hour_http;
 8008604:	4b33      	ldr	r3, [pc, #204]	; (80086d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x354>)
 8008606:	781a      	ldrb	r2, [r3, #0]
 8008608:	4b33      	ldr	r3, [pc, #204]	; (80086d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x358>)
 800860a:	701a      	strb	r2, [r3, #0]
					}
					if(R_Sequence1_minute_http!=   Rise_Sequence1_Minute)
 800860c:	4b33      	ldr	r3, [pc, #204]	; (80086dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x35c>)
 800860e:	781a      	ldrb	r2, [r3, #0]
 8008610:	4b33      	ldr	r3, [pc, #204]	; (80086e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x360>)
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	429a      	cmp	r2, r3
 8008616:	d003      	beq.n	8008620 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2a0>
					{
						Rise_Sequence1_Minute = R_Sequence1_minute_http;
 8008618:	4b30      	ldr	r3, [pc, #192]	; (80086dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x35c>)
 800861a:	781a      	ldrb	r2, [r3, #0]
 800861c:	4b30      	ldr	r3, [pc, #192]	; (80086e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x360>)
 800861e:	701a      	strb	r2, [r3, #0]
					}

					if(R_Sequence2_hour_http!=   Rise_Sequence2_Hour)
 8008620:	4b30      	ldr	r3, [pc, #192]	; (80086e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x364>)
 8008622:	781a      	ldrb	r2, [r3, #0]
 8008624:	4b30      	ldr	r3, [pc, #192]	; (80086e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x368>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	429a      	cmp	r2, r3
 800862a:	d003      	beq.n	8008634 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2b4>
					{
						Rise_Sequence2_Hour = R_Sequence2_hour_http;
 800862c:	4b2d      	ldr	r3, [pc, #180]	; (80086e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x364>)
 800862e:	781a      	ldrb	r2, [r3, #0]
 8008630:	4b2d      	ldr	r3, [pc, #180]	; (80086e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x368>)
 8008632:	701a      	strb	r2, [r3, #0]
					}

					if(R_Sequence2_minute_http!=   Rise_Sequence2_Minute)
 8008634:	4b2d      	ldr	r3, [pc, #180]	; (80086ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>)
 8008636:	781a      	ldrb	r2, [r3, #0]
 8008638:	4b2d      	ldr	r3, [pc, #180]	; (80086f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x370>)
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	429a      	cmp	r2, r3
 800863e:	d003      	beq.n	8008648 <_ZN13Heattreatment26stateMachineProcessControlEv+0x2c8>
					{
						Rise_Sequence2_Minute = R_Sequence2_minute_http;
 8008640:	4b2a      	ldr	r3, [pc, #168]	; (80086ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x36c>)
 8008642:	781a      	ldrb	r2, [r3, #0]
 8008644:	4b2a      	ldr	r3, [pc, #168]	; (80086f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x370>)
 8008646:	701a      	strb	r2, [r3, #0]
					}
					status_to_server = 20;
 8008648:	4b2a      	ldr	r3, [pc, #168]	; (80086f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x374>)
 800864a:	2214      	movs	r2, #20
 800864c:	701a      	strb	r2, [r3, #0]
					SEQMONITOR=103;
 800864e:	4b2a      	ldr	r3, [pc, #168]	; (80086f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x378>)
 8008650:	2267      	movs	r2, #103	; 0x67
 8008652:	701a      	strb	r2, [r3, #0]
					updateSetData=1;
 8008654:	4b29      	ldr	r3, [pc, #164]	; (80086fc <_ZN13Heattreatment26stateMachineProcessControlEv+0x37c>)
 8008656:	2201      	movs	r2, #1
 8008658:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					status_to_server=1;
				}
		break;
 800865a:	e23c      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
					status_to_server=1;
 800865c:	4b25      	ldr	r3, [pc, #148]	; (80086f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x374>)
 800865e:	2201      	movs	r2, #1
 8008660:	701a      	strb	r2, [r3, #0]
		break;
 8008662:	e238      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		case 103:
				if(Status_Http ==20){
 8008664:	4b08      	ldr	r3, [pc, #32]	; (8008688 <_ZN13Heattreatment26stateMachineProcessControlEv+0x308>)
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	2b14      	cmp	r3, #20
 800866a:	d106      	bne.n	800867a <_ZN13Heattreatment26stateMachineProcessControlEv+0x2fa>
					status_to_server=20;
 800866c:	4b21      	ldr	r3, [pc, #132]	; (80086f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x374>)
 800866e:	2214      	movs	r2, #20
 8008670:	701a      	strb	r2, [r3, #0]
					SEQMONITOR=22;
 8008672:	4b21      	ldr	r3, [pc, #132]	; (80086f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x378>)
 8008674:	2216      	movs	r2, #22
 8008676:	701a      	strb	r2, [r3, #0]
				}
				else{
					status_to_server=20;
					SEQMONITOR=103;
				}
		break;
 8008678:	e22d      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
					status_to_server=20;
 800867a:	4b1e      	ldr	r3, [pc, #120]	; (80086f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x374>)
 800867c:	2214      	movs	r2, #20
 800867e:	701a      	strb	r2, [r3, #0]
					SEQMONITOR=103;
 8008680:	4b1d      	ldr	r3, [pc, #116]	; (80086f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x378>)
 8008682:	2267      	movs	r2, #103	; 0x67
 8008684:	701a      	strb	r2, [r3, #0]
		break;
 8008686:	e226      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
 8008688:	200000f2 	.word	0x200000f2
 800868c:	200000e0 	.word	0x200000e0
 8008690:	2000061c 	.word	0x2000061c
 8008694:	200000e4 	.word	0x200000e4
 8008698:	2000061e 	.word	0x2000061e
 800869c:	2000062e 	.word	0x2000062e
 80086a0:	200000e6 	.word	0x200000e6
 80086a4:	2000062f 	.word	0x2000062f
 80086a8:	20000632 	.word	0x20000632
 80086ac:	200000e7 	.word	0x200000e7
 80086b0:	20000630 	.word	0x20000630
 80086b4:	200000ec 	.word	0x200000ec
 80086b8:	20000631 	.word	0x20000631
 80086bc:	200000ed 	.word	0x200000ed
 80086c0:	20000634 	.word	0x20000634
 80086c4:	200000de 	.word	0x200000de
 80086c8:	20000636 	.word	0x20000636
 80086cc:	200000e2 	.word	0x200000e2
 80086d0:	20000638 	.word	0x20000638
 80086d4:	200000e8 	.word	0x200000e8
 80086d8:	2000063a 	.word	0x2000063a
 80086dc:	200000e9 	.word	0x200000e9
 80086e0:	2000063b 	.word	0x2000063b
 80086e4:	200000ea 	.word	0x200000ea
 80086e8:	2000063c 	.word	0x2000063c
 80086ec:	200000eb 	.word	0x200000eb
 80086f0:	2000063d 	.word	0x2000063d
 80086f4:	20000618 	.word	0x20000618
 80086f8:	2000062a 	.word	0x2000062a
 80086fc:	20000616 	.word	0x20000616
		case 22:
				temperature_reference = Seq1temperature;
 8008700:	4b6c      	ldr	r3, [pc, #432]	; (80088b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x534>)
 8008702:	881a      	ldrh	r2, [r3, #0]
 8008704:	4b6c      	ldr	r3, [pc, #432]	; (80088b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x538>)
 8008706:	801a      	strh	r2, [r3, #0]
				Temp_Rising_Reference   = Rise_Sequence1_temp;
 8008708:	4b6c      	ldr	r3, [pc, #432]	; (80088bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x53c>)
 800870a:	881a      	ldrh	r2, [r3, #0]
 800870c:	4b6c      	ldr	r3, [pc, #432]	; (80088c0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x540>)
 800870e:	801a      	strh	r2, [r3, #0]
				TimeReference_Hr		= (unsigned char)H_Timer01HrValue;
 8008710:	4b6c      	ldr	r3, [pc, #432]	; (80088c4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x544>)
 8008712:	781a      	ldrb	r2, [r3, #0]
 8008714:	4b6c      	ldr	r3, [pc, #432]	; (80088c8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x548>)
 8008716:	701a      	strb	r2, [r3, #0]
				TimeReference_Min		= (unsigned char)H_Timer01MinValue;
 8008718:	4b6c      	ldr	r3, [pc, #432]	; (80088cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x54c>)
 800871a:	781a      	ldrb	r2, [r3, #0]
 800871c:	4b6c      	ldr	r3, [pc, #432]	; (80088d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x550>)
 800871e:	701a      	strb	r2, [r3, #0]
				Time_Rising_Ref_Hr		= (unsigned char)Rise_Sequence1_Hour;
 8008720:	4b6c      	ldr	r3, [pc, #432]	; (80088d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x554>)
 8008722:	781a      	ldrb	r2, [r3, #0]
 8008724:	4b6c      	ldr	r3, [pc, #432]	; (80088d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x558>)
 8008726:	701a      	strb	r2, [r3, #0]
				Time_Rising_Ref_Min		= (unsigned char)Rise_Sequence1_Minute;
 8008728:	4b6c      	ldr	r3, [pc, #432]	; (80088dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x55c>)
 800872a:	781a      	ldrb	r2, [r3, #0]
 800872c:	4b6c      	ldr	r3, [pc, #432]	; (80088e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x560>)
 800872e:	701a      	strb	r2, [r3, #0]
				m_temeperatureUpperBound = Seq1temperature+3;
 8008730:	4b60      	ldr	r3, [pc, #384]	; (80088b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x534>)
 8008732:	881b      	ldrh	r3, [r3, #0]
 8008734:	3303      	adds	r3, #3
 8008736:	b29a      	uxth	r2, r3
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	80da      	strh	r2, [r3, #6]
				m_temperatureLowerBound  = Seq1temperature-3;
 800873c:	4b5d      	ldr	r3, [pc, #372]	; (80088b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x534>)
 800873e:	881b      	ldrh	r3, [r3, #0]
 8008740:	3b03      	subs	r3, #3
 8008742:	b29a      	uxth	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	811a      	strh	r2, [r3, #8]
				if((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <= m_temeperatureUpperBound)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	891a      	ldrh	r2, [r3, #8]
 800874c:	4b65      	ldr	r3, [pc, #404]	; (80088e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x564>)
 800874e:	881b      	ldrh	r3, [r3, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	d82d      	bhi.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	88da      	ldrh	r2, [r3, #6]
 8008758:	4b62      	ldr	r3, [pc, #392]	; (80088e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x564>)
 800875a:	881b      	ldrh	r3, [r3, #0]
 800875c:	429a      	cmp	r2, r3
 800875e:	d327      	bcc.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
				&&(act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <= m_temeperatureUpperBound)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	891a      	ldrh	r2, [r3, #8]
 8008764:	4b60      	ldr	r3, [pc, #384]	; (80088e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x568>)
 8008766:	881b      	ldrh	r3, [r3, #0]
 8008768:	429a      	cmp	r2, r3
 800876a:	d821      	bhi.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	88da      	ldrh	r2, [r3, #6]
 8008770:	4b5d      	ldr	r3, [pc, #372]	; (80088e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x568>)
 8008772:	881b      	ldrh	r3, [r3, #0]
 8008774:	429a      	cmp	r2, r3
 8008776:	d31b      	bcc.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
				&&(act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <= m_temeperatureUpperBound)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	891a      	ldrh	r2, [r3, #8]
 800877c:	4b5b      	ldr	r3, [pc, #364]	; (80088ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x56c>)
 800877e:	881b      	ldrh	r3, [r3, #0]
 8008780:	429a      	cmp	r2, r3
 8008782:	d815      	bhi.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	88da      	ldrh	r2, [r3, #6]
 8008788:	4b58      	ldr	r3, [pc, #352]	; (80088ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x56c>)
 800878a:	881b      	ldrh	r3, [r3, #0]
 800878c:	429a      	cmp	r2, r3
 800878e:	d30f      	bcc.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
				&&(act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <= m_temeperatureUpperBound))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	891a      	ldrh	r2, [r3, #8]
 8008794:	4b56      	ldr	r3, [pc, #344]	; (80088f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x570>)
 8008796:	881b      	ldrh	r3, [r3, #0]
 8008798:	429a      	cmp	r2, r3
 800879a:	d809      	bhi.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	88da      	ldrh	r2, [r3, #6]
 80087a0:	4b53      	ldr	r3, [pc, #332]	; (80088f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x570>)
 80087a2:	881b      	ldrh	r3, [r3, #0]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d303      	bcc.n	80087b0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x430>
				{
					SEQMONITOR=23;
 80087a8:	4b52      	ldr	r3, [pc, #328]	; (80088f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x574>)
 80087aa:	2217      	movs	r2, #23
 80087ac:	701a      	strb	r2, [r3, #0]
 80087ae:	e002      	b.n	80087b6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x436>
				}
				else{
					SEQMONITOR=22;
 80087b0:	4b50      	ldr	r3, [pc, #320]	; (80088f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x574>)
 80087b2:	2216      	movs	r2, #22
 80087b4:	701a      	strb	r2, [r3, #0]
				}
				status_to_server=20;
 80087b6:	4b50      	ldr	r3, [pc, #320]	; (80088f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x578>)
 80087b8:	2214      	movs	r2, #20
 80087ba:	701a      	strb	r2, [r3, #0]
		break;
 80087bc:	e18b      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		case 23:
			temperature_reference = Seq1temperature;
 80087be:	4b3d      	ldr	r3, [pc, #244]	; (80088b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x534>)
 80087c0:	881a      	ldrh	r2, [r3, #0]
 80087c2:	4b3d      	ldr	r3, [pc, #244]	; (80088b8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x538>)
 80087c4:	801a      	strh	r2, [r3, #0]
			Temp_Rising_Reference   = Rise_Sequence1_temp;
 80087c6:	4b3d      	ldr	r3, [pc, #244]	; (80088bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x53c>)
 80087c8:	881a      	ldrh	r2, [r3, #0]
 80087ca:	4b3d      	ldr	r3, [pc, #244]	; (80088c0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x540>)
 80087cc:	801a      	strh	r2, [r3, #0]
			TimeReference_Hr		= (unsigned char)H_Timer01HrValue;
 80087ce:	4b3d      	ldr	r3, [pc, #244]	; (80088c4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x544>)
 80087d0:	781a      	ldrb	r2, [r3, #0]
 80087d2:	4b3d      	ldr	r3, [pc, #244]	; (80088c8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x548>)
 80087d4:	701a      	strb	r2, [r3, #0]
			TimeReference_Min		= (unsigned char)H_Timer01MinValue;
 80087d6:	4b3d      	ldr	r3, [pc, #244]	; (80088cc <_ZN13Heattreatment26stateMachineProcessControlEv+0x54c>)
 80087d8:	781a      	ldrb	r2, [r3, #0]
 80087da:	4b3d      	ldr	r3, [pc, #244]	; (80088d0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x550>)
 80087dc:	701a      	strb	r2, [r3, #0]
			Time_Rising_Ref_Hr		= (unsigned char)Rise_Sequence1_Hour;
 80087de:	4b3d      	ldr	r3, [pc, #244]	; (80088d4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x554>)
 80087e0:	781a      	ldrb	r2, [r3, #0]
 80087e2:	4b3d      	ldr	r3, [pc, #244]	; (80088d8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x558>)
 80087e4:	701a      	strb	r2, [r3, #0]
			Time_Rising_Ref_Min		= (unsigned char)Rise_Sequence1_Minute;
 80087e6:	4b3d      	ldr	r3, [pc, #244]	; (80088dc <_ZN13Heattreatment26stateMachineProcessControlEv+0x55c>)
 80087e8:	781a      	ldrb	r2, [r3, #0]
 80087ea:	4b3d      	ldr	r3, [pc, #244]	; (80088e0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x560>)
 80087ec:	701a      	strb	r2, [r3, #0]
			m_temeperatureUpperBound = Seq1temperature+5;
 80087ee:	4b31      	ldr	r3, [pc, #196]	; (80088b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x534>)
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	3305      	adds	r3, #5
 80087f4:	b29a      	uxth	r2, r3
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	80da      	strh	r2, [r3, #6]
			m_temperatureLowerBound  = Seq1temperature-5;
 80087fa:	4b2e      	ldr	r3, [pc, #184]	; (80088b4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x534>)
 80087fc:	881b      	ldrh	r3, [r3, #0]
 80087fe:	3b05      	subs	r3, #5
 8008800:	b29a      	uxth	r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	811a      	strh	r2, [r3, #8]
			if(!start_process_control_timer)
 8008806:	4b3d      	ldr	r3, [pc, #244]	; (80088fc <_ZN13Heattreatment26stateMachineProcessControlEv+0x57c>)
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d102      	bne.n	8008814 <_ZN13Heattreatment26stateMachineProcessControlEv+0x494>
			{
				start_process_control_timer=1;
 800880e:	4b3b      	ldr	r3, [pc, #236]	; (80088fc <_ZN13Heattreatment26stateMachineProcessControlEv+0x57c>)
 8008810:	2201      	movs	r2, #1
 8008812:	701a      	strb	r2, [r3, #0]
			}
			if(((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <=m_temeperatureUpperBound))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	891a      	ldrh	r2, [r3, #8]
 8008818:	4b32      	ldr	r3, [pc, #200]	; (80088e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x564>)
 800881a:	881b      	ldrh	r3, [r3, #0]
 800881c:	429a      	cmp	r2, r3
 800881e:	d805      	bhi.n	800882c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4ac>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	88da      	ldrh	r2, [r3, #6]
 8008824:	4b2f      	ldr	r3, [pc, #188]	; (80088e4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x564>)
 8008826:	881b      	ldrh	r3, [r3, #0]
 8008828:	429a      	cmp	r2, r3
 800882a:	d223      	bcs.n	8008874 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>
			||((act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <=m_temeperatureUpperBound))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	891a      	ldrh	r2, [r3, #8]
 8008830:	4b2d      	ldr	r3, [pc, #180]	; (80088e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x568>)
 8008832:	881b      	ldrh	r3, [r3, #0]
 8008834:	429a      	cmp	r2, r3
 8008836:	d805      	bhi.n	8008844 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4c4>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	88da      	ldrh	r2, [r3, #6]
 800883c:	4b2a      	ldr	r3, [pc, #168]	; (80088e8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x568>)
 800883e:	881b      	ldrh	r3, [r3, #0]
 8008840:	429a      	cmp	r2, r3
 8008842:	d217      	bcs.n	8008874 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>
			||((act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <=m_temeperatureUpperBound))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	891a      	ldrh	r2, [r3, #8]
 8008848:	4b28      	ldr	r3, [pc, #160]	; (80088ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x56c>)
 800884a:	881b      	ldrh	r3, [r3, #0]
 800884c:	429a      	cmp	r2, r3
 800884e:	d805      	bhi.n	800885c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4dc>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	88da      	ldrh	r2, [r3, #6]
 8008854:	4b25      	ldr	r3, [pc, #148]	; (80088ec <_ZN13Heattreatment26stateMachineProcessControlEv+0x56c>)
 8008856:	881b      	ldrh	r3, [r3, #0]
 8008858:	429a      	cmp	r2, r3
 800885a:	d20b      	bcs.n	8008874 <_ZN13Heattreatment26stateMachineProcessControlEv+0x4f4>
			||((act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <=m_temeperatureUpperBound)))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	891a      	ldrh	r2, [r3, #8]
 8008860:	4b23      	ldr	r3, [pc, #140]	; (80088f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x570>)
 8008862:	881b      	ldrh	r3, [r3, #0]
 8008864:	429a      	cmp	r2, r3
 8008866:	d809      	bhi.n	800887c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	88da      	ldrh	r2, [r3, #6]
 800886c:	4b20      	ldr	r3, [pc, #128]	; (80088f0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x570>)
 800886e:	881b      	ldrh	r3, [r3, #0]
 8008870:	429a      	cmp	r2, r3
 8008872:	d303      	bcc.n	800887c <_ZN13Heattreatment26stateMachineProcessControlEv+0x4fc>
			{
				stop_timer_count = 0;
 8008874:	4b22      	ldr	r3, [pc, #136]	; (8008900 <_ZN13Heattreatment26stateMachineProcessControlEv+0x580>)
 8008876:	2200      	movs	r2, #0
 8008878:	701a      	strb	r2, [r3, #0]
 800887a:	e002      	b.n	8008882 <_ZN13Heattreatment26stateMachineProcessControlEv+0x502>
			}
			else
			{
				stop_timer_count = 1;
 800887c:	4b20      	ldr	r3, [pc, #128]	; (8008900 <_ZN13Heattreatment26stateMachineProcessControlEv+0x580>)
 800887e:	2201      	movs	r2, #1
 8008880:	701a      	strb	r2, [r3, #0]
			}
			if(process_complete==1){
 8008882:	4b20      	ldr	r3, [pc, #128]	; (8008904 <_ZN13Heattreatment26stateMachineProcessControlEv+0x584>)
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	2b01      	cmp	r3, #1
 8008888:	d10c      	bne.n	80088a4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x524>
				process_complete = 0;
 800888a:	4b1e      	ldr	r3, [pc, #120]	; (8008904 <_ZN13Heattreatment26stateMachineProcessControlEv+0x584>)
 800888c:	2200      	movs	r2, #0
 800888e:	701a      	strb	r2, [r3, #0]
				start_process_control_timer=0;
 8008890:	4b1a      	ldr	r3, [pc, #104]	; (80088fc <_ZN13Heattreatment26stateMachineProcessControlEv+0x57c>)
 8008892:	2200      	movs	r2, #0
 8008894:	701a      	strb	r2, [r3, #0]
				SEQMONITOR = 24;
 8008896:	4b17      	ldr	r3, [pc, #92]	; (80088f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x574>)
 8008898:	2218      	movs	r2, #24
 800889a:	701a      	strb	r2, [r3, #0]
				NewQuenchingReq=1;
 800889c:	4b1a      	ldr	r3, [pc, #104]	; (8008908 <_ZN13Heattreatment26stateMachineProcessControlEv+0x588>)
 800889e:	2201      	movs	r2, #1
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	e002      	b.n	80088aa <_ZN13Heattreatment26stateMachineProcessControlEv+0x52a>

			}
			else{
				SEQMONITOR = 23;
 80088a4:	4b13      	ldr	r3, [pc, #76]	; (80088f4 <_ZN13Heattreatment26stateMachineProcessControlEv+0x574>)
 80088a6:	2217      	movs	r2, #23
 80088a8:	701a      	strb	r2, [r3, #0]
			}
			status_to_server=21;
 80088aa:	4b13      	ldr	r3, [pc, #76]	; (80088f8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x578>)
 80088ac:	2215      	movs	r2, #21
 80088ae:	701a      	strb	r2, [r3, #0]
		 break;
 80088b0:	e111      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
 80088b2:	bf00      	nop
 80088b4:	2000061c 	.word	0x2000061c
 80088b8:	20000620 	.word	0x20000620
 80088bc:	20000636 	.word	0x20000636
 80088c0:	2000063e 	.word	0x2000063e
 80088c4:	2000062e 	.word	0x2000062e
 80088c8:	20000640 	.word	0x20000640
 80088cc:	2000062f 	.word	0x2000062f
 80088d0:	20000641 	.word	0x20000641
 80088d4:	2000063a 	.word	0x2000063a
 80088d8:	20000642 	.word	0x20000642
 80088dc:	2000063b 	.word	0x2000063b
 80088e0:	20000643 	.word	0x20000643
 80088e4:	20000622 	.word	0x20000622
 80088e8:	20000624 	.word	0x20000624
 80088ec:	20000626 	.word	0x20000626
 80088f0:	20000628 	.word	0x20000628
 80088f4:	2000062a 	.word	0x2000062a
 80088f8:	20000618 	.word	0x20000618
 80088fc:	2000062b 	.word	0x2000062b
 8008900:	2000062c 	.word	0x2000062c
 8008904:	2000062d 	.word	0x2000062d
 8008908:	20000617 	.word	0x20000617
		case 24:
				temperature_reference = Seq2temperature;
 800890c:	4b7a      	ldr	r3, [pc, #488]	; (8008af8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x778>)
 800890e:	881a      	ldrh	r2, [r3, #0]
 8008910:	4b7a      	ldr	r3, [pc, #488]	; (8008afc <_ZN13Heattreatment26stateMachineProcessControlEv+0x77c>)
 8008912:	801a      	strh	r2, [r3, #0]
				Temp_Rising_Reference   = Rise_Sequence2_temp;
 8008914:	4b7a      	ldr	r3, [pc, #488]	; (8008b00 <_ZN13Heattreatment26stateMachineProcessControlEv+0x780>)
 8008916:	881a      	ldrh	r2, [r3, #0]
 8008918:	4b7a      	ldr	r3, [pc, #488]	; (8008b04 <_ZN13Heattreatment26stateMachineProcessControlEv+0x784>)
 800891a:	801a      	strh	r2, [r3, #0]
				TimeReference_Hr		= (unsigned char)H_Timer02HrValue;
 800891c:	4b7a      	ldr	r3, [pc, #488]	; (8008b08 <_ZN13Heattreatment26stateMachineProcessControlEv+0x788>)
 800891e:	781a      	ldrb	r2, [r3, #0]
 8008920:	4b7a      	ldr	r3, [pc, #488]	; (8008b0c <_ZN13Heattreatment26stateMachineProcessControlEv+0x78c>)
 8008922:	701a      	strb	r2, [r3, #0]
				TimeReference_Min		= (unsigned char)H_Timer02MinValue;
 8008924:	4b7a      	ldr	r3, [pc, #488]	; (8008b10 <_ZN13Heattreatment26stateMachineProcessControlEv+0x790>)
 8008926:	781a      	ldrb	r2, [r3, #0]
 8008928:	4b7a      	ldr	r3, [pc, #488]	; (8008b14 <_ZN13Heattreatment26stateMachineProcessControlEv+0x794>)
 800892a:	701a      	strb	r2, [r3, #0]
				Time_Rising_Ref_Hr		= (unsigned char)Rise_Sequence2_Hour;
 800892c:	4b7a      	ldr	r3, [pc, #488]	; (8008b18 <_ZN13Heattreatment26stateMachineProcessControlEv+0x798>)
 800892e:	781a      	ldrb	r2, [r3, #0]
 8008930:	4b7a      	ldr	r3, [pc, #488]	; (8008b1c <_ZN13Heattreatment26stateMachineProcessControlEv+0x79c>)
 8008932:	701a      	strb	r2, [r3, #0]
				Time_Rising_Ref_Min		= (unsigned char)Rise_Sequence2_Minute;
 8008934:	4b7a      	ldr	r3, [pc, #488]	; (8008b20 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a0>)
 8008936:	781a      	ldrb	r2, [r3, #0]
 8008938:	4b7a      	ldr	r3, [pc, #488]	; (8008b24 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a4>)
 800893a:	701a      	strb	r2, [r3, #0]
				m_temeperatureUpperBound = Seq2temperature+3;
 800893c:	4b6e      	ldr	r3, [pc, #440]	; (8008af8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x778>)
 800893e:	881b      	ldrh	r3, [r3, #0]
 8008940:	3303      	adds	r3, #3
 8008942:	b29a      	uxth	r2, r3
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	80da      	strh	r2, [r3, #6]
				m_temperatureLowerBound  = Seq2temperature-3;
 8008948:	4b6b      	ldr	r3, [pc, #428]	; (8008af8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x778>)
 800894a:	881b      	ldrh	r3, [r3, #0]
 800894c:	3b03      	subs	r3, #3
 800894e:	b29a      	uxth	r2, r3
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	811a      	strh	r2, [r3, #8]
				if((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <= m_temeperatureUpperBound)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	891a      	ldrh	r2, [r3, #8]
 8008958:	4b73      	ldr	r3, [pc, #460]	; (8008b28 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a8>)
 800895a:	881b      	ldrh	r3, [r3, #0]
 800895c:	429a      	cmp	r2, r3
 800895e:	d82d      	bhi.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	88da      	ldrh	r2, [r3, #6]
 8008964:	4b70      	ldr	r3, [pc, #448]	; (8008b28 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a8>)
 8008966:	881b      	ldrh	r3, [r3, #0]
 8008968:	429a      	cmp	r2, r3
 800896a:	d327      	bcc.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
				&&(act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <= m_temeperatureUpperBound)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	891a      	ldrh	r2, [r3, #8]
 8008970:	4b6e      	ldr	r3, [pc, #440]	; (8008b2c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7ac>)
 8008972:	881b      	ldrh	r3, [r3, #0]
 8008974:	429a      	cmp	r2, r3
 8008976:	d821      	bhi.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	88da      	ldrh	r2, [r3, #6]
 800897c:	4b6b      	ldr	r3, [pc, #428]	; (8008b2c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7ac>)
 800897e:	881b      	ldrh	r3, [r3, #0]
 8008980:	429a      	cmp	r2, r3
 8008982:	d31b      	bcc.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
				&&(act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <= m_temeperatureUpperBound)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	891a      	ldrh	r2, [r3, #8]
 8008988:	4b69      	ldr	r3, [pc, #420]	; (8008b30 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b0>)
 800898a:	881b      	ldrh	r3, [r3, #0]
 800898c:	429a      	cmp	r2, r3
 800898e:	d815      	bhi.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	88da      	ldrh	r2, [r3, #6]
 8008994:	4b66      	ldr	r3, [pc, #408]	; (8008b30 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b0>)
 8008996:	881b      	ldrh	r3, [r3, #0]
 8008998:	429a      	cmp	r2, r3
 800899a:	d30f      	bcc.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
				&&(act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <= m_temeperatureUpperBound))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	891a      	ldrh	r2, [r3, #8]
 80089a0:	4b64      	ldr	r3, [pc, #400]	; (8008b34 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b4>)
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d809      	bhi.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	88da      	ldrh	r2, [r3, #6]
 80089ac:	4b61      	ldr	r3, [pc, #388]	; (8008b34 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b4>)
 80089ae:	881b      	ldrh	r3, [r3, #0]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d303      	bcc.n	80089bc <_ZN13Heattreatment26stateMachineProcessControlEv+0x63c>
				{
					SEQMONITOR=25;
 80089b4:	4b60      	ldr	r3, [pc, #384]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 80089b6:	2219      	movs	r2, #25
 80089b8:	701a      	strb	r2, [r3, #0]
 80089ba:	e002      	b.n	80089c2 <_ZN13Heattreatment26stateMachineProcessControlEv+0x642>
				}
				else{
					SEQMONITOR=24;
 80089bc:	4b5e      	ldr	r3, [pc, #376]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 80089be:	2218      	movs	r2, #24
 80089c0:	701a      	strb	r2, [r3, #0]
				}
				status_to_server=22;
 80089c2:	4b5e      	ldr	r3, [pc, #376]	; (8008b3c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7bc>)
 80089c4:	2216      	movs	r2, #22
 80089c6:	701a      	strb	r2, [r3, #0]
		break;
 80089c8:	e085      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		case 25:
				temperature_reference = Seq2temperature;
 80089ca:	4b4b      	ldr	r3, [pc, #300]	; (8008af8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x778>)
 80089cc:	881a      	ldrh	r2, [r3, #0]
 80089ce:	4b4b      	ldr	r3, [pc, #300]	; (8008afc <_ZN13Heattreatment26stateMachineProcessControlEv+0x77c>)
 80089d0:	801a      	strh	r2, [r3, #0]
				Temp_Rising_Reference   = Rise_Sequence2_temp;
 80089d2:	4b4b      	ldr	r3, [pc, #300]	; (8008b00 <_ZN13Heattreatment26stateMachineProcessControlEv+0x780>)
 80089d4:	881a      	ldrh	r2, [r3, #0]
 80089d6:	4b4b      	ldr	r3, [pc, #300]	; (8008b04 <_ZN13Heattreatment26stateMachineProcessControlEv+0x784>)
 80089d8:	801a      	strh	r2, [r3, #0]
				TimeReference_Hr		= (unsigned char)H_Timer02HrValue;
 80089da:	4b4b      	ldr	r3, [pc, #300]	; (8008b08 <_ZN13Heattreatment26stateMachineProcessControlEv+0x788>)
 80089dc:	781a      	ldrb	r2, [r3, #0]
 80089de:	4b4b      	ldr	r3, [pc, #300]	; (8008b0c <_ZN13Heattreatment26stateMachineProcessControlEv+0x78c>)
 80089e0:	701a      	strb	r2, [r3, #0]
				TimeReference_Min		= (unsigned char)H_Timer02MinValue;
 80089e2:	4b4b      	ldr	r3, [pc, #300]	; (8008b10 <_ZN13Heattreatment26stateMachineProcessControlEv+0x790>)
 80089e4:	781a      	ldrb	r2, [r3, #0]
 80089e6:	4b4b      	ldr	r3, [pc, #300]	; (8008b14 <_ZN13Heattreatment26stateMachineProcessControlEv+0x794>)
 80089e8:	701a      	strb	r2, [r3, #0]
				Time_Rising_Ref_Hr		= (unsigned char)Rise_Sequence2_Hour;
 80089ea:	4b4b      	ldr	r3, [pc, #300]	; (8008b18 <_ZN13Heattreatment26stateMachineProcessControlEv+0x798>)
 80089ec:	781a      	ldrb	r2, [r3, #0]
 80089ee:	4b4b      	ldr	r3, [pc, #300]	; (8008b1c <_ZN13Heattreatment26stateMachineProcessControlEv+0x79c>)
 80089f0:	701a      	strb	r2, [r3, #0]
				Time_Rising_Ref_Min		= (unsigned char)Rise_Sequence2_Minute;
 80089f2:	4b4b      	ldr	r3, [pc, #300]	; (8008b20 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a0>)
 80089f4:	781a      	ldrb	r2, [r3, #0]
 80089f6:	4b4b      	ldr	r3, [pc, #300]	; (8008b24 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a4>)
 80089f8:	701a      	strb	r2, [r3, #0]
				m_temeperatureUpperBound = Seq2temperature+5;
 80089fa:	4b3f      	ldr	r3, [pc, #252]	; (8008af8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x778>)
 80089fc:	881b      	ldrh	r3, [r3, #0]
 80089fe:	3305      	adds	r3, #5
 8008a00:	b29a      	uxth	r2, r3
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	80da      	strh	r2, [r3, #6]
				m_temperatureLowerBound  = Seq2temperature-5;
 8008a06:	4b3c      	ldr	r3, [pc, #240]	; (8008af8 <_ZN13Heattreatment26stateMachineProcessControlEv+0x778>)
 8008a08:	881b      	ldrh	r3, [r3, #0]
 8008a0a:	3b05      	subs	r3, #5
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	811a      	strh	r2, [r3, #8]
				if(!start_process_control_timer)
 8008a12:	4b4b      	ldr	r3, [pc, #300]	; (8008b40 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c0>)
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d102      	bne.n	8008a20 <_ZN13Heattreatment26stateMachineProcessControlEv+0x6a0>
				{
					start_process_control_timer=2;
 8008a1a:	4b49      	ldr	r3, [pc, #292]	; (8008b40 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c0>)
 8008a1c:	2202      	movs	r2, #2
 8008a1e:	701a      	strb	r2, [r3, #0]
				}
				if(((act_temperature_c1 >= m_temperatureLowerBound)&&(act_temperature_c1 <=m_temeperatureUpperBound))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	891a      	ldrh	r2, [r3, #8]
 8008a24:	4b40      	ldr	r3, [pc, #256]	; (8008b28 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a8>)
 8008a26:	881b      	ldrh	r3, [r3, #0]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d805      	bhi.n	8008a38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x6b8>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	88da      	ldrh	r2, [r3, #6]
 8008a30:	4b3d      	ldr	r3, [pc, #244]	; (8008b28 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7a8>)
 8008a32:	881b      	ldrh	r3, [r3, #0]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d223      	bcs.n	8008a80 <_ZN13Heattreatment26stateMachineProcessControlEv+0x700>
				||((act_temperature_c2 >= m_temperatureLowerBound)&&(act_temperature_c2 <=m_temeperatureUpperBound))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	891a      	ldrh	r2, [r3, #8]
 8008a3c:	4b3b      	ldr	r3, [pc, #236]	; (8008b2c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7ac>)
 8008a3e:	881b      	ldrh	r3, [r3, #0]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d805      	bhi.n	8008a50 <_ZN13Heattreatment26stateMachineProcessControlEv+0x6d0>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	88da      	ldrh	r2, [r3, #6]
 8008a48:	4b38      	ldr	r3, [pc, #224]	; (8008b2c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7ac>)
 8008a4a:	881b      	ldrh	r3, [r3, #0]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d217      	bcs.n	8008a80 <_ZN13Heattreatment26stateMachineProcessControlEv+0x700>
				||((act_temperature_c3 >= m_temperatureLowerBound)&&(act_temperature_c3 <=m_temeperatureUpperBound))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	891a      	ldrh	r2, [r3, #8]
 8008a54:	4b36      	ldr	r3, [pc, #216]	; (8008b30 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b0>)
 8008a56:	881b      	ldrh	r3, [r3, #0]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d805      	bhi.n	8008a68 <_ZN13Heattreatment26stateMachineProcessControlEv+0x6e8>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	88da      	ldrh	r2, [r3, #6]
 8008a60:	4b33      	ldr	r3, [pc, #204]	; (8008b30 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b0>)
 8008a62:	881b      	ldrh	r3, [r3, #0]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d20b      	bcs.n	8008a80 <_ZN13Heattreatment26stateMachineProcessControlEv+0x700>
				||((act_temperature_c4 >= m_temperatureLowerBound)&&(act_temperature_c4 <=m_temeperatureUpperBound)))
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	891a      	ldrh	r2, [r3, #8]
 8008a6c:	4b31      	ldr	r3, [pc, #196]	; (8008b34 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b4>)
 8008a6e:	881b      	ldrh	r3, [r3, #0]
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d809      	bhi.n	8008a88 <_ZN13Heattreatment26stateMachineProcessControlEv+0x708>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	88da      	ldrh	r2, [r3, #6]
 8008a78:	4b2e      	ldr	r3, [pc, #184]	; (8008b34 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b4>)
 8008a7a:	881b      	ldrh	r3, [r3, #0]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d303      	bcc.n	8008a88 <_ZN13Heattreatment26stateMachineProcessControlEv+0x708>
				{
					stop_timer_count = 0;
 8008a80:	4b30      	ldr	r3, [pc, #192]	; (8008b44 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c4>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	701a      	strb	r2, [r3, #0]
 8008a86:	e002      	b.n	8008a8e <_ZN13Heattreatment26stateMachineProcessControlEv+0x70e>
				}
				else
				{
					stop_timer_count = 1;
 8008a88:	4b2e      	ldr	r3, [pc, #184]	; (8008b44 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c4>)
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	701a      	strb	r2, [r3, #0]
				}
				if(process_complete==2){
 8008a8e:	4b2e      	ldr	r3, [pc, #184]	; (8008b48 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c8>)
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d109      	bne.n	8008aaa <_ZN13Heattreatment26stateMachineProcessControlEv+0x72a>
					process_complete = 0;
 8008a96:	4b2c      	ldr	r3, [pc, #176]	; (8008b48 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c8>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	701a      	strb	r2, [r3, #0]
					start_process_control_timer=0;
 8008a9c:	4b28      	ldr	r3, [pc, #160]	; (8008b40 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7c0>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	701a      	strb	r2, [r3, #0]
					SEQMONITOR = 26;
 8008aa2:	4b25      	ldr	r3, [pc, #148]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 8008aa4:	221a      	movs	r2, #26
 8008aa6:	701a      	strb	r2, [r3, #0]
 8008aa8:	e002      	b.n	8008ab0 <_ZN13Heattreatment26stateMachineProcessControlEv+0x730>
				}
				else{
					SEQMONITOR = 25;
 8008aaa:	4b23      	ldr	r3, [pc, #140]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 8008aac:	2219      	movs	r2, #25
 8008aae:	701a      	strb	r2, [r3, #0]
				}
				status_to_server=23;
 8008ab0:	4b22      	ldr	r3, [pc, #136]	; (8008b3c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7bc>)
 8008ab2:	2217      	movs	r2, #23
 8008ab4:	701a      	strb	r2, [r3, #0]
			 break;
 8008ab6:	e00e      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		case 26:
			status_to_server=30;
 8008ab8:	4b20      	ldr	r3, [pc, #128]	; (8008b3c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7bc>)
 8008aba:	221e      	movs	r2, #30
 8008abc:	701a      	strb	r2, [r3, #0]
			SEQMONITOR   = 20;
 8008abe:	4b1e      	ldr	r3, [pc, #120]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 8008ac0:	2214      	movs	r2, #20
 8008ac2:	701a      	strb	r2, [r3, #0]
			temperature_reference = 32;
 8008ac4:	4b0d      	ldr	r3, [pc, #52]	; (8008afc <_ZN13Heattreatment26stateMachineProcessControlEv+0x77c>)
 8008ac6:	2220      	movs	r2, #32
 8008ac8:	801a      	strh	r2, [r3, #0]
		break;
 8008aca:	e004      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		default:
			SEQMONITOR   = 10;
 8008acc:	4b1a      	ldr	r3, [pc, #104]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 8008ace:	220a      	movs	r2, #10
 8008ad0:	701a      	strb	r2, [r3, #0]
		break;
 8008ad2:	e000      	b.n	8008ad6 <_ZN13Heattreatment26stateMachineProcessControlEv+0x756>
		break;
 8008ad4:	bf00      	nop
	}
	if((IDGen_Skip_Http==10)&&(SEQMONITOR!=26))
 8008ad6:	4b1d      	ldr	r3, [pc, #116]	; (8008b4c <_ZN13Heattreatment26stateMachineProcessControlEv+0x7cc>)
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	2b0a      	cmp	r3, #10
 8008adc:	d106      	bne.n	8008aec <_ZN13Heattreatment26stateMachineProcessControlEv+0x76c>
 8008ade:	4b16      	ldr	r3, [pc, #88]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	2b1a      	cmp	r3, #26
 8008ae4:	d002      	beq.n	8008aec <_ZN13Heattreatment26stateMachineProcessControlEv+0x76c>
	{
		SEQMONITOR = 26;
 8008ae6:	4b14      	ldr	r3, [pc, #80]	; (8008b38 <_ZN13Heattreatment26stateMachineProcessControlEv+0x7b8>)
 8008ae8:	221a      	movs	r2, #26
 8008aea:	701a      	strb	r2, [r3, #0]
	}
}
 8008aec:	bf00      	nop
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr
 8008af8:	2000061e 	.word	0x2000061e
 8008afc:	20000620 	.word	0x20000620
 8008b00:	20000638 	.word	0x20000638
 8008b04:	2000063e 	.word	0x2000063e
 8008b08:	20000630 	.word	0x20000630
 8008b0c:	20000640 	.word	0x20000640
 8008b10:	20000631 	.word	0x20000631
 8008b14:	20000641 	.word	0x20000641
 8008b18:	2000063c 	.word	0x2000063c
 8008b1c:	20000642 	.word	0x20000642
 8008b20:	2000063d 	.word	0x2000063d
 8008b24:	20000643 	.word	0x20000643
 8008b28:	20000622 	.word	0x20000622
 8008b2c:	20000624 	.word	0x20000624
 8008b30:	20000626 	.word	0x20000626
 8008b34:	20000628 	.word	0x20000628
 8008b38:	2000062a 	.word	0x2000062a
 8008b3c:	20000618 	.word	0x20000618
 8008b40:	2000062b 	.word	0x2000062b
 8008b44:	2000062c 	.word	0x2000062c
 8008b48:	2000062d 	.word	0x2000062d
 8008b4c:	200000f3 	.word	0x200000f3

08008b50 <_ZN13Heattreatment14specialHandlerEv>:

void Heattreatment::specialHandler(void)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 if(Status_Http!=11){return;}
 8008b58:	4b6b      	ldr	r3, [pc, #428]	; (8008d08 <_ZN13Heattreatment14specialHandlerEv+0x1b8>)
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	2b0b      	cmp	r3, #11
 8008b5e:	f040 80cc 	bne.w	8008cfa <_ZN13Heattreatment14specialHandlerEv+0x1aa>
	if(Status_Http==11)
 8008b62:	4b69      	ldr	r3, [pc, #420]	; (8008d08 <_ZN13Heattreatment14specialHandlerEv+0x1b8>)
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	2b0b      	cmp	r3, #11
 8008b68:	f040 80c8 	bne.w	8008cfc <_ZN13Heattreatment14specialHandlerEv+0x1ac>
	{
		if(Temperature_High_Http!=0)
 8008b6c:	4b67      	ldr	r3, [pc, #412]	; (8008d0c <_ZN13Heattreatment14specialHandlerEv+0x1bc>)
 8008b6e:	881b      	ldrh	r3, [r3, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00c      	beq.n	8008b8e <_ZN13Heattreatment14specialHandlerEv+0x3e>
		{
			if(Seq1temperature!=Temperature_High_Http)
 8008b74:	4b66      	ldr	r3, [pc, #408]	; (8008d10 <_ZN13Heattreatment14specialHandlerEv+0x1c0>)
 8008b76:	881a      	ldrh	r2, [r3, #0]
 8008b78:	4b64      	ldr	r3, [pc, #400]	; (8008d0c <_ZN13Heattreatment14specialHandlerEv+0x1bc>)
 8008b7a:	881b      	ldrh	r3, [r3, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d006      	beq.n	8008b8e <_ZN13Heattreatment14specialHandlerEv+0x3e>
			{
				Seq1temperature= Temperature_High_Http;
 8008b80:	4b62      	ldr	r3, [pc, #392]	; (8008d0c <_ZN13Heattreatment14specialHandlerEv+0x1bc>)
 8008b82:	881a      	ldrh	r2, [r3, #0]
 8008b84:	4b62      	ldr	r3, [pc, #392]	; (8008d10 <_ZN13Heattreatment14specialHandlerEv+0x1c0>)
 8008b86:	801a      	strh	r2, [r3, #0]
				updateSetData=1;
 8008b88:	4b62      	ldr	r3, [pc, #392]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	701a      	strb	r2, [r3, #0]
			}
		}
		if(Temperature_Low_Http!=0)
 8008b8e:	4b62      	ldr	r3, [pc, #392]	; (8008d18 <_ZN13Heattreatment14specialHandlerEv+0x1c8>)
 8008b90:	881b      	ldrh	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00c      	beq.n	8008bb0 <_ZN13Heattreatment14specialHandlerEv+0x60>
		{
			if(Seq2temperature!=Temperature_Low_Http)
 8008b96:	4b61      	ldr	r3, [pc, #388]	; (8008d1c <_ZN13Heattreatment14specialHandlerEv+0x1cc>)
 8008b98:	881a      	ldrh	r2, [r3, #0]
 8008b9a:	4b5f      	ldr	r3, [pc, #380]	; (8008d18 <_ZN13Heattreatment14specialHandlerEv+0x1c8>)
 8008b9c:	881b      	ldrh	r3, [r3, #0]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d006      	beq.n	8008bb0 <_ZN13Heattreatment14specialHandlerEv+0x60>
			{
				Seq2temperature= Temperature_Low_Http;
 8008ba2:	4b5d      	ldr	r3, [pc, #372]	; (8008d18 <_ZN13Heattreatment14specialHandlerEv+0x1c8>)
 8008ba4:	881a      	ldrh	r2, [r3, #0]
 8008ba6:	4b5d      	ldr	r3, [pc, #372]	; (8008d1c <_ZN13Heattreatment14specialHandlerEv+0x1cc>)
 8008ba8:	801a      	strh	r2, [r3, #0]
				updateSetData=1;
 8008baa:	4b5a      	ldr	r3, [pc, #360]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008bac:	2201      	movs	r2, #1
 8008bae:	701a      	strb	r2, [r3, #0]
			}
		}
		if(H_Timer01HrValue!=Sequence1_hour_http)
 8008bb0:	4b5b      	ldr	r3, [pc, #364]	; (8008d20 <_ZN13Heattreatment14specialHandlerEv+0x1d0>)
 8008bb2:	781a      	ldrb	r2, [r3, #0]
 8008bb4:	4b5b      	ldr	r3, [pc, #364]	; (8008d24 <_ZN13Heattreatment14specialHandlerEv+0x1d4>)
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d015      	beq.n	8008be8 <_ZN13Heattreatment14specialHandlerEv+0x98>
		{
			H_Timer01HrValue= Sequence1_hour_http;
 8008bbc:	4b59      	ldr	r3, [pc, #356]	; (8008d24 <_ZN13Heattreatment14specialHandlerEv+0x1d4>)
 8008bbe:	781a      	ldrb	r2, [r3, #0]
 8008bc0:	4b57      	ldr	r3, [pc, #348]	; (8008d20 <_ZN13Heattreatment14specialHandlerEv+0x1d0>)
 8008bc2:	701a      	strb	r2, [r3, #0]
			ProcessTotalMin1 	=  (H_Timer01HrValue*60)+  H_Timer01MinValue;
 8008bc4:	4b56      	ldr	r3, [pc, #344]	; (8008d20 <_ZN13Heattreatment14specialHandlerEv+0x1d0>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	461a      	mov	r2, r3
 8008bcc:	0112      	lsls	r2, r2, #4
 8008bce:	1ad3      	subs	r3, r2, r3
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	4b54      	ldr	r3, [pc, #336]	; (8008d28 <_ZN13Heattreatment14specialHandlerEv+0x1d8>)
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	4413      	add	r3, r2
 8008bdc:	b29a      	uxth	r2, r3
 8008bde:	4b53      	ldr	r3, [pc, #332]	; (8008d2c <_ZN13Heattreatment14specialHandlerEv+0x1dc>)
 8008be0:	801a      	strh	r2, [r3, #0]
			updateSetData=1;
 8008be2:	4b4c      	ldr	r3, [pc, #304]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008be4:	2201      	movs	r2, #1
 8008be6:	701a      	strb	r2, [r3, #0]
		}
		if(H_Timer01MinValue!=Sequence1_minute_http)
 8008be8:	4b4f      	ldr	r3, [pc, #316]	; (8008d28 <_ZN13Heattreatment14specialHandlerEv+0x1d8>)
 8008bea:	781a      	ldrb	r2, [r3, #0]
 8008bec:	4b50      	ldr	r3, [pc, #320]	; (8008d30 <_ZN13Heattreatment14specialHandlerEv+0x1e0>)
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d015      	beq.n	8008c20 <_ZN13Heattreatment14specialHandlerEv+0xd0>
		{
			H_Timer01MinValue= Sequence1_minute_http;
 8008bf4:	4b4e      	ldr	r3, [pc, #312]	; (8008d30 <_ZN13Heattreatment14specialHandlerEv+0x1e0>)
 8008bf6:	781a      	ldrb	r2, [r3, #0]
 8008bf8:	4b4b      	ldr	r3, [pc, #300]	; (8008d28 <_ZN13Heattreatment14specialHandlerEv+0x1d8>)
 8008bfa:	701a      	strb	r2, [r3, #0]
			ProcessTotalMin1 	=  (H_Timer01HrValue*60)+  H_Timer01MinValue;
 8008bfc:	4b48      	ldr	r3, [pc, #288]	; (8008d20 <_ZN13Heattreatment14specialHandlerEv+0x1d0>)
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	461a      	mov	r2, r3
 8008c04:	0112      	lsls	r2, r2, #4
 8008c06:	1ad3      	subs	r3, r2, r3
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	b29a      	uxth	r2, r3
 8008c0c:	4b46      	ldr	r3, [pc, #280]	; (8008d28 <_ZN13Heattreatment14specialHandlerEv+0x1d8>)
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	4413      	add	r3, r2
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	4b45      	ldr	r3, [pc, #276]	; (8008d2c <_ZN13Heattreatment14specialHandlerEv+0x1dc>)
 8008c18:	801a      	strh	r2, [r3, #0]
			updateSetData=1;
 8008c1a:	4b3e      	ldr	r3, [pc, #248]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	701a      	strb	r2, [r3, #0]
		}
		if(H_Timer02HrValue!=Sequence2_hour_http)
 8008c20:	4b44      	ldr	r3, [pc, #272]	; (8008d34 <_ZN13Heattreatment14specialHandlerEv+0x1e4>)
 8008c22:	781a      	ldrb	r2, [r3, #0]
 8008c24:	4b44      	ldr	r3, [pc, #272]	; (8008d38 <_ZN13Heattreatment14specialHandlerEv+0x1e8>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d015      	beq.n	8008c58 <_ZN13Heattreatment14specialHandlerEv+0x108>
		{
			H_Timer02HrValue= Sequence2_hour_http;
 8008c2c:	4b42      	ldr	r3, [pc, #264]	; (8008d38 <_ZN13Heattreatment14specialHandlerEv+0x1e8>)
 8008c2e:	781a      	ldrb	r2, [r3, #0]
 8008c30:	4b40      	ldr	r3, [pc, #256]	; (8008d34 <_ZN13Heattreatment14specialHandlerEv+0x1e4>)
 8008c32:	701a      	strb	r2, [r3, #0]
			ProcessTotalMin2   =  (H_Timer02HrValue*60)+  H_Timer02MinValue;
 8008c34:	4b3f      	ldr	r3, [pc, #252]	; (8008d34 <_ZN13Heattreatment14specialHandlerEv+0x1e4>)
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	0112      	lsls	r2, r2, #4
 8008c3e:	1ad3      	subs	r3, r2, r3
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	4b3d      	ldr	r3, [pc, #244]	; (8008d3c <_ZN13Heattreatment14specialHandlerEv+0x1ec>)
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	4413      	add	r3, r2
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	4b3c      	ldr	r3, [pc, #240]	; (8008d40 <_ZN13Heattreatment14specialHandlerEv+0x1f0>)
 8008c50:	801a      	strh	r2, [r3, #0]
			updateSetData=1;
 8008c52:	4b30      	ldr	r3, [pc, #192]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008c54:	2201      	movs	r2, #1
 8008c56:	701a      	strb	r2, [r3, #0]
		}
		if(H_Timer02MinValue!=Sequence2_minute_http)
 8008c58:	4b38      	ldr	r3, [pc, #224]	; (8008d3c <_ZN13Heattreatment14specialHandlerEv+0x1ec>)
 8008c5a:	781a      	ldrb	r2, [r3, #0]
 8008c5c:	4b39      	ldr	r3, [pc, #228]	; (8008d44 <_ZN13Heattreatment14specialHandlerEv+0x1f4>)
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d015      	beq.n	8008c90 <_ZN13Heattreatment14specialHandlerEv+0x140>
		{
			H_Timer02MinValue= Sequence2_minute_http;
 8008c64:	4b37      	ldr	r3, [pc, #220]	; (8008d44 <_ZN13Heattreatment14specialHandlerEv+0x1f4>)
 8008c66:	781a      	ldrb	r2, [r3, #0]
 8008c68:	4b34      	ldr	r3, [pc, #208]	; (8008d3c <_ZN13Heattreatment14specialHandlerEv+0x1ec>)
 8008c6a:	701a      	strb	r2, [r3, #0]
			ProcessTotalMin2   =  (H_Timer02HrValue*60)+  H_Timer02MinValue;
 8008c6c:	4b31      	ldr	r3, [pc, #196]	; (8008d34 <_ZN13Heattreatment14specialHandlerEv+0x1e4>)
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	461a      	mov	r2, r3
 8008c74:	0112      	lsls	r2, r2, #4
 8008c76:	1ad3      	subs	r3, r2, r3
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	b29a      	uxth	r2, r3
 8008c7c:	4b2f      	ldr	r3, [pc, #188]	; (8008d3c <_ZN13Heattreatment14specialHandlerEv+0x1ec>)
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	4413      	add	r3, r2
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	4b2e      	ldr	r3, [pc, #184]	; (8008d40 <_ZN13Heattreatment14specialHandlerEv+0x1f0>)
 8008c88:	801a      	strh	r2, [r3, #0]
			updateSetData=1;
 8008c8a:	4b22      	ldr	r3, [pc, #136]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	701a      	strb	r2, [r3, #0]
		}
		if(R_Sequence1_hour_http!=   Rise_Sequence1_Hour)
 8008c90:	4b2d      	ldr	r3, [pc, #180]	; (8008d48 <_ZN13Heattreatment14specialHandlerEv+0x1f8>)
 8008c92:	781a      	ldrb	r2, [r3, #0]
 8008c94:	4b2d      	ldr	r3, [pc, #180]	; (8008d4c <_ZN13Heattreatment14specialHandlerEv+0x1fc>)
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d006      	beq.n	8008caa <_ZN13Heattreatment14specialHandlerEv+0x15a>
		{
			Rise_Sequence1_Hour = R_Sequence1_hour_http;
 8008c9c:	4b2a      	ldr	r3, [pc, #168]	; (8008d48 <_ZN13Heattreatment14specialHandlerEv+0x1f8>)
 8008c9e:	781a      	ldrb	r2, [r3, #0]
 8008ca0:	4b2a      	ldr	r3, [pc, #168]	; (8008d4c <_ZN13Heattreatment14specialHandlerEv+0x1fc>)
 8008ca2:	701a      	strb	r2, [r3, #0]
			updateSetData=1;
 8008ca4:	4b1b      	ldr	r3, [pc, #108]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	701a      	strb	r2, [r3, #0]
		}
		if(R_Sequence1_minute_http!=   Rise_Sequence1_Minute)
 8008caa:	4b29      	ldr	r3, [pc, #164]	; (8008d50 <_ZN13Heattreatment14specialHandlerEv+0x200>)
 8008cac:	781a      	ldrb	r2, [r3, #0]
 8008cae:	4b29      	ldr	r3, [pc, #164]	; (8008d54 <_ZN13Heattreatment14specialHandlerEv+0x204>)
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d006      	beq.n	8008cc4 <_ZN13Heattreatment14specialHandlerEv+0x174>
		{
			Rise_Sequence1_Hour = R_Sequence1_minute_http;
 8008cb6:	4b26      	ldr	r3, [pc, #152]	; (8008d50 <_ZN13Heattreatment14specialHandlerEv+0x200>)
 8008cb8:	781a      	ldrb	r2, [r3, #0]
 8008cba:	4b24      	ldr	r3, [pc, #144]	; (8008d4c <_ZN13Heattreatment14specialHandlerEv+0x1fc>)
 8008cbc:	701a      	strb	r2, [r3, #0]
			updateSetData=1;
 8008cbe:	4b15      	ldr	r3, [pc, #84]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	701a      	strb	r2, [r3, #0]
		}

		if(R_Sequence2_hour_http!=   Rise_Sequence2_Hour)
 8008cc4:	4b24      	ldr	r3, [pc, #144]	; (8008d58 <_ZN13Heattreatment14specialHandlerEv+0x208>)
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	4b24      	ldr	r3, [pc, #144]	; (8008d5c <_ZN13Heattreatment14specialHandlerEv+0x20c>)
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d006      	beq.n	8008cde <_ZN13Heattreatment14specialHandlerEv+0x18e>
		{
			Rise_Sequence2_Hour = R_Sequence2_hour_http;
 8008cd0:	4b21      	ldr	r3, [pc, #132]	; (8008d58 <_ZN13Heattreatment14specialHandlerEv+0x208>)
 8008cd2:	781a      	ldrb	r2, [r3, #0]
 8008cd4:	4b21      	ldr	r3, [pc, #132]	; (8008d5c <_ZN13Heattreatment14specialHandlerEv+0x20c>)
 8008cd6:	701a      	strb	r2, [r3, #0]
			updateSetData=1;
 8008cd8:	4b0e      	ldr	r3, [pc, #56]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008cda:	2201      	movs	r2, #1
 8008cdc:	701a      	strb	r2, [r3, #0]
		}

		if(R_Sequence2_minute_http!=   Rise_Sequence2_Minute)
 8008cde:	4b20      	ldr	r3, [pc, #128]	; (8008d60 <_ZN13Heattreatment14specialHandlerEv+0x210>)
 8008ce0:	781a      	ldrb	r2, [r3, #0]
 8008ce2:	4b20      	ldr	r3, [pc, #128]	; (8008d64 <_ZN13Heattreatment14specialHandlerEv+0x214>)
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d008      	beq.n	8008cfc <_ZN13Heattreatment14specialHandlerEv+0x1ac>
		{
			Rise_Sequence2_Minute = R_Sequence2_minute_http;
 8008cea:	4b1d      	ldr	r3, [pc, #116]	; (8008d60 <_ZN13Heattreatment14specialHandlerEv+0x210>)
 8008cec:	781a      	ldrb	r2, [r3, #0]
 8008cee:	4b1d      	ldr	r3, [pc, #116]	; (8008d64 <_ZN13Heattreatment14specialHandlerEv+0x214>)
 8008cf0:	701a      	strb	r2, [r3, #0]
			updateSetData=1;
 8008cf2:	4b08      	ldr	r3, [pc, #32]	; (8008d14 <_ZN13Heattreatment14specialHandlerEv+0x1c4>)
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	701a      	strb	r2, [r3, #0]
 8008cf8:	e000      	b.n	8008cfc <_ZN13Heattreatment14specialHandlerEv+0x1ac>
 if(Status_Http!=11){return;}
 8008cfa:	bf00      	nop
		}
	}
}
 8008cfc:	370c      	adds	r7, #12
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr
 8008d06:	bf00      	nop
 8008d08:	200000f2 	.word	0x200000f2
 8008d0c:	200000e0 	.word	0x200000e0
 8008d10:	2000061c 	.word	0x2000061c
 8008d14:	20000616 	.word	0x20000616
 8008d18:	200000e4 	.word	0x200000e4
 8008d1c:	2000061e 	.word	0x2000061e
 8008d20:	2000062e 	.word	0x2000062e
 8008d24:	200000e6 	.word	0x200000e6
 8008d28:	2000062f 	.word	0x2000062f
 8008d2c:	20000632 	.word	0x20000632
 8008d30:	200000e7 	.word	0x200000e7
 8008d34:	20000630 	.word	0x20000630
 8008d38:	200000ec 	.word	0x200000ec
 8008d3c:	20000631 	.word	0x20000631
 8008d40:	20000634 	.word	0x20000634
 8008d44:	200000ed 	.word	0x200000ed
 8008d48:	200000e8 	.word	0x200000e8
 8008d4c:	2000063a 	.word	0x2000063a
 8008d50:	200000e9 	.word	0x200000e9
 8008d54:	2000063b 	.word	0x2000063b
 8008d58:	200000ea 	.word	0x200000ea
 8008d5c:	2000063c 	.word	0x2000063c
 8008d60:	200000eb 	.word	0x200000eb
 8008d64:	2000063d 	.word	0x2000063d

08008d68 <_ZN9ModbusrtuC1Ev>:
uint8_t TxSeqComplete;

extern uint16_t Temp_Rising_Reference;
extern uint8_t TimeReference_Hr,TimeReference_Min,Time_Rising_Ref_Hr,Time_Rising_Ref_Min;
extern uint16_t temperature_reference;
Modbusrtu::Modbusrtu() {
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	4a0e      	ldr	r2, [pc, #56]	; (8008dac <_ZN9ModbusrtuC1Ev+0x44>)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	601a      	str	r2, [r3, #0]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	771a      	strb	r2, [r3, #28]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a0c      	ldr	r2, [pc, #48]	; (8008db0 <_ZN9ModbusrtuC1Ev+0x48>)
 8008d80:	331d      	adds	r3, #29
 8008d82:	4611      	mov	r1, r2
 8008d84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008d88:	4618      	mov	r0, r3
 8008d8a:	f006 fe2b 	bl	800f9e4 <memcpy>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	4a08      	ldr	r2, [pc, #32]	; (8008db4 <_ZN9ModbusrtuC1Ev+0x4c>)
 8008d92:	f203 131d 	addw	r3, r3, #285	; 0x11d
 8008d96:	4611      	mov	r1, r2
 8008d98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f006 fe21 	bl	800f9e4 <memcpy>
	// TODO Auto-generated constructor stub

}
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4618      	mov	r0, r3
 8008da6:	3708      	adds	r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	08010780 	.word	0x08010780
 8008db0:	08010368 	.word	0x08010368
 8008db4:	08010468 	.word	0x08010468

08008db8 <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	4a04      	ldr	r2, [pc, #16]	; (8008dd4 <_ZN9ModbusrtuD1Ev+0x1c>)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4618      	mov	r0, r3
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr
 8008dd4:	08010780 	.word	0x08010780

08008dd8 <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
}
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f7ff ffe9 	bl	8008db8 <_ZN9ModbusrtuD1Ev>
 8008de6:	f44f 7108 	mov.w	r1, #544	; 0x220
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f006 fdc3 	bl	800f976 <_ZdlPvj>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4618      	mov	r0, r3
 8008df4:	3708      	adds	r7, #8
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
	...

08008dfc <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
	m_settemperature = temperature_reference*10;
 8008e04:	4b95      	ldr	r3, [pc, #596]	; (800905c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x260>)
 8008e06:	881b      	ldrh	r3, [r3, #0]
 8008e08:	461a      	mov	r2, r3
 8008e0a:	0092      	lsls	r2, r2, #2
 8008e0c:	4413      	add	r3, r2
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	821a      	strh	r2, [r3, #16]
	switch(Cntid)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	791b      	ldrb	r3, [r3, #4]
 8008e1a:	2b05      	cmp	r3, #5
 8008e1c:	f200 81d1 	bhi.w	80091c2 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3c6>
 8008e20:	a201      	add	r2, pc, #4	; (adr r2, 8008e28 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2c>)
 8008e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e26:	bf00      	nop
 8008e28:	08008e41 	.word	0x08008e41
 8008e2c:	08008ec7 	.word	0x08008ec7
 8008e30:	08008f47 	.word	0x08008f47
 8008e34:	08008fdd 	.word	0x08008fdd
 8008e38:	0800906d 	.word	0x0800906d
 8008e3c:	0800913d 	.word	0x0800913d
	{
	case 0:
		_u8MBSlave 			= mTemperatureSensorId;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	7f1a      	ldrb	r2, [r3, #28]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x03;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2203      	movs	r2, #3
 8008e4c:	719a      	strb	r2, [r3, #6]
		_u16ReadAddress 	= 0x00;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	811a      	strh	r2, [r3, #8]
		_u16ReadQty     	= 0x01;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2201      	movs	r2, #1
 8008e58:	731a      	strb	r2, [r3, #12]
		u8ModbusRegister[0] = _u8MBSlave;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	795a      	ldrb	r2, [r3, #5]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[1] =  u8MBFunction;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	799a      	ldrb	r2, [r3, #6]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	755a      	strb	r2, [r3, #21]
		u8ModbusRegister[2] =  0x01;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[3] =  static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	891b      	ldrh	r3, [r3, #8]
 8008e74:	0a1b      	lsrs	r3, r3, #8
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	b2da      	uxtb	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	75da      	strb	r2, [r3, #23]
		u8ModbusRegister[4] =  static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	891b      	ldrh	r3, [r3, #8]
 8008e82:	b2da      	uxtb	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	761a      	strb	r2, [r3, #24]
		u8ModbusRegister[5] = _u16ReadQty;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	7b1a      	ldrb	r2, [r3, #12]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	765a      	strb	r2, [r3, #25]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	3314      	adds	r3, #20
 8008e94:	2206      	movs	r2, #6
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 f9b5 	bl	8009208 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	89db      	ldrh	r3, [r3, #14]
 8008eaa:	b2da      	uxtb	r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	769a      	strb	r2, [r3, #26]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	89db      	ldrh	r3, [r3, #14]
 8008eb4:	0a1b      	lsrs	r3, r3, #8
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	b2da      	uxtb	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	76da      	strb	r2, [r3, #27]

		Cntid=1;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	711a      	strb	r2, [r3, #4]
	break;
 8008ec4:	e184      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
	case 1:/*RISING TEMP SET POINT*/
		_u8MBSlave 			= mTemperatureSensorId;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	7f1a      	ldrb	r2, [r3, #28]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x06;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2206      	movs	r2, #6
 8008ed2:	719a      	strb	r2, [r3, #6]
		u8ModbusRegister[0] = _u8MBSlave;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	795a      	ldrb	r2, [r3, #5]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[1] =  u8MBFunction;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	799a      	ldrb	r2, [r3, #6]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	755a      	strb	r2, [r3, #21]
		u8ModbusRegister[2] = 0x00;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[3] = 0x01;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2201      	movs	r2, #1
 8008eee:	75da      	strb	r2, [r3, #23]
		m_settemperature = Temp_Rising_Reference;
 8008ef0:	4b5b      	ldr	r3, [pc, #364]	; (8009060 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x264>)
 8008ef2:	881a      	ldrh	r2, [r3, #0]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	821a      	strh	r2, [r3, #16]
		u8ModbusRegister[4] = static_cast<uint8_t>((m_settemperature & 0xff00)>>8);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	8a1b      	ldrh	r3, [r3, #16]
 8008efc:	0a1b      	lsrs	r3, r3, #8
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	b2da      	uxtb	r2, r3
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	761a      	strb	r2, [r3, #24]
		u8ModbusRegister[5] = static_cast<uint8_t>(m_settemperature & 0x00ff);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	8a1b      	ldrh	r3, [r3, #16]
 8008f0a:	b2da      	uxtb	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	765a      	strb	r2, [r3, #25]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	3314      	adds	r3, #20
 8008f14:	2206      	movs	r2, #6
 8008f16:	4619      	mov	r1, r3
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 f975 	bl	8009208 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	461a      	mov	r2, r3
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	89db      	ldrh	r3, [r3, #14]
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	769a      	strb	r2, [r3, #26]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	89db      	ldrh	r3, [r3, #14]
 8008f34:	0a1b      	lsrs	r3, r3, #8
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	76da      	strb	r2, [r3, #27]
		Cntid=2;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2202      	movs	r2, #2
 8008f42:	711a      	strb	r2, [r3, #4]
	break;
 8008f44:	e144      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
	case 2:/*RISING TIME SET*/
			_u8MBSlave 			= mTemperatureSensorId;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	7f1a      	ldrb	r2, [r3, #28]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2206      	movs	r2, #6
 8008f52:	719a      	strb	r2, [r3, #6]
			u8ModbusRegister[0] = _u8MBSlave;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	795a      	ldrb	r2, [r3, #5]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[1] =  u8MBFunction;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	799a      	ldrb	r2, [r3, #6]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[2] = 0x10;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2210      	movs	r2, #16
 8008f68:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[3] = 0x01;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	75da      	strb	r2, [r3, #23]
			m_setTime = ((Time_Rising_Ref_Hr*60)+ Time_Rising_Ref_Min)+0;
 8008f70:	4b3c      	ldr	r3, [pc, #240]	; (8009064 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x268>)
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	461a      	mov	r2, r3
 8008f78:	0112      	lsls	r2, r2, #4
 8008f7a:	1ad3      	subs	r3, r2, r3
 8008f7c:	009b      	lsls	r3, r3, #2
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	4b39      	ldr	r3, [pc, #228]	; (8009068 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x26c>)
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	4413      	add	r3, r2
 8008f88:	b29a      	uxth	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	825a      	strh	r2, [r3, #18]
			u8ModbusRegister[4] = static_cast<uint8_t>((m_setTime & 0xff00)>>8);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	8a5b      	ldrh	r3, [r3, #18]
 8008f92:	0a1b      	lsrs	r3, r3, #8
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	b2da      	uxtb	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[5] = static_cast<uint8_t>(m_setTime & 0x00ff);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	8a5b      	ldrh	r3, [r3, #18]
 8008fa0:	b2da      	uxtb	r2, r3
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	765a      	strb	r2, [r3, #25]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	3314      	adds	r3, #20
 8008faa:	2206      	movs	r2, #6
 8008fac:	4619      	mov	r1, r3
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f000 f92a 	bl	8009208 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	89db      	ldrh	r3, [r3, #14]
 8008fc0:	b2da      	uxtb	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	769a      	strb	r2, [r3, #26]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	89db      	ldrh	r3, [r3, #14]
 8008fca:	0a1b      	lsrs	r3, r3, #8
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	b2da      	uxtb	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	76da      	strb	r2, [r3, #27]
			Cntid=3;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2203      	movs	r2, #3
 8008fd8:	711a      	strb	r2, [r3, #4]
		break;
 8008fda:	e0f9      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
	case 3: /*HOLDING TEMP SET POINT 2*/
			_u8MBSlave 			= mTemperatureSensorId;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	7f1a      	ldrb	r2, [r3, #28]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2206      	movs	r2, #6
 8008fe8:	719a      	strb	r2, [r3, #6]
			u8ModbusRegister[0] = _u8MBSlave;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	795a      	ldrb	r2, [r3, #5]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[1] =  u8MBFunction;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	799a      	ldrb	r2, [r3, #6]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[2] = 0x10;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2210      	movs	r2, #16
 8008ffe:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[3] = 0x03;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2203      	movs	r2, #3
 8009004:	75da      	strb	r2, [r3, #23]
			m_settemperature = temperature_reference;
 8009006:	4b15      	ldr	r3, [pc, #84]	; (800905c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x260>)
 8009008:	881a      	ldrh	r2, [r3, #0]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	821a      	strh	r2, [r3, #16]
			u8ModbusRegister[4] = static_cast<uint8_t>((m_settemperature & 0xff00)>>8);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	8a1b      	ldrh	r3, [r3, #16]
 8009012:	0a1b      	lsrs	r3, r3, #8
 8009014:	b29b      	uxth	r3, r3
 8009016:	b2da      	uxtb	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[5] = static_cast<uint8_t>(m_settemperature & 0x00ff);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	8a1b      	ldrh	r3, [r3, #16]
 8009020:	b2da      	uxtb	r2, r3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	765a      	strb	r2, [r3, #25]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	3314      	adds	r3, #20
 800902a:	2206      	movs	r2, #6
 800902c:	4619      	mov	r1, r3
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f000 f8ea 	bl	8009208 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8009034:	4603      	mov	r3, r0
 8009036:	461a      	mov	r2, r3
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	89db      	ldrh	r3, [r3, #14]
 8009040:	b2da      	uxtb	r2, r3
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	769a      	strb	r2, [r3, #26]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	89db      	ldrh	r3, [r3, #14]
 800904a:	0a1b      	lsrs	r3, r3, #8
 800904c:	b29b      	uxth	r3, r3
 800904e:	b2da      	uxtb	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	76da      	strb	r2, [r3, #27]
			Cntid=4;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2204      	movs	r2, #4
 8009058:	711a      	strb	r2, [r3, #4]

		break;
 800905a:	e0b9      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
 800905c:	20000620 	.word	0x20000620
 8009060:	2000063e 	.word	0x2000063e
 8009064:	20000642 	.word	0x20000642
 8009068:	20000643 	.word	0x20000643
	case 4: /*HOLDING time SET 2*/
			_u8MBSlave 			= mTemperatureSensorId;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	7f1a      	ldrb	r2, [r3, #28]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2206      	movs	r2, #6
 8009078:	719a      	strb	r2, [r3, #6]
			u8ModbusRegister[0] = _u8MBSlave;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	795a      	ldrb	r2, [r3, #5]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[1] =  u8MBFunction;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	799a      	ldrb	r2, [r3, #6]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[2] = 0x10;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2210      	movs	r2, #16
 800908e:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[3] = 0x04;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2204      	movs	r2, #4
 8009094:	75da      	strb	r2, [r3, #23]
			m_setTime = ((TimeReference_Hr*60)+ TimeReference_Min)+60;
 8009096:	4b54      	ldr	r3, [pc, #336]	; (80091e8 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3ec>)
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	b29b      	uxth	r3, r3
 800909c:	461a      	mov	r2, r3
 800909e:	0112      	lsls	r2, r2, #4
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	4b51      	ldr	r3, [pc, #324]	; (80091ec <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3f0>)
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	4413      	add	r3, r2
 80090ae:	b29b      	uxth	r3, r3
 80090b0:	333c      	adds	r3, #60	; 0x3c
 80090b2:	b29a      	uxth	r2, r3
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	825a      	strh	r2, [r3, #18]
			u8ModbusRegister[4] = static_cast<uint8_t>((m_setTime & 0xff00)>>8);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	8a5b      	ldrh	r3, [r3, #18]
 80090bc:	0a1b      	lsrs	r3, r3, #8
 80090be:	b29b      	uxth	r3, r3
 80090c0:	b2da      	uxtb	r2, r3
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[5] = static_cast<uint8_t>(m_setTime & 0x00ff);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	8a5b      	ldrh	r3, [r3, #18]
 80090ca:	b2da      	uxtb	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	765a      	strb	r2, [r3, #25]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	3314      	adds	r3, #20
 80090d4:	2206      	movs	r2, #6
 80090d6:	4619      	mov	r1, r3
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 f895 	bl	8009208 <_ZN9Modbusrtu11ASCChecksumEPhh>
 80090de:	4603      	mov	r3, r0
 80090e0:	461a      	mov	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	89db      	ldrh	r3, [r3, #14]
 80090ea:	b2da      	uxtb	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	769a      	strb	r2, [r3, #26]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	89db      	ldrh	r3, [r3, #14]
 80090f4:	0a1b      	lsrs	r3, r3, #8
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	b2da      	uxtb	r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	76da      	strb	r2, [r3, #27]
			Cntid=5;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2205      	movs	r2, #5
 8009102:	711a      	strb	r2, [r3, #4]
			if(mTemperatureSensorId ==1){mTemperatureSensorId=2;}
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	7f1b      	ldrb	r3, [r3, #28]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d103      	bne.n	8009114 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x318>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2202      	movs	r2, #2
 8009110:	771a      	strb	r2, [r3, #28]
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
			else if(mTemperatureSensorId ==3){mTemperatureSensorId=4;}
			else{mTemperatureSensorId=1;}
	break;
 8009112:	e05d      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	7f1b      	ldrb	r3, [r3, #28]
 8009118:	2b02      	cmp	r3, #2
 800911a:	d103      	bne.n	8009124 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x328>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2203      	movs	r2, #3
 8009120:	771a      	strb	r2, [r3, #28]
	break;
 8009122:	e055      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
			else if(mTemperatureSensorId ==3){mTemperatureSensorId=4;}
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	7f1b      	ldrb	r3, [r3, #28]
 8009128:	2b03      	cmp	r3, #3
 800912a:	d103      	bne.n	8009134 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x338>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2204      	movs	r2, #4
 8009130:	771a      	strb	r2, [r3, #28]
	break;
 8009132:	e04d      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
			else{mTemperatureSensorId=1;}
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	771a      	strb	r2, [r3, #28]
	break;
 800913a:	e049      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
	case 5:
			u8MBFunction		= 0x03;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2203      	movs	r2, #3
 8009140:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x00;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	815a      	strh	r2, [r3, #10]
			_u16ReadAddress  	= 0x04;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2204      	movs	r2, #4
 800914c:	811a      	strh	r2, [r3, #8]
			u8ModbusRegister[0] = WaterTemperatureId;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2205      	movs	r2, #5
 8009152:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[1] =  u8MBFunction;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	799a      	ldrb	r2, [r3, #6]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	755a      	strb	r2, [r3, #21]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	895b      	ldrh	r3, [r3, #10]
 8009160:	0a1b      	lsrs	r3, r3, #8
 8009162:	b29b      	uxth	r3, r3
 8009164:	b2da      	uxtb	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	895b      	ldrh	r3, [r3, #10]
 800916e:	b2da      	uxtb	r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	75da      	strb	r2, [r3, #23]
			u8ModbusRegister[4] = static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	891b      	ldrh	r3, [r3, #8]
 8009178:	0a1b      	lsrs	r3, r3, #8
 800917a:	b29b      	uxth	r3, r3
 800917c:	b2da      	uxtb	r2, r3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	761a      	strb	r2, [r3, #24]
			u8ModbusRegister[5] = static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	891b      	ldrh	r3, [r3, #8]
 8009186:	b2da      	uxtb	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	765a      	strb	r2, [r3, #25]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	3314      	adds	r3, #20
 8009190:	2206      	movs	r2, #6
 8009192:	4619      	mov	r1, r3
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 f837 	bl	8009208 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800919a:	4603      	mov	r3, r0
 800919c:	461a      	mov	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	89db      	ldrh	r3, [r3, #14]
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	769a      	strb	r2, [r3, #26]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	89db      	ldrh	r3, [r3, #14]
 80091b0:	0a1b      	lsrs	r3, r3, #8
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	76da      	strb	r2, [r3, #27]
			Cntid=0;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	711a      	strb	r2, [r3, #4]
	break;
 80091c0:	e006      	b.n	80091d0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3d4>
	default:
		Cntid=0;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2200      	movs	r2, #0
 80091c6:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	771a      	strb	r2, [r3, #28]
	break;
 80091ce:	bf00      	nop
	}


	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,8);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	3314      	adds	r3, #20
 80091d4:	2208      	movs	r2, #8
 80091d6:	4619      	mov	r1, r3
 80091d8:	4805      	ldr	r0, [pc, #20]	; (80091f0 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x3f4>)
 80091da:	f005 f873 	bl	800e2c4 <HAL_UART_Transmit_IT>

}
 80091de:	bf00      	nop
 80091e0:	3708      	adds	r7, #8
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
 80091e6:	bf00      	nop
 80091e8:	20000640 	.word	0x20000640
 80091ec:	20000641 	.word	0x20000641
 80091f0:	20000324 	.word	0x20000324

080091f4 <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_IT(&huart1,u8rxbuf,13);
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 8009208:	b480      	push	{r7}
 800920a:	b087      	sub	sp, #28
 800920c:	af00      	add	r7, sp, #0
 800920e:	60f8      	str	r0, [r7, #12]
 8009210:	60b9      	str	r1, [r7, #8]
 8009212:	4613      	mov	r3, r2
 8009214:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 8009216:	23ff      	movs	r3, #255	; 0xff
 8009218:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 800921a:	23ff      	movs	r3, #255	; 0xff
 800921c:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 800921e:	79fb      	ldrb	r3, [r7, #7]
 8009220:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 8009222:	2300      	movs	r3, #0
 8009224:	75fb      	strb	r3, [r7, #23]
 8009226:	7dfa      	ldrb	r2, [r7, #23]
 8009228:	7d3b      	ldrb	r3, [r7, #20]
 800922a:	429a      	cmp	r2, r3
 800922c:	d217      	bcs.n	800925e <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	1c5a      	adds	r2, r3, #1
 8009232:	60ba      	str	r2, [r7, #8]
 8009234:	781a      	ldrb	r2, [r3, #0]
 8009236:	7dbb      	ldrb	r3, [r7, #22]
 8009238:	4053      	eors	r3, r2
 800923a:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 800923c:	7cfb      	ldrb	r3, [r7, #19]
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	4413      	add	r3, r2
 8009242:	7f5a      	ldrb	r2, [r3, #29]
 8009244:	7d7b      	ldrb	r3, [r7, #21]
 8009246:	4053      	eors	r3, r2
 8009248:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 800924a:	7cfb      	ldrb	r3, [r7, #19]
 800924c:	68fa      	ldr	r2, [r7, #12]
 800924e:	4413      	add	r3, r2
 8009250:	f893 311d 	ldrb.w	r3, [r3, #285]	; 0x11d
 8009254:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 8009256:	7dfb      	ldrb	r3, [r7, #23]
 8009258:	3301      	adds	r3, #1
 800925a:	75fb      	strb	r3, [r7, #23]
 800925c:	e7e3      	b.n	8009226 <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 800925e:	7d7b      	ldrb	r3, [r7, #21]
 8009260:	021b      	lsls	r3, r3, #8
 8009262:	b21a      	sxth	r2, r3
 8009264:	7dbb      	ldrb	r3, [r7, #22]
 8009266:	b21b      	sxth	r3, r3
 8009268:	4313      	orrs	r3, r2
 800926a:	b21b      	sxth	r3, r3
 800926c:	b29b      	uxth	r3, r3
}
 800926e:	4618      	mov	r0, r3
 8009270:	371c      	adds	r7, #28
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr
	...

0800927c <_ZN14OfflineStorageC1Ev>:
uint8_t m_readFlashBuf[20];
uint8_t m_readFlashheatBuf[20];



OfflineStorage::OfflineStorage() {
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	4a04      	ldr	r2, [pc, #16]	; (8009298 <_ZN14OfflineStorageC1Ev+0x1c>)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4618      	mov	r0, r3
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr
 8009298:	08010790 	.word	0x08010790

0800929c <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	4a04      	ldr	r2, [pc, #16]	; (80092b8 <_ZN14OfflineStorageD1Ev+0x1c>)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4618      	mov	r0, r3
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr
 80092b8:	08010790 	.word	0x08010790

080092bc <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 80092bc:	b580      	push	{r7, lr}
 80092be:	b082      	sub	sp, #8
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
}
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f7ff ffe9 	bl	800929c <_ZN14OfflineStorageD1Ev>
 80092ca:	2104      	movs	r1, #4
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f006 fb52 	bl	800f976 <_ZdlPvj>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4618      	mov	r0, r3
 80092d6:	3708      	adds	r7, #8
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
	m_writeHeattreatmentData();
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 f807 	bl	80092f8 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv>
	m_writeCountinc();
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 f8b4 	bl	8009458 <_ZN14OfflineStorage15m_writeCountincEv>

}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv>:

	W25qxx_EraseSector(0);
	W25qxx_WriteSector(m_writeFlashBuf,0,0,1);
}

void OfflineStorage::m_writeHeattreatmentData(){
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
	if((ProcessId_Value != ProcessId_Value_K1)||(updateSetData==1)||
 8009300:	4b43      	ldr	r3, [pc, #268]	; (8009410 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x118>)
 8009302:	881a      	ldrh	r2, [r3, #0]
 8009304:	4b43      	ldr	r3, [pc, #268]	; (8009414 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x11c>)
 8009306:	881b      	ldrh	r3, [r3, #0]
 8009308:	429a      	cmp	r2, r3
 800930a:	d109      	bne.n	8009320 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x28>
 800930c:	4b42      	ldr	r3, [pc, #264]	; (8009418 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x120>)
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	2b01      	cmp	r3, #1
 8009312:	d005      	beq.n	8009320 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x28>
			(SEQMONITOR != SEQMONITOR_K1))
 8009314:	4b41      	ldr	r3, [pc, #260]	; (800941c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x124>)
 8009316:	781a      	ldrb	r2, [r3, #0]
 8009318:	4b41      	ldr	r3, [pc, #260]	; (8009420 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x128>)
 800931a:	781b      	ldrb	r3, [r3, #0]
	if((ProcessId_Value != ProcessId_Value_K1)||(updateSetData==1)||
 800931c:	429a      	cmp	r2, r3
 800931e:	d073      	beq.n	8009408 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x110>
	{
		m_writeFlashBuf[0] = (uint8_t)(ProcessId_Value & 0xff);
 8009320:	4b3b      	ldr	r3, [pc, #236]	; (8009410 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x118>)
 8009322:	881b      	ldrh	r3, [r3, #0]
 8009324:	b2da      	uxtb	r2, r3
 8009326:	4b3f      	ldr	r3, [pc, #252]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009328:	701a      	strb	r2, [r3, #0]
		m_writeFlashBuf[1] = (uint8_t)(ProcessId_Value>>8) & 0xff;
 800932a:	4b39      	ldr	r3, [pc, #228]	; (8009410 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x118>)
 800932c:	881b      	ldrh	r3, [r3, #0]
 800932e:	0a1b      	lsrs	r3, r3, #8
 8009330:	b29b      	uxth	r3, r3
 8009332:	b2da      	uxtb	r2, r3
 8009334:	4b3b      	ldr	r3, [pc, #236]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009336:	705a      	strb	r2, [r3, #1]
		ProcessId_Value_K1 = ProcessId_Value;
 8009338:	4b35      	ldr	r3, [pc, #212]	; (8009410 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x118>)
 800933a:	881a      	ldrh	r2, [r3, #0]
 800933c:	4b35      	ldr	r3, [pc, #212]	; (8009414 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x11c>)
 800933e:	801a      	strh	r2, [r3, #0]

		m_writeFlashBuf[2] = (uint8_t)(Seq1temperature & 0xff);
 8009340:	4b39      	ldr	r3, [pc, #228]	; (8009428 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x130>)
 8009342:	881b      	ldrh	r3, [r3, #0]
 8009344:	b2da      	uxtb	r2, r3
 8009346:	4b37      	ldr	r3, [pc, #220]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009348:	709a      	strb	r2, [r3, #2]
		m_writeFlashBuf[3] = (uint8_t)(Seq1temperature>>8) & 0xff;
 800934a:	4b37      	ldr	r3, [pc, #220]	; (8009428 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x130>)
 800934c:	881b      	ldrh	r3, [r3, #0]
 800934e:	0a1b      	lsrs	r3, r3, #8
 8009350:	b29b      	uxth	r3, r3
 8009352:	b2da      	uxtb	r2, r3
 8009354:	4b33      	ldr	r3, [pc, #204]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009356:	70da      	strb	r2, [r3, #3]
		m_writeFlashBuf[4] = (uint8_t)(Seq2temperature & 0xff);
 8009358:	4b34      	ldr	r3, [pc, #208]	; (800942c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x134>)
 800935a:	881b      	ldrh	r3, [r3, #0]
 800935c:	b2da      	uxtb	r2, r3
 800935e:	4b31      	ldr	r3, [pc, #196]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009360:	711a      	strb	r2, [r3, #4]
		m_writeFlashBuf[5] = (uint8_t)(Seq2temperature>>8) & 0xff;
 8009362:	4b32      	ldr	r3, [pc, #200]	; (800942c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x134>)
 8009364:	881b      	ldrh	r3, [r3, #0]
 8009366:	0a1b      	lsrs	r3, r3, #8
 8009368:	b29b      	uxth	r3, r3
 800936a:	b2da      	uxtb	r2, r3
 800936c:	4b2d      	ldr	r3, [pc, #180]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 800936e:	715a      	strb	r2, [r3, #5]
		m_writeFlashBuf[6] = (uint8_t)(H_Timer01HrValue);
 8009370:	4b2f      	ldr	r3, [pc, #188]	; (8009430 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x138>)
 8009372:	781a      	ldrb	r2, [r3, #0]
 8009374:	4b2b      	ldr	r3, [pc, #172]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009376:	719a      	strb	r2, [r3, #6]
		m_writeFlashBuf[7] = (uint8_t)(H_Timer01MinValue);
 8009378:	4b2e      	ldr	r3, [pc, #184]	; (8009434 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x13c>)
 800937a:	781a      	ldrb	r2, [r3, #0]
 800937c:	4b29      	ldr	r3, [pc, #164]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 800937e:	71da      	strb	r2, [r3, #7]
		m_writeFlashBuf[8] = (uint8_t)(H_Timer02HrValue);
 8009380:	4b2d      	ldr	r3, [pc, #180]	; (8009438 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x140>)
 8009382:	781a      	ldrb	r2, [r3, #0]
 8009384:	4b27      	ldr	r3, [pc, #156]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009386:	721a      	strb	r2, [r3, #8]
		m_writeFlashBuf[9] = (uint8_t)(H_Timer02MinValue);
 8009388:	4b2c      	ldr	r3, [pc, #176]	; (800943c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x144>)
 800938a:	781a      	ldrb	r2, [r3, #0]
 800938c:	4b25      	ldr	r3, [pc, #148]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 800938e:	725a      	strb	r2, [r3, #9]
		m_writeFlashBuf[10] = (uint8_t)(Rise_Sequence1_temp & 0xff);
 8009390:	4b2b      	ldr	r3, [pc, #172]	; (8009440 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x148>)
 8009392:	881b      	ldrh	r3, [r3, #0]
 8009394:	b2da      	uxtb	r2, r3
 8009396:	4b23      	ldr	r3, [pc, #140]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009398:	729a      	strb	r2, [r3, #10]
		m_writeFlashBuf[11] = (uint8_t)(Rise_Sequence1_temp>>8) & 0xff;
 800939a:	4b29      	ldr	r3, [pc, #164]	; (8009440 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x148>)
 800939c:	881b      	ldrh	r3, [r3, #0]
 800939e:	0a1b      	lsrs	r3, r3, #8
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	4b1f      	ldr	r3, [pc, #124]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093a6:	72da      	strb	r2, [r3, #11]
		m_writeFlashBuf[12] = (uint8_t)(Rise_Sequence2_temp & 0xff);
 80093a8:	4b26      	ldr	r3, [pc, #152]	; (8009444 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x14c>)
 80093aa:	881b      	ldrh	r3, [r3, #0]
 80093ac:	b2da      	uxtb	r2, r3
 80093ae:	4b1d      	ldr	r3, [pc, #116]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093b0:	731a      	strb	r2, [r3, #12]
		m_writeFlashBuf[13] = (uint8_t)(Rise_Sequence2_temp>>8) & 0xff;
 80093b2:	4b24      	ldr	r3, [pc, #144]	; (8009444 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x14c>)
 80093b4:	881b      	ldrh	r3, [r3, #0]
 80093b6:	0a1b      	lsrs	r3, r3, #8
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	b2da      	uxtb	r2, r3
 80093bc:	4b19      	ldr	r3, [pc, #100]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093be:	735a      	strb	r2, [r3, #13]
		m_writeFlashBuf[14] = (uint8_t)(Rise_Sequence1_Hour);
 80093c0:	4b21      	ldr	r3, [pc, #132]	; (8009448 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x150>)
 80093c2:	781a      	ldrb	r2, [r3, #0]
 80093c4:	4b17      	ldr	r3, [pc, #92]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093c6:	739a      	strb	r2, [r3, #14]
		m_writeFlashBuf[15] = (uint8_t)(Rise_Sequence1_Minute);
 80093c8:	4b20      	ldr	r3, [pc, #128]	; (800944c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x154>)
 80093ca:	781a      	ldrb	r2, [r3, #0]
 80093cc:	4b15      	ldr	r3, [pc, #84]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093ce:	73da      	strb	r2, [r3, #15]
		m_writeFlashBuf[16] = (uint8_t)(Rise_Sequence2_Hour);
 80093d0:	4b1f      	ldr	r3, [pc, #124]	; (8009450 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x158>)
 80093d2:	781a      	ldrb	r2, [r3, #0]
 80093d4:	4b13      	ldr	r3, [pc, #76]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093d6:	741a      	strb	r2, [r3, #16]
		m_writeFlashBuf[17] = (uint8_t)(Rise_Sequence2_Minute);
 80093d8:	4b1e      	ldr	r3, [pc, #120]	; (8009454 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x15c>)
 80093da:	781a      	ldrb	r2, [r3, #0]
 80093dc:	4b11      	ldr	r3, [pc, #68]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093de:	745a      	strb	r2, [r3, #17]
		m_writeFlashBuf[18] = SEQMONITOR;
 80093e0:	4b0e      	ldr	r3, [pc, #56]	; (800941c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x124>)
 80093e2:	781a      	ldrb	r2, [r3, #0]
 80093e4:	4b0f      	ldr	r3, [pc, #60]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 80093e6:	749a      	strb	r2, [r3, #18]
		SEQMONITOR_K1 = SEQMONITOR;
 80093e8:	4b0c      	ldr	r3, [pc, #48]	; (800941c <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x124>)
 80093ea:	781a      	ldrb	r2, [r3, #0]
 80093ec:	4b0c      	ldr	r3, [pc, #48]	; (8009420 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x128>)
 80093ee:	701a      	strb	r2, [r3, #0]
		updateSetData	= 0;
 80093f0:	4b09      	ldr	r3, [pc, #36]	; (8009418 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x120>)
 80093f2:	2200      	movs	r2, #0
 80093f4:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(0);
 80093f6:	2000      	movs	r0, #0
 80093f8:	f7f9 ff7e 	bl	80032f8 <W25qxx_EraseSector>
		//W25qxx_WriteSector(m_writeFlashBuf,1,0,19);
		W25qxx_WriteSector(m_writeFlashBuf,0,0,19);
 80093fc:	2313      	movs	r3, #19
 80093fe:	2200      	movs	r2, #0
 8009400:	2100      	movs	r1, #0
 8009402:	4808      	ldr	r0, [pc, #32]	; (8009424 <_ZN14OfflineStorage24m_writeHeattreatmentDataEv+0x12c>)
 8009404:	f7fa f86a 	bl	80034dc <W25qxx_WriteSector>

	}
}
 8009408:	bf00      	nop
 800940a:	3708      	adds	r7, #8
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}
 8009410:	2000061a 	.word	0x2000061a
 8009414:	20000656 	.word	0x20000656
 8009418:	20000616 	.word	0x20000616
 800941c:	2000062a 	.word	0x2000062a
 8009420:	20000655 	.word	0x20000655
 8009424:	2000065c 	.word	0x2000065c
 8009428:	2000061c 	.word	0x2000061c
 800942c:	2000061e 	.word	0x2000061e
 8009430:	2000062e 	.word	0x2000062e
 8009434:	2000062f 	.word	0x2000062f
 8009438:	20000630 	.word	0x20000630
 800943c:	20000631 	.word	0x20000631
 8009440:	20000636 	.word	0x20000636
 8009444:	20000638 	.word	0x20000638
 8009448:	2000063a 	.word	0x2000063a
 800944c:	2000063b 	.word	0x2000063b
 8009450:	2000063c 	.word	0x2000063c
 8009454:	2000063d 	.word	0x2000063d

08009458 <_ZN14OfflineStorage15m_writeCountincEv>:

void OfflineStorage::m_writeCountinc(){
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
	if((seq1_count_inc_K1 != seq1_count_inc) ||(seq2_count_inc_K1 != seq2_count_inc )){
 8009460:	4b1c      	ldr	r3, [pc, #112]	; (80094d4 <_ZN14OfflineStorage15m_writeCountincEv+0x7c>)
 8009462:	881a      	ldrh	r2, [r3, #0]
 8009464:	4b1c      	ldr	r3, [pc, #112]	; (80094d8 <_ZN14OfflineStorage15m_writeCountincEv+0x80>)
 8009466:	881b      	ldrh	r3, [r3, #0]
 8009468:	429a      	cmp	r2, r3
 800946a:	d105      	bne.n	8009478 <_ZN14OfflineStorage15m_writeCountincEv+0x20>
 800946c:	4b1b      	ldr	r3, [pc, #108]	; (80094dc <_ZN14OfflineStorage15m_writeCountincEv+0x84>)
 800946e:	881a      	ldrh	r2, [r3, #0]
 8009470:	4b1b      	ldr	r3, [pc, #108]	; (80094e0 <_ZN14OfflineStorage15m_writeCountincEv+0x88>)
 8009472:	881b      	ldrh	r3, [r3, #0]
 8009474:	429a      	cmp	r2, r3
 8009476:	d028      	beq.n	80094ca <_ZN14OfflineStorage15m_writeCountincEv+0x72>
		m_writeFlashBuf[0] = (uint8_t)(seq1_count_inc & 0xff);
 8009478:	4b17      	ldr	r3, [pc, #92]	; (80094d8 <_ZN14OfflineStorage15m_writeCountincEv+0x80>)
 800947a:	881b      	ldrh	r3, [r3, #0]
 800947c:	b2da      	uxtb	r2, r3
 800947e:	4b19      	ldr	r3, [pc, #100]	; (80094e4 <_ZN14OfflineStorage15m_writeCountincEv+0x8c>)
 8009480:	701a      	strb	r2, [r3, #0]
		m_writeFlashBuf[1] = (uint8_t)(seq1_count_inc>>8) & 0xff;
 8009482:	4b15      	ldr	r3, [pc, #84]	; (80094d8 <_ZN14OfflineStorage15m_writeCountincEv+0x80>)
 8009484:	881b      	ldrh	r3, [r3, #0]
 8009486:	0a1b      	lsrs	r3, r3, #8
 8009488:	b29b      	uxth	r3, r3
 800948a:	b2da      	uxtb	r2, r3
 800948c:	4b15      	ldr	r3, [pc, #84]	; (80094e4 <_ZN14OfflineStorage15m_writeCountincEv+0x8c>)
 800948e:	705a      	strb	r2, [r3, #1]
		m_writeFlashBuf[2] = (uint8_t)(seq2_count_inc & 0xff);
 8009490:	4b13      	ldr	r3, [pc, #76]	; (80094e0 <_ZN14OfflineStorage15m_writeCountincEv+0x88>)
 8009492:	881b      	ldrh	r3, [r3, #0]
 8009494:	b2da      	uxtb	r2, r3
 8009496:	4b13      	ldr	r3, [pc, #76]	; (80094e4 <_ZN14OfflineStorage15m_writeCountincEv+0x8c>)
 8009498:	709a      	strb	r2, [r3, #2]
		m_writeFlashBuf[3] = (uint8_t)(seq2_count_inc>>8) & 0xff;
 800949a:	4b11      	ldr	r3, [pc, #68]	; (80094e0 <_ZN14OfflineStorage15m_writeCountincEv+0x88>)
 800949c:	881b      	ldrh	r3, [r3, #0]
 800949e:	0a1b      	lsrs	r3, r3, #8
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	b2da      	uxtb	r2, r3
 80094a4:	4b0f      	ldr	r3, [pc, #60]	; (80094e4 <_ZN14OfflineStorage15m_writeCountincEv+0x8c>)
 80094a6:	70da      	strb	r2, [r3, #3]
		seq1_count_inc_K1 = seq1_count_inc;
 80094a8:	4b0b      	ldr	r3, [pc, #44]	; (80094d8 <_ZN14OfflineStorage15m_writeCountincEv+0x80>)
 80094aa:	881a      	ldrh	r2, [r3, #0]
 80094ac:	4b09      	ldr	r3, [pc, #36]	; (80094d4 <_ZN14OfflineStorage15m_writeCountincEv+0x7c>)
 80094ae:	801a      	strh	r2, [r3, #0]
		seq2_count_inc_K1 = seq2_count_inc;
 80094b0:	4b0b      	ldr	r3, [pc, #44]	; (80094e0 <_ZN14OfflineStorage15m_writeCountincEv+0x88>)
 80094b2:	881a      	ldrh	r2, [r3, #0]
 80094b4:	4b09      	ldr	r3, [pc, #36]	; (80094dc <_ZN14OfflineStorage15m_writeCountincEv+0x84>)
 80094b6:	801a      	strh	r2, [r3, #0]

		W25qxx_EraseSector(2);
 80094b8:	2002      	movs	r0, #2
 80094ba:	f7f9 ff1d 	bl	80032f8 <W25qxx_EraseSector>
		W25qxx_WriteSector(m_writeFlashBuf,2,0,4);
 80094be:	2304      	movs	r3, #4
 80094c0:	2200      	movs	r2, #0
 80094c2:	2102      	movs	r1, #2
 80094c4:	4807      	ldr	r0, [pc, #28]	; (80094e4 <_ZN14OfflineStorage15m_writeCountincEv+0x8c>)
 80094c6:	f7fa f809 	bl	80034dc <W25qxx_WriteSector>
	}
}
 80094ca:	bf00      	nop
 80094cc:	3708      	adds	r7, #8
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	20000658 	.word	0x20000658
 80094d8:	200000fe 	.word	0x200000fe
 80094dc:	2000065a 	.word	0x2000065a
 80094e0:	20000100 	.word	0x20000100
 80094e4:	2000065c 	.word	0x2000065c

080094e8 <_ZN14OfflineStorage23m_readHeattreatmentDataEv>:
	W25qxx_ReadSector(m_readFlashBuf,0,0,1);
	SEQMONITOR = m_readFlashBuf[0];
	SEQMONITOR_K1 = SEQMONITOR;
}

void OfflineStorage::m_readHeattreatmentData(){
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]

	uint8_t i;
	for(i=0;i<=20;i++){
 80094f0:	2300      	movs	r3, #0
 80094f2:	73fb      	strb	r3, [r7, #15]
 80094f4:	7bfb      	ldrb	r3, [r7, #15]
 80094f6:	2b14      	cmp	r3, #20
 80094f8:	d807      	bhi.n	800950a <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x22>
		m_readFlashheatBuf[i]=0;
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	4a4c      	ldr	r2, [pc, #304]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80094fe:	2100      	movs	r1, #0
 8009500:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<=20;i++){
 8009502:	7bfb      	ldrb	r3, [r7, #15]
 8009504:	3301      	adds	r3, #1
 8009506:	73fb      	strb	r3, [r7, #15]
 8009508:	e7f4      	b.n	80094f4 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0xc>
	}
	//W25qxx_ReadSector(m_readFlashheatBuf,1,0,19);
	W25qxx_ReadSector(m_readFlashheatBuf,0,0,19);
 800950a:	2313      	movs	r3, #19
 800950c:	2200      	movs	r2, #0
 800950e:	2100      	movs	r1, #0
 8009510:	4847      	ldr	r0, [pc, #284]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009512:	f7fa f8c3 	bl	800369c <W25qxx_ReadSector>
	ProcessId_Value = (m_readFlashheatBuf[1]<<8 | m_readFlashheatBuf[0]);
 8009516:	4b46      	ldr	r3, [pc, #280]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009518:	785b      	ldrb	r3, [r3, #1]
 800951a:	021b      	lsls	r3, r3, #8
 800951c:	b21a      	sxth	r2, r3
 800951e:	4b44      	ldr	r3, [pc, #272]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	b21b      	sxth	r3, r3
 8009524:	4313      	orrs	r3, r2
 8009526:	b21b      	sxth	r3, r3
 8009528:	b29a      	uxth	r2, r3
 800952a:	4b42      	ldr	r3, [pc, #264]	; (8009634 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x14c>)
 800952c:	801a      	strh	r2, [r3, #0]
	ProcessId_Value_K1 = ProcessId_Value;
 800952e:	4b41      	ldr	r3, [pc, #260]	; (8009634 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x14c>)
 8009530:	881a      	ldrh	r2, [r3, #0]
 8009532:	4b41      	ldr	r3, [pc, #260]	; (8009638 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x150>)
 8009534:	801a      	strh	r2, [r3, #0]
	Seq1temperature = (m_readFlashheatBuf[3]<<8 | m_readFlashheatBuf[2]);
 8009536:	4b3e      	ldr	r3, [pc, #248]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009538:	78db      	ldrb	r3, [r3, #3]
 800953a:	021b      	lsls	r3, r3, #8
 800953c:	b21a      	sxth	r2, r3
 800953e:	4b3c      	ldr	r3, [pc, #240]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009540:	789b      	ldrb	r3, [r3, #2]
 8009542:	b21b      	sxth	r3, r3
 8009544:	4313      	orrs	r3, r2
 8009546:	b21b      	sxth	r3, r3
 8009548:	b29a      	uxth	r2, r3
 800954a:	4b3c      	ldr	r3, [pc, #240]	; (800963c <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x154>)
 800954c:	801a      	strh	r2, [r3, #0]
	Seq2temperature = (m_readFlashheatBuf[5]<<8 | m_readFlashheatBuf[4]);
 800954e:	4b38      	ldr	r3, [pc, #224]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009550:	795b      	ldrb	r3, [r3, #5]
 8009552:	021b      	lsls	r3, r3, #8
 8009554:	b21a      	sxth	r2, r3
 8009556:	4b36      	ldr	r3, [pc, #216]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009558:	791b      	ldrb	r3, [r3, #4]
 800955a:	b21b      	sxth	r3, r3
 800955c:	4313      	orrs	r3, r2
 800955e:	b21b      	sxth	r3, r3
 8009560:	b29a      	uxth	r2, r3
 8009562:	4b37      	ldr	r3, [pc, #220]	; (8009640 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x158>)
 8009564:	801a      	strh	r2, [r3, #0]
	H_Timer01HrValue = m_readFlashheatBuf[6];
 8009566:	4b32      	ldr	r3, [pc, #200]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009568:	799a      	ldrb	r2, [r3, #6]
 800956a:	4b36      	ldr	r3, [pc, #216]	; (8009644 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x15c>)
 800956c:	701a      	strb	r2, [r3, #0]
	H_Timer01MinValue = m_readFlashheatBuf[7];
 800956e:	4b30      	ldr	r3, [pc, #192]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009570:	79da      	ldrb	r2, [r3, #7]
 8009572:	4b35      	ldr	r3, [pc, #212]	; (8009648 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x160>)
 8009574:	701a      	strb	r2, [r3, #0]
	H_Timer02HrValue = m_readFlashheatBuf[8];
 8009576:	4b2e      	ldr	r3, [pc, #184]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009578:	7a1a      	ldrb	r2, [r3, #8]
 800957a:	4b34      	ldr	r3, [pc, #208]	; (800964c <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x164>)
 800957c:	701a      	strb	r2, [r3, #0]
	H_Timer02MinValue =m_readFlashheatBuf[9];
 800957e:	4b2c      	ldr	r3, [pc, #176]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009580:	7a5a      	ldrb	r2, [r3, #9]
 8009582:	4b33      	ldr	r3, [pc, #204]	; (8009650 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x168>)
 8009584:	701a      	strb	r2, [r3, #0]

	Rise_Sequence1_temp = (m_readFlashheatBuf[11]<<8 | m_readFlashheatBuf[10]);
 8009586:	4b2a      	ldr	r3, [pc, #168]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009588:	7adb      	ldrb	r3, [r3, #11]
 800958a:	021b      	lsls	r3, r3, #8
 800958c:	b21a      	sxth	r2, r3
 800958e:	4b28      	ldr	r3, [pc, #160]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 8009590:	7a9b      	ldrb	r3, [r3, #10]
 8009592:	b21b      	sxth	r3, r3
 8009594:	4313      	orrs	r3, r2
 8009596:	b21b      	sxth	r3, r3
 8009598:	b29a      	uxth	r2, r3
 800959a:	4b2e      	ldr	r3, [pc, #184]	; (8009654 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x16c>)
 800959c:	801a      	strh	r2, [r3, #0]
	Rise_Sequence2_temp = (m_readFlashheatBuf[13]<<8 | m_readFlashheatBuf[12]);
 800959e:	4b24      	ldr	r3, [pc, #144]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095a0:	7b5b      	ldrb	r3, [r3, #13]
 80095a2:	021b      	lsls	r3, r3, #8
 80095a4:	b21a      	sxth	r2, r3
 80095a6:	4b22      	ldr	r3, [pc, #136]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095a8:	7b1b      	ldrb	r3, [r3, #12]
 80095aa:	b21b      	sxth	r3, r3
 80095ac:	4313      	orrs	r3, r2
 80095ae:	b21b      	sxth	r3, r3
 80095b0:	b29a      	uxth	r2, r3
 80095b2:	4b29      	ldr	r3, [pc, #164]	; (8009658 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x170>)
 80095b4:	801a      	strh	r2, [r3, #0]
	Rise_Sequence1_Hour = m_readFlashheatBuf[14];
 80095b6:	4b1e      	ldr	r3, [pc, #120]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095b8:	7b9a      	ldrb	r2, [r3, #14]
 80095ba:	4b28      	ldr	r3, [pc, #160]	; (800965c <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x174>)
 80095bc:	701a      	strb	r2, [r3, #0]
	Rise_Sequence1_Minute = m_readFlashheatBuf[15];
 80095be:	4b1c      	ldr	r3, [pc, #112]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095c0:	7bda      	ldrb	r2, [r3, #15]
 80095c2:	4b27      	ldr	r3, [pc, #156]	; (8009660 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x178>)
 80095c4:	701a      	strb	r2, [r3, #0]
	Rise_Sequence2_Hour = m_readFlashheatBuf[16];
 80095c6:	4b1a      	ldr	r3, [pc, #104]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095c8:	7c1a      	ldrb	r2, [r3, #16]
 80095ca:	4b26      	ldr	r3, [pc, #152]	; (8009664 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x17c>)
 80095cc:	701a      	strb	r2, [r3, #0]
	Rise_Sequence2_Minute =m_readFlashheatBuf[17];
 80095ce:	4b18      	ldr	r3, [pc, #96]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095d0:	7c5a      	ldrb	r2, [r3, #17]
 80095d2:	4b25      	ldr	r3, [pc, #148]	; (8009668 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x180>)
 80095d4:	701a      	strb	r2, [r3, #0]

	SEQMONITOR = m_readFlashheatBuf[18];
 80095d6:	4b16      	ldr	r3, [pc, #88]	; (8009630 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x148>)
 80095d8:	7c9a      	ldrb	r2, [r3, #18]
 80095da:	4b24      	ldr	r3, [pc, #144]	; (800966c <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x184>)
 80095dc:	701a      	strb	r2, [r3, #0]
	SEQMONITOR_K1 = SEQMONITOR;
 80095de:	4b23      	ldr	r3, [pc, #140]	; (800966c <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x184>)
 80095e0:	781a      	ldrb	r2, [r3, #0]
 80095e2:	4b23      	ldr	r3, [pc, #140]	; (8009670 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x188>)
 80095e4:	701a      	strb	r2, [r3, #0]

	ProcessTotalMin1 	=  (H_Timer01HrValue*60)+  H_Timer01MinValue;
 80095e6:	4b17      	ldr	r3, [pc, #92]	; (8009644 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x15c>)
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	461a      	mov	r2, r3
 80095ee:	0112      	lsls	r2, r2, #4
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	b29a      	uxth	r2, r3
 80095f6:	4b14      	ldr	r3, [pc, #80]	; (8009648 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x160>)
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	4413      	add	r3, r2
 80095fe:	b29a      	uxth	r2, r3
 8009600:	4b1c      	ldr	r3, [pc, #112]	; (8009674 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x18c>)
 8009602:	801a      	strh	r2, [r3, #0]
	ProcessTotalMin1 	=  (H_Timer01HrValue*60)+  H_Timer01MinValue;
 8009604:	4b0f      	ldr	r3, [pc, #60]	; (8009644 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x15c>)
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	b29b      	uxth	r3, r3
 800960a:	461a      	mov	r2, r3
 800960c:	0112      	lsls	r2, r2, #4
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	b29a      	uxth	r2, r3
 8009614:	4b0c      	ldr	r3, [pc, #48]	; (8009648 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x160>)
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	b29b      	uxth	r3, r3
 800961a:	4413      	add	r3, r2
 800961c:	b29a      	uxth	r2, r3
 800961e:	4b15      	ldr	r3, [pc, #84]	; (8009674 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x18c>)
 8009620:	801a      	strh	r2, [r3, #0]
	updateSetData=1;
 8009622:	4b15      	ldr	r3, [pc, #84]	; (8009678 <_ZN14OfflineStorage23m_readHeattreatmentDataEv+0x190>)
 8009624:	2201      	movs	r2, #1
 8009626:	701a      	strb	r2, [r3, #0]
}
 8009628:	bf00      	nop
 800962a:	3710      	adds	r7, #16
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}
 8009630:	20000684 	.word	0x20000684
 8009634:	2000061a 	.word	0x2000061a
 8009638:	20000656 	.word	0x20000656
 800963c:	2000061c 	.word	0x2000061c
 8009640:	2000061e 	.word	0x2000061e
 8009644:	2000062e 	.word	0x2000062e
 8009648:	2000062f 	.word	0x2000062f
 800964c:	20000630 	.word	0x20000630
 8009650:	20000631 	.word	0x20000631
 8009654:	20000636 	.word	0x20000636
 8009658:	20000638 	.word	0x20000638
 800965c:	2000063a 	.word	0x2000063a
 8009660:	2000063b 	.word	0x2000063b
 8009664:	2000063c 	.word	0x2000063c
 8009668:	2000063d 	.word	0x2000063d
 800966c:	2000062a 	.word	0x2000062a
 8009670:	20000655 	.word	0x20000655
 8009674:	20000632 	.word	0x20000632
 8009678:	20000616 	.word	0x20000616

0800967c <_ZN14OfflineStorage14m_readCountincEv>:

void OfflineStorage::m_readCountinc(){
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(m_readFlashBuf,2,0,4);
 8009684:	2304      	movs	r3, #4
 8009686:	2200      	movs	r2, #0
 8009688:	2102      	movs	r1, #2
 800968a:	4813      	ldr	r0, [pc, #76]	; (80096d8 <_ZN14OfflineStorage14m_readCountincEv+0x5c>)
 800968c:	f7fa f806 	bl	800369c <W25qxx_ReadSector>
	seq1_count_inc = (m_readFlashBuf[1]<<8 | m_readFlashBuf[0]);
 8009690:	4b11      	ldr	r3, [pc, #68]	; (80096d8 <_ZN14OfflineStorage14m_readCountincEv+0x5c>)
 8009692:	785b      	ldrb	r3, [r3, #1]
 8009694:	021b      	lsls	r3, r3, #8
 8009696:	b21a      	sxth	r2, r3
 8009698:	4b0f      	ldr	r3, [pc, #60]	; (80096d8 <_ZN14OfflineStorage14m_readCountincEv+0x5c>)
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	b21b      	sxth	r3, r3
 800969e:	4313      	orrs	r3, r2
 80096a0:	b21b      	sxth	r3, r3
 80096a2:	b29a      	uxth	r2, r3
 80096a4:	4b0d      	ldr	r3, [pc, #52]	; (80096dc <_ZN14OfflineStorage14m_readCountincEv+0x60>)
 80096a6:	801a      	strh	r2, [r3, #0]
	seq2_count_inc = (m_readFlashBuf[3]<<8 | m_readFlashBuf[2]);
 80096a8:	4b0b      	ldr	r3, [pc, #44]	; (80096d8 <_ZN14OfflineStorage14m_readCountincEv+0x5c>)
 80096aa:	78db      	ldrb	r3, [r3, #3]
 80096ac:	021b      	lsls	r3, r3, #8
 80096ae:	b21a      	sxth	r2, r3
 80096b0:	4b09      	ldr	r3, [pc, #36]	; (80096d8 <_ZN14OfflineStorage14m_readCountincEv+0x5c>)
 80096b2:	789b      	ldrb	r3, [r3, #2]
 80096b4:	b21b      	sxth	r3, r3
 80096b6:	4313      	orrs	r3, r2
 80096b8:	b21b      	sxth	r3, r3
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	4b08      	ldr	r3, [pc, #32]	; (80096e0 <_ZN14OfflineStorage14m_readCountincEv+0x64>)
 80096be:	801a      	strh	r2, [r3, #0]
	seq1_count_inc_K1 = seq1_count_inc;
 80096c0:	4b06      	ldr	r3, [pc, #24]	; (80096dc <_ZN14OfflineStorage14m_readCountincEv+0x60>)
 80096c2:	881a      	ldrh	r2, [r3, #0]
 80096c4:	4b07      	ldr	r3, [pc, #28]	; (80096e4 <_ZN14OfflineStorage14m_readCountincEv+0x68>)
 80096c6:	801a      	strh	r2, [r3, #0]
	seq2_count_inc_K1 = seq2_count_inc;
 80096c8:	4b05      	ldr	r3, [pc, #20]	; (80096e0 <_ZN14OfflineStorage14m_readCountincEv+0x64>)
 80096ca:	881a      	ldrh	r2, [r3, #0]
 80096cc:	4b06      	ldr	r3, [pc, #24]	; (80096e8 <_ZN14OfflineStorage14m_readCountincEv+0x6c>)
 80096ce:	801a      	strh	r2, [r3, #0]
}
 80096d0:	bf00      	nop
 80096d2:	3708      	adds	r7, #8
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	20000670 	.word	0x20000670
 80096dc:	200000fe 	.word	0x200000fe
 80096e0:	20000100 	.word	0x20000100
 80096e4:	20000658 	.word	0x20000658
 80096e8:	2000065a 	.word	0x2000065a

080096ec <_ZN14OfflineStorage19ReadOfflinedataInitEv>:
	W25qxx_ReadSector(m_readFlashBuf,3,0,2);
	Quenching_Seconds_Cont =(m_readFlashBuf[1]<<8 | m_readFlashBuf[0]);
}

void OfflineStorage::ReadOfflinedataInit()
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
	m_readHeattreatmentData();
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f7ff fef7 	bl	80094e8 <_ZN14OfflineStorage23m_readHeattreatmentDataEv>
	m_readCountinc();
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f7ff ffbe 	bl	800967c <_ZN14OfflineStorage14m_readCountincEv>
}
 8009700:	bf00      	nop
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <_ZN7ESP8266C1Ev>:
extern uint16_t Rise_Sequence1_temp,Rise_Sequence2_temp;
extern uint8_t Rise_Sequence1_Hour,Rise_Sequence1_Minute,Rise_Sequence2_Hour,Rise_Sequence2_Minute;
extern uint8_t H_Timer01HrValue,H_Timer01MinValue,H_Timer02HrValue,H_Timer02MinValue;
extern uint8_t R_Sequence2_hour_http,R_Sequence2_minute_http,Sequence2_hour_http,Sequence2_minute_http;

ESP8266::ESP8266() {
 8009708:	b5b0      	push	{r4, r5, r7, lr}
 800970a:	b082      	sub	sp, #8
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	4ac9      	ldr	r2, [pc, #804]	; (8009a38 <_ZN7ESP8266C1Ev+0x330>)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	601a      	str	r2, [r3, #0]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	49c8      	ldr	r1, [pc, #800]	; (8009a3c <_ZN7ESP8266C1Ev+0x334>)
 800971a:	f103 020e 	add.w	r2, r3, #14
 800971e:	460b      	mov	r3, r1
 8009720:	cb03      	ldmia	r3!, {r0, r1}
 8009722:	6010      	str	r0, [r2, #0]
 8009724:	6051      	str	r1, [r2, #4]
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	7213      	strb	r3, [r2, #8]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	4ac4      	ldr	r2, [pc, #784]	; (8009a40 <_ZN7ESP8266C1Ev+0x338>)
 800972e:	3317      	adds	r3, #23
 8009730:	6810      	ldr	r0, [r2, #0]
 8009732:	6018      	str	r0, [r3, #0]
 8009734:	8891      	ldrh	r1, [r2, #4]
 8009736:	7992      	ldrb	r2, [r2, #6]
 8009738:	8099      	strh	r1, [r3, #4]
 800973a:	719a      	strb	r2, [r3, #6]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	49c1      	ldr	r1, [pc, #772]	; (8009a44 <_ZN7ESP8266C1Ev+0x33c>)
 8009740:	f103 021e 	add.w	r2, r3, #30
 8009744:	6808      	ldr	r0, [r1, #0]
 8009746:	6010      	str	r0, [r2, #0]
 8009748:	7909      	ldrb	r1, [r1, #4]
 800974a:	7111      	strb	r1, [r2, #4]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8009752:	687d      	ldr	r5, [r7, #4]
 8009754:	4bbc      	ldr	r3, [pc, #752]	; (8009a48 <_ZN7ESP8266C1Ev+0x340>)
 8009756:	f105 0424 	add.w	r4, r5, #36	; 0x24
 800975a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800975c:	c407      	stmia	r4!, {r0, r1, r2}
 800975e:	8023      	strh	r3, [r4, #0]
 8009760:	2300      	movs	r3, #0
 8009762:	f885 3032 	strb.w	r3, [r5, #50]	; 0x32
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	3333      	adds	r3, #51	; 0x33
 800976a:	222d      	movs	r2, #45	; 0x2d
 800976c:	2100      	movs	r1, #0
 800976e:	4618      	mov	r0, r3
 8009770:	f006 f946 	bl	800fa00 <memset>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2241      	movs	r2, #65	; 0x41
 8009778:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2254      	movs	r2, #84	; 0x54
 8009780:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	222b      	movs	r2, #43	; 0x2b
 8009788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2243      	movs	r2, #67	; 0x43
 8009790:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2257      	movs	r2, #87	; 0x57
 8009798:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	224a      	movs	r2, #74	; 0x4a
 80097a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2241      	movs	r2, #65	; 0x41
 80097a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2250      	movs	r2, #80	; 0x50
 80097b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	223d      	movs	r2, #61	; 0x3d
 80097b8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2222      	movs	r2, #34	; 0x22
 80097c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2241      	movs	r2, #65	; 0x41
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2243      	movs	r2, #67	; 0x43
 80097d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2243      	movs	r2, #67	; 0x43
 80097d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2245      	movs	r2, #69	; 0x45
 80097e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2245      	movs	r2, #69	; 0x45
 80097e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2244      	movs	r2, #68	; 0x44
 80097f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	224f      	movs	r2, #79	; 0x4f
 80097f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	225f      	movs	r2, #95	; 0x5f
 8009800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2245      	movs	r2, #69	; 0x45
 8009808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2244      	movs	r2, #68	; 0x44
 8009810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2249      	movs	r2, #73	; 0x49
 8009818:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	224d      	movs	r2, #77	; 0x4d
 8009820:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2241      	movs	r2, #65	; 0x41
 8009828:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2258      	movs	r2, #88	; 0x58
 8009830:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2222      	movs	r2, #34	; 0x22
 8009838:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	222c      	movs	r2, #44	; 0x2c
 8009840:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2222      	movs	r2, #34	; 0x22
 8009848:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2241      	movs	r2, #65	; 0x41
 8009850:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2243      	movs	r2, #67	; 0x43
 8009858:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2243      	movs	r2, #67	; 0x43
 8009860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2245      	movs	r2, #69	; 0x45
 8009868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2245      	movs	r2, #69	; 0x45
 8009870:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2244      	movs	r2, #68	; 0x44
 8009878:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	224f      	movs	r2, #79	; 0x4f
 8009880:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2240      	movs	r2, #64	; 0x40
 8009888:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2231      	movs	r2, #49	; 0x31
 8009890:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2232      	movs	r2, #50	; 0x32
 8009898:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2233      	movs	r2, #51	; 0x33
 80098a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2222      	movs	r2, #34	; 0x22
 80098a8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	220d      	movs	r2, #13
 80098b0:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	220a      	movs	r2, #10
 80098b8:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	4a63      	ldr	r2, [pc, #396]	; (8009a4c <_ZN7ESP8266C1Ev+0x344>)
 80098c0:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80098c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80098c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80098ca:	2200      	movs	r2, #0
 80098cc:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80098d0:	687d      	ldr	r5, [r7, #4]
 80098d2:	4b5f      	ldr	r3, [pc, #380]	; (8009a50 <_ZN7ESP8266C1Ev+0x348>)
 80098d4:	f105 046d 	add.w	r4, r5, #109	; 0x6d
 80098d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80098da:	6020      	str	r0, [r4, #0]
 80098dc:	6061      	str	r1, [r4, #4]
 80098de:	60a2      	str	r2, [r4, #8]
 80098e0:	881b      	ldrh	r3, [r3, #0]
 80098e2:	81a3      	strh	r3, [r4, #12]
 80098e4:	2300      	movs	r3, #0
 80098e6:	f885 307b 	strb.w	r3, [r5, #123]	; 0x7b
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	337c      	adds	r3, #124	; 0x7c
 80098ee:	2232      	movs	r2, #50	; 0x32
 80098f0:	2100      	movs	r1, #0
 80098f2:	4618      	mov	r0, r3
 80098f4:	f006 f884 	bl	800fa00 <memset>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2241      	movs	r2, #65	; 0x41
 80098fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2254      	movs	r2, #84	; 0x54
 8009904:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	222b      	movs	r2, #43	; 0x2b
 800990c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2243      	movs	r2, #67	; 0x43
 8009914:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2249      	movs	r2, #73	; 0x49
 800991c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2250      	movs	r2, #80	; 0x50
 8009924:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2253      	movs	r2, #83	; 0x53
 800992c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2254      	movs	r2, #84	; 0x54
 8009934:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2241      	movs	r2, #65	; 0x41
 800993c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2252      	movs	r2, #82	; 0x52
 8009944:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2254      	movs	r2, #84	; 0x54
 800994c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	223d      	movs	r2, #61	; 0x3d
 8009954:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2231      	movs	r2, #49	; 0x31
 800995c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	222c      	movs	r2, #44	; 0x2c
 8009964:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2222      	movs	r2, #34	; 0x22
 800996c:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2254      	movs	r2, #84	; 0x54
 8009974:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2243      	movs	r2, #67	; 0x43
 800997c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2250      	movs	r2, #80	; 0x50
 8009984:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2222      	movs	r2, #34	; 0x22
 800998c:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	222c      	movs	r2, #44	; 0x2c
 8009994:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2222      	movs	r2, #34	; 0x22
 800999c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2275      	movs	r2, #117	; 0x75
 80099a4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2273      	movs	r2, #115	; 0x73
 80099ac:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	226d      	movs	r2, #109	; 0x6d
 80099b4:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2234      	movs	r2, #52	; 0x34
 80099bc:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	222d      	movs	r2, #45	; 0x2d
 80099c4:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2268      	movs	r2, #104	; 0x68
 80099cc:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2274      	movs	r2, #116	; 0x74
 80099d4:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	222e      	movs	r2, #46	; 0x2e
 80099dc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2261      	movs	r2, #97	; 0x61
 80099e4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2263      	movs	r2, #99	; 0x63
 80099ec:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2263      	movs	r2, #99	; 0x63
 80099f4:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2265      	movs	r2, #101	; 0x65
 80099fc:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2265      	movs	r2, #101	; 0x65
 8009a04:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2264      	movs	r2, #100	; 0x64
 8009a0c:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	226f      	movs	r2, #111	; 0x6f
 8009a14:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	222e      	movs	r2, #46	; 0x2e
 8009a1c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2269      	movs	r2, #105	; 0x69
 8009a24:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	226e      	movs	r2, #110	; 0x6e
 8009a2c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2222      	movs	r2, #34	; 0x22
 8009a34:	e00e      	b.n	8009a54 <_ZN7ESP8266C1Ev+0x34c>
 8009a36:	bf00      	nop
 8009a38:	080107a0 	.word	0x080107a0
 8009a3c:	08010568 	.word	0x08010568
 8009a40:	08010574 	.word	0x08010574
 8009a44:	0801057c 	.word	0x0801057c
 8009a48:	08010584 	.word	0x08010584
 8009a4c:	08010594 	.word	0x08010594
 8009a50:	080105a4 	.word	0x080105a4
 8009a54:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	222c      	movs	r2, #44	; 0x2c
 8009a5c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2239      	movs	r2, #57	; 0x39
 8009a64:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2230      	movs	r2, #48	; 0x30
 8009a6c:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2231      	movs	r2, #49	; 0x31
 8009a74:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2232      	movs	r2, #50	; 0x32
 8009a7c:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	220d      	movs	r2, #13
 8009a84:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	220a      	movs	r2, #10
 8009a8c:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	33c2      	adds	r3, #194	; 0xc2
 8009a94:	2200      	movs	r2, #0
 8009a96:	601a      	str	r2, [r3, #0]
 8009a98:	605a      	str	r2, [r3, #4]
 8009a9a:	609a      	str	r2, [r3, #8]
 8009a9c:	60da      	str	r2, [r3, #12]
 8009a9e:	611a      	str	r2, [r3, #16]
 8009aa0:	687d      	ldr	r5, [r7, #4]
 8009aa2:	4b08      	ldr	r3, [pc, #32]	; (8009ac4 <_ZN7ESP8266C1Ev+0x3bc>)
 8009aa4:	f205 248e 	addw	r4, r5, #654	; 0x28e
 8009aa8:	cb07      	ldmia	r3!, {r0, r1, r2}
 8009aaa:	6020      	str	r0, [r4, #0]
 8009aac:	6061      	str	r1, [r4, #4]
 8009aae:	60a2      	str	r2, [r4, #8]
 8009ab0:	881b      	ldrh	r3, [r3, #0]
 8009ab2:	81a3      	strh	r3, [r4, #12]
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
	// TODO Auto-generated constructor stub

}
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4618      	mov	r0, r3
 8009abe:	3708      	adds	r7, #8
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bdb0      	pop	{r4, r5, r7, pc}
 8009ac4:	080105b4 	.word	0x080105b4

08009ac8 <_ZN7ESP8266D1Ev>:

ESP8266::~ESP8266() {
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	4a04      	ldr	r2, [pc, #16]	; (8009ae4 <_ZN7ESP8266D1Ev+0x1c>)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4618      	mov	r0, r3
 8009ada:	370c      	adds	r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr
 8009ae4:	080107a0 	.word	0x080107a0

08009ae8 <_ZN7ESP8266D0Ev>:
ESP8266::~ESP8266() {
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
}
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f7ff ffe9 	bl	8009ac8 <_ZN7ESP8266D1Ev>
 8009af6:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f005 ff3b 	bl	800f976 <_ZdlPvj>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4618      	mov	r0, r3
 8009b04:	3708      	adds	r7, #8
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}

08009b0a <_ZN7ESP82663runEv>:


void ESP8266::run()
{
 8009b0a:	b580      	push	{r7, lr}
 8009b0c:	b082      	sub	sp, #8
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	6078      	str	r0, [r7, #4]
	Send_WifiCmd();
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 f804 	bl	8009b20 <_ZN7ESP826612Send_WifiCmdEv>

}
 8009b18:	bf00      	nop
 8009b1a:	3708      	adds	r7, #8
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <_ZN7ESP826612Send_WifiCmdEv>:

void ESP8266::Send_WifiCmd()
{
 8009b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b22:	b09d      	sub	sp, #116	; 0x74
 8009b24:	af12      	add	r7, sp, #72	; 0x48
 8009b26:	6278      	str	r0, [r7, #36]	; 0x24
	switch(wifi_command)
 8009b28:	4bc4      	ldr	r3, [pc, #784]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	3b05      	subs	r3, #5
 8009b2e:	2b73      	cmp	r3, #115	; 0x73
 8009b30:	f201 8002 	bhi.w	800ab38 <_ZN7ESP826612Send_WifiCmdEv+0x1018>
 8009b34:	a201      	add	r2, pc, #4	; (adr r2, 8009b3c <_ZN7ESP826612Send_WifiCmdEv+0x1c>)
 8009b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3a:	bf00      	nop
 8009b3c:	08009d0d 	.word	0x08009d0d
 8009b40:	0800ab39 	.word	0x0800ab39
 8009b44:	0800ab39 	.word	0x0800ab39
 8009b48:	0800ab39 	.word	0x0800ab39
 8009b4c:	0800ab39 	.word	0x0800ab39
 8009b50:	08009d33 	.word	0x08009d33
 8009b54:	08009d5f 	.word	0x08009d5f
 8009b58:	08009d8f 	.word	0x08009d8f
 8009b5c:	08009db5 	.word	0x08009db5
 8009b60:	08009de5 	.word	0x08009de5
 8009b64:	08009e11 	.word	0x08009e11
 8009b68:	0800ab39 	.word	0x0800ab39
 8009b6c:	0800ab39 	.word	0x0800ab39
 8009b70:	0800ab39 	.word	0x0800ab39
 8009b74:	0800ab39 	.word	0x0800ab39
 8009b78:	08009e59 	.word	0x08009e59
 8009b7c:	08009e97 	.word	0x08009e97
 8009b80:	0800ab39 	.word	0x0800ab39
 8009b84:	0800ab39 	.word	0x0800ab39
 8009b88:	0800ab39 	.word	0x0800ab39
 8009b8c:	0800ab39 	.word	0x0800ab39
 8009b90:	0800ab39 	.word	0x0800ab39
 8009b94:	0800ab39 	.word	0x0800ab39
 8009b98:	0800ab39 	.word	0x0800ab39
 8009b9c:	0800ab39 	.word	0x0800ab39
 8009ba0:	08009edf 	.word	0x08009edf
 8009ba4:	0800ab39 	.word	0x0800ab39
 8009ba8:	0800ab39 	.word	0x0800ab39
 8009bac:	0800ab39 	.word	0x0800ab39
 8009bb0:	0800ab39 	.word	0x0800ab39
 8009bb4:	0800ab39 	.word	0x0800ab39
 8009bb8:	0800ab39 	.word	0x0800ab39
 8009bbc:	0800ab39 	.word	0x0800ab39
 8009bc0:	0800ab39 	.word	0x0800ab39
 8009bc4:	0800ab39 	.word	0x0800ab39
 8009bc8:	0800ab39 	.word	0x0800ab39
 8009bcc:	08009f11 	.word	0x08009f11
 8009bd0:	0800ab39 	.word	0x0800ab39
 8009bd4:	0800ab39 	.word	0x0800ab39
 8009bd8:	0800ab39 	.word	0x0800ab39
 8009bdc:	0800ab39 	.word	0x0800ab39
 8009be0:	0800ab39 	.word	0x0800ab39
 8009be4:	0800ab39 	.word	0x0800ab39
 8009be8:	0800ab39 	.word	0x0800ab39
 8009bec:	08009f41 	.word	0x08009f41
 8009bf0:	08009f71 	.word	0x08009f71
 8009bf4:	08009f9d 	.word	0x08009f9d
 8009bf8:	0800ab39 	.word	0x0800ab39
 8009bfc:	0800ab39 	.word	0x0800ab39
 8009c00:	0800ab39 	.word	0x0800ab39
 8009c04:	0800ab39 	.word	0x0800ab39
 8009c08:	0800ab39 	.word	0x0800ab39
 8009c0c:	0800ab39 	.word	0x0800ab39
 8009c10:	0800ab39 	.word	0x0800ab39
 8009c14:	0800ab39 	.word	0x0800ab39
 8009c18:	0800ab39 	.word	0x0800ab39
 8009c1c:	0800ab39 	.word	0x0800ab39
 8009c20:	0800ab39 	.word	0x0800ab39
 8009c24:	0800ab39 	.word	0x0800ab39
 8009c28:	0800ab39 	.word	0x0800ab39
 8009c2c:	0800ab39 	.word	0x0800ab39
 8009c30:	0800ab39 	.word	0x0800ab39
 8009c34:	0800ab39 	.word	0x0800ab39
 8009c38:	0800ab39 	.word	0x0800ab39
 8009c3c:	0800ab39 	.word	0x0800ab39
 8009c40:	08009fcd 	.word	0x08009fcd
 8009c44:	08009ff9 	.word	0x08009ff9
 8009c48:	0800ab39 	.word	0x0800ab39
 8009c4c:	0800ab39 	.word	0x0800ab39
 8009c50:	0800ab39 	.word	0x0800ab39
 8009c54:	0800ab39 	.word	0x0800ab39
 8009c58:	0800ab39 	.word	0x0800ab39
 8009c5c:	0800ab39 	.word	0x0800ab39
 8009c60:	0800ab39 	.word	0x0800ab39
 8009c64:	0800ab39 	.word	0x0800ab39
 8009c68:	0800a029 	.word	0x0800a029
 8009c6c:	0800a055 	.word	0x0800a055
 8009c70:	0800ab39 	.word	0x0800ab39
 8009c74:	0800ab39 	.word	0x0800ab39
 8009c78:	0800ab39 	.word	0x0800ab39
 8009c7c:	0800ab39 	.word	0x0800ab39
 8009c80:	0800ab39 	.word	0x0800ab39
 8009c84:	0800ab39 	.word	0x0800ab39
 8009c88:	0800ab39 	.word	0x0800ab39
 8009c8c:	0800ab39 	.word	0x0800ab39
 8009c90:	0800a0a1 	.word	0x0800a0a1
 8009c94:	0800a55b 	.word	0x0800a55b
 8009c98:	0800ab39 	.word	0x0800ab39
 8009c9c:	0800ab39 	.word	0x0800ab39
 8009ca0:	0800ab39 	.word	0x0800ab39
 8009ca4:	0800ab39 	.word	0x0800ab39
 8009ca8:	0800ab39 	.word	0x0800ab39
 8009cac:	0800ab39 	.word	0x0800ab39
 8009cb0:	0800ab39 	.word	0x0800ab39
 8009cb4:	0800ab39 	.word	0x0800ab39
 8009cb8:	0800a5fd 	.word	0x0800a5fd
 8009cbc:	0800aa95 	.word	0x0800aa95
 8009cc0:	0800aac1 	.word	0x0800aac1
 8009cc4:	0800aaed 	.word	0x0800aaed
 8009cc8:	0800ab39 	.word	0x0800ab39
 8009ccc:	0800ab39 	.word	0x0800ab39
 8009cd0:	0800ab39 	.word	0x0800ab39
 8009cd4:	0800ab39 	.word	0x0800ab39
 8009cd8:	0800ab39 	.word	0x0800ab39
 8009cdc:	0800ab39 	.word	0x0800ab39
 8009ce0:	0800ab19 	.word	0x0800ab19
 8009ce4:	0800ab39 	.word	0x0800ab39
 8009ce8:	0800ab39 	.word	0x0800ab39
 8009cec:	0800ab39 	.word	0x0800ab39
 8009cf0:	0800ab39 	.word	0x0800ab39
 8009cf4:	0800ab39 	.word	0x0800ab39
 8009cf8:	0800ab39 	.word	0x0800ab39
 8009cfc:	0800ab39 	.word	0x0800ab39
 8009d00:	0800ab39 	.word	0x0800ab39
 8009d04:	0800ab39 	.word	0x0800ab39
 8009d08:	0800ab41 	.word	0x0800ab41
	{
	case 5: //step --1 Reset COntroller PIN
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_SET);
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	2104      	movs	r1, #4
 8009d10:	484b      	ldr	r0, [pc, #300]	; (8009e40 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009d12:	f001 fbbf 	bl	800b494 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8009d16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009d1a:	f001 f88d 	bl	800ae38 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_RESET);
 8009d1e:	2200      	movs	r2, #0
 8009d20:	2104      	movs	r1, #4
 8009d22:	4847      	ldr	r0, [pc, #284]	; (8009e40 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009d24:	f001 fbb6 	bl	800b494 <HAL_GPIO_WritePin>
		wifi_command=13;
 8009d28:	4b44      	ldr	r3, [pc, #272]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009d2a:	220d      	movs	r2, #13
 8009d2c:	701a      	strb	r2, [r3, #0]

	break;
 8009d2e:	f000 bf22 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 10://WI-Fi Reset
	NoOfdata_byte=7;
 8009d32:	4b44      	ldr	r3, [pc, #272]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009d34:	2207      	movs	r2, #7
 8009d36:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 8009d38:	4b40      	ldr	r3, [pc, #256]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009d3a:	220d      	movs	r2, #13
 8009d3c:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009d3e:	4b42      	ldr	r3, [pc, #264]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009d40:	2200      	movs	r2, #0
 8009d42:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009d44:	4b41      	ldr	r3, [pc, #260]	; (8009e4c <_ZN7ESP826612Send_WifiCmdEv+0x32c>)
 8009d46:	2200      	movs	r2, #0
 8009d48:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtRst,NoOfdata_byte);
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d4c:	330e      	adds	r3, #14
 8009d4e:	4a3d      	ldr	r2, [pc, #244]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009d50:	8812      	ldrh	r2, [r2, #0]
 8009d52:	4619      	mov	r1, r3
 8009d54:	483e      	ldr	r0, [pc, #248]	; (8009e50 <_ZN7ESP826612Send_WifiCmdEv+0x330>)
 8009d56:	f004 fab5 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 8009d5a:	f000 bf0c 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 11:
	if(++Timerdelay >12)
 8009d5e:	4b3a      	ldr	r3, [pc, #232]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009d60:	781b      	ldrb	r3, [r3, #0]
 8009d62:	3301      	adds	r3, #1
 8009d64:	b2da      	uxtb	r2, r3
 8009d66:	4b38      	ldr	r3, [pc, #224]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009d68:	701a      	strb	r2, [r3, #0]
 8009d6a:	4b37      	ldr	r3, [pc, #220]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009d6c:	781b      	ldrb	r3, [r3, #0]
 8009d6e:	2b0c      	cmp	r3, #12
 8009d70:	bf8c      	ite	hi
 8009d72:	2301      	movhi	r3, #1
 8009d74:	2300      	movls	r3, #0
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	f000 86e3 	beq.w	800ab44 <_ZN7ESP826612Send_WifiCmdEv+0x1024>
	{
		Timerdelay=0;
 8009d7e:	4b32      	ldr	r3, [pc, #200]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	701a      	strb	r2, [r3, #0]
		wifi_command=14;
 8009d84:	4b2d      	ldr	r3, [pc, #180]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009d86:	220e      	movs	r2, #14
 8009d88:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009d8a:	f000 bedb 	b.w	800ab44 <_ZN7ESP826612Send_WifiCmdEv+0x1024>
	case 12:
	NoOfdata_byte=6;
 8009d8e:	4b2d      	ldr	r3, [pc, #180]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009d90:	2206      	movs	r2, #6
 8009d92:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 8009d94:	4b29      	ldr	r3, [pc, #164]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009d96:	220d      	movs	r2, #13
 8009d98:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009d9a:	4b2b      	ldr	r3, [pc, #172]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtEch0,NoOfdata_byte);
 8009da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da2:	3317      	adds	r3, #23
 8009da4:	4a27      	ldr	r2, [pc, #156]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009da6:	8812      	ldrh	r2, [r2, #0]
 8009da8:	4619      	mov	r1, r3
 8009daa:	4829      	ldr	r0, [pc, #164]	; (8009e50 <_ZN7ESP826612Send_WifiCmdEv+0x330>)
 8009dac:	f004 fa8a 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 8009db0:	f000 bee1 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 13:
	if(++Timerdelay >15)
 8009db4:	4b24      	ldr	r3, [pc, #144]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	3301      	adds	r3, #1
 8009dba:	b2da      	uxtb	r2, r3
 8009dbc:	4b22      	ldr	r3, [pc, #136]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009dbe:	701a      	strb	r2, [r3, #0]
 8009dc0:	4b21      	ldr	r3, [pc, #132]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009dc2:	781b      	ldrb	r3, [r3, #0]
 8009dc4:	2b0f      	cmp	r3, #15
 8009dc6:	bf8c      	ite	hi
 8009dc8:	2301      	movhi	r3, #1
 8009dca:	2300      	movls	r3, #0
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	f000 86ba 	beq.w	800ab48 <_ZN7ESP826612Send_WifiCmdEv+0x1028>
	{
		Timerdelay=0;
 8009dd4:	4b1c      	ldr	r3, [pc, #112]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	701a      	strb	r2, [r3, #0]
		wifi_command=20;
 8009dda:	4b18      	ldr	r3, [pc, #96]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009ddc:	2214      	movs	r2, #20
 8009dde:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009de0:	f000 beb2 	b.w	800ab48 <_ZN7ESP826612Send_WifiCmdEv+0x1028>
	case 14:
	NoOfdata_byte=4;
 8009de4:	4b17      	ldr	r3, [pc, #92]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009de6:	2204      	movs	r2, #4
 8009de8:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=8;
 8009dea:	4b1a      	ldr	r3, [pc, #104]	; (8009e54 <_ZN7ESP826612Send_WifiCmdEv+0x334>)
 8009dec:	2208      	movs	r2, #8
 8009dee:	701a      	strb	r2, [r3, #0]
	wifi_command=20;//default wait 30sec
 8009df0:	4b12      	ldr	r3, [pc, #72]	; (8009e3c <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009df2:	2214      	movs	r2, #20
 8009df4:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009df6:	4b14      	ldr	r3, [pc, #80]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009df8:	2200      	movs	r2, #0
 8009dfa:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATok,NoOfdata_byte);
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfe:	331e      	adds	r3, #30
 8009e00:	4a10      	ldr	r2, [pc, #64]	; (8009e44 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 8009e02:	8812      	ldrh	r2, [r2, #0]
 8009e04:	4619      	mov	r1, r3
 8009e06:	4812      	ldr	r0, [pc, #72]	; (8009e50 <_ZN7ESP826612Send_WifiCmdEv+0x330>)
 8009e08:	f004 fa5c 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 8009e0c:	f000 beb3 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 15:
	if(++Timerdelay >2)
 8009e10:	4b0d      	ldr	r3, [pc, #52]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009e12:	781b      	ldrb	r3, [r3, #0]
 8009e14:	3301      	adds	r3, #1
 8009e16:	b2da      	uxtb	r2, r3
 8009e18:	4b0b      	ldr	r3, [pc, #44]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009e1a:	701a      	strb	r2, [r3, #0]
 8009e1c:	4b0a      	ldr	r3, [pc, #40]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009e1e:	781b      	ldrb	r3, [r3, #0]
 8009e20:	2b02      	cmp	r3, #2
 8009e22:	bf8c      	ite	hi
 8009e24:	2301      	movhi	r3, #1
 8009e26:	2300      	movls	r3, #0
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f000 868e 	beq.w	800ab4c <_ZN7ESP826612Send_WifiCmdEv+0x102c>
	{
		Timerdelay=0;
 8009e30:	4b05      	ldr	r3, [pc, #20]	; (8009e48 <_ZN7ESP826612Send_WifiCmdEv+0x328>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009e36:	f000 be89 	b.w	800ab4c <_ZN7ESP826612Send_WifiCmdEv+0x102c>
 8009e3a:	bf00      	nop
 8009e3c:	20000698 	.word	0x20000698
 8009e40:	48000400 	.word	0x48000400
 8009e44:	2000079a 	.word	0x2000079a
 8009e48:	2000079c 	.word	0x2000079c
 8009e4c:	20000796 	.word	0x20000796
 8009e50:	200002a0 	.word	0x200002a0
 8009e54:	20000797 	.word	0x20000797
	case 20:   //CWMODE		//hardrest sequce//1.0 for wifi reset
	NoOfdata_byte=13;
 8009e58:	4b8a      	ldr	r3, [pc, #552]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009e5a:	220d      	movs	r2, #13
 8009e5c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=1;	  //add retry
 8009e5e:	4b8a      	ldr	r3, [pc, #552]	; (800a088 <_ZN7ESP826612Send_WifiCmdEv+0x568>)
 8009e60:	2201      	movs	r2, #1
 8009e62:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009e64:	4b89      	ldr	r3, [pc, #548]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009e66:	2200      	movs	r2, #0
 8009e68:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009e6a:	4b89      	ldr	r3, [pc, #548]	; (800a090 <_ZN7ESP826612Send_WifiCmdEv+0x570>)
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWMODE,NoOfdata_byte);
 8009e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e72:	3324      	adds	r3, #36	; 0x24
 8009e74:	4a83      	ldr	r2, [pc, #524]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009e76:	8812      	ldrh	r2, [r2, #0]
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4886      	ldr	r0, [pc, #536]	; (800a094 <_ZN7ESP826612Send_WifiCmdEv+0x574>)
 8009e7c:	f004 fa22 	bl	800e2c4 <HAL_UART_Transmit_IT>
	Check_CWMODE_For_Hang = Check_CWMODE_For_Hang+1;
 8009e80:	4b85      	ldr	r3, [pc, #532]	; (800a098 <_ZN7ESP826612Send_WifiCmdEv+0x578>)
 8009e82:	781b      	ldrb	r3, [r3, #0]
 8009e84:	3301      	adds	r3, #1
 8009e86:	b2da      	uxtb	r2, r3
 8009e88:	4b83      	ldr	r3, [pc, #524]	; (800a098 <_ZN7ESP826612Send_WifiCmdEv+0x578>)
 8009e8a:	701a      	strb	r2, [r3, #0]
	wifi_command=21;
 8009e8c:	4b83      	ldr	r3, [pc, #524]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009e8e:	2215      	movs	r2, #21
 8009e90:	701a      	strb	r2, [r3, #0]

	break;
 8009e92:	f000 be70 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 21:	//waiting for Ok  && if above 30 seconds resend command
	if(++Timerdelay >10)
 8009e96:	4b7d      	ldr	r3, [pc, #500]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	b2da      	uxtb	r2, r3
 8009e9e:	4b7b      	ldr	r3, [pc, #492]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009ea0:	701a      	strb	r2, [r3, #0]
 8009ea2:	4b7a      	ldr	r3, [pc, #488]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	2b0a      	cmp	r3, #10
 8009ea8:	bf8c      	ite	hi
 8009eaa:	2301      	movhi	r3, #1
 8009eac:	2300      	movls	r3, #0
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	f000 864d 	beq.w	800ab50 <_ZN7ESP826612Send_WifiCmdEv+0x1030>
	{
		Timerdelay=0;
 8009eb6:	4b75      	ldr	r3, [pc, #468]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	701a      	strb	r2, [r3, #0]
		if(5 ==  Check_CWMODE_For_Hang)
 8009ebc:	4b76      	ldr	r3, [pc, #472]	; (800a098 <_ZN7ESP826612Send_WifiCmdEv+0x578>)
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	2b05      	cmp	r3, #5
 8009ec2:	d107      	bne.n	8009ed4 <_ZN7ESP826612Send_WifiCmdEv+0x3b4>
		{
			wifi_command=5;	 //Hardware reset
 8009ec4:	4b75      	ldr	r3, [pc, #468]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009ec6:	2205      	movs	r2, #5
 8009ec8:	701a      	strb	r2, [r3, #0]
			Check_CWMODE_For_Hang = 0;
 8009eca:	4b73      	ldr	r3, [pc, #460]	; (800a098 <_ZN7ESP826612Send_WifiCmdEv+0x578>)
 8009ecc:	2200      	movs	r2, #0
 8009ece:	701a      	strb	r2, [r3, #0]
		else
		{
			wifi_command=10;
		}
	}
	break;
 8009ed0:	f000 be3e 	b.w	800ab50 <_ZN7ESP826612Send_WifiCmdEv+0x1030>
			wifi_command=10;
 8009ed4:	4b71      	ldr	r3, [pc, #452]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009ed6:	220a      	movs	r2, #10
 8009ed8:	701a      	strb	r2, [r3, #0]
	break;
 8009eda:	f000 be39 	b.w	800ab50 <_ZN7ESP826612Send_WifiCmdEv+0x1030>
	case 30:   //CWJAP	   //userid-9digit,psw 8digit  //userid-5digit,psw 8digit
	NoOfdata_byte=41;//32;
 8009ede:	4b69      	ldr	r3, [pc, #420]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009ee0:	2229      	movs	r2, #41	; 0x29
 8009ee2:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=2;
 8009ee4:	4b68      	ldr	r3, [pc, #416]	; (800a088 <_ZN7ESP826612Send_WifiCmdEv+0x568>)
 8009ee6:	2202      	movs	r2, #2
 8009ee8:	701a      	strb	r2, [r3, #0]
	wifi_command=41;
 8009eea:	4b6c      	ldr	r3, [pc, #432]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009eec:	2229      	movs	r2, #41	; 0x29
 8009eee:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009ef0:	4b66      	ldr	r3, [pc, #408]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009ef6:	4b66      	ldr	r3, [pc, #408]	; (800a090 <_ZN7ESP826612Send_WifiCmdEv+0x570>)
 8009ef8:	2200      	movs	r2, #0
 8009efa:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWJAPUsernamePsw,NoOfdata_byte);
 8009efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efe:	3333      	adds	r3, #51	; 0x33
 8009f00:	4a60      	ldr	r2, [pc, #384]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009f02:	8812      	ldrh	r2, [r2, #0]
 8009f04:	4619      	mov	r1, r3
 8009f06:	4863      	ldr	r0, [pc, #396]	; (800a094 <_ZN7ESP826612Send_WifiCmdEv+0x574>)
 8009f08:	f004 f9dc 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;		   //add retry
 8009f0c:	f000 be33 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 41:	   //resend if o replay
	if(++Timerdelay >15)
 8009f10:	4b5e      	ldr	r3, [pc, #376]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	3301      	adds	r3, #1
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	4b5c      	ldr	r3, [pc, #368]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f1a:	701a      	strb	r2, [r3, #0]
 8009f1c:	4b5b      	ldr	r3, [pc, #364]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	2b0f      	cmp	r3, #15
 8009f22:	bf8c      	ite	hi
 8009f24:	2301      	movhi	r3, #1
 8009f26:	2300      	movls	r3, #0
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f000 8612 	beq.w	800ab54 <_ZN7ESP826612Send_WifiCmdEv+0x1034>
	{
		Timerdelay=0;
 8009f30:	4b56      	ldr	r3, [pc, #344]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f32:	2200      	movs	r2, #0
 8009f34:	701a      	strb	r2, [r3, #0]
		wifi_command=10;	//41
 8009f36:	4b59      	ldr	r3, [pc, #356]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009f38:	220a      	movs	r2, #10
 8009f3a:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009f3c:	f000 be0a 	b.w	800ab54 <_ZN7ESP826612Send_WifiCmdEv+0x1034>
	case 49:
	if(++Timerdelay >8)
 8009f40:	4b52      	ldr	r3, [pc, #328]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	3301      	adds	r3, #1
 8009f46:	b2da      	uxtb	r2, r3
 8009f48:	4b50      	ldr	r3, [pc, #320]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f4a:	701a      	strb	r2, [r3, #0]
 8009f4c:	4b4f      	ldr	r3, [pc, #316]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	2b08      	cmp	r3, #8
 8009f52:	bf8c      	ite	hi
 8009f54:	2301      	movhi	r3, #1
 8009f56:	2300      	movls	r3, #0
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	f000 85fc 	beq.w	800ab58 <_ZN7ESP826612Send_WifiCmdEv+0x1038>
	{
		Timerdelay=0;
 8009f60:	4b4a      	ldr	r3, [pc, #296]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f62:	2200      	movs	r2, #0
 8009f64:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 8009f66:	4b4d      	ldr	r3, [pc, #308]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009f68:	2232      	movs	r2, #50	; 0x32
 8009f6a:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009f6c:	f000 bdf4 	b.w	800ab58 <_ZN7ESP826612Send_WifiCmdEv+0x1038>
	case 50:   //CWJAP

	NoOfdata_byte=11;
 8009f70:	4b44      	ldr	r3, [pc, #272]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009f72:	220b      	movs	r2, #11
 8009f74:	801a      	strh	r2, [r3, #0]
	wifi_command=51;
 8009f76:	4b49      	ldr	r3, [pc, #292]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009f78:	2233      	movs	r2, #51	; 0x33
 8009f7a:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=3;
 8009f7c:	4b42      	ldr	r3, [pc, #264]	; (800a088 <_ZN7ESP826612Send_WifiCmdEv+0x568>)
 8009f7e:	2203      	movs	r2, #3
 8009f80:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009f82:	4b42      	ldr	r3, [pc, #264]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f84:	2200      	movs	r2, #0
 8009f86:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCwjapRead,NoOfdata_byte);
 8009f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f8a:	3360      	adds	r3, #96	; 0x60
 8009f8c:	4a3d      	ldr	r2, [pc, #244]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009f8e:	8812      	ldrh	r2, [r2, #0]
 8009f90:	4619      	mov	r1, r3
 8009f92:	4840      	ldr	r0, [pc, #256]	; (800a094 <_ZN7ESP826612Send_WifiCmdEv+0x574>)
 8009f94:	f004 f996 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 8009f98:	f000 bded 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 51:
	if(++Timerdelay >15)
 8009f9c:	4b3b      	ldr	r3, [pc, #236]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	b2da      	uxtb	r2, r3
 8009fa4:	4b39      	ldr	r3, [pc, #228]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009fa6:	701a      	strb	r2, [r3, #0]
 8009fa8:	4b38      	ldr	r3, [pc, #224]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	2b0f      	cmp	r3, #15
 8009fae:	bf8c      	ite	hi
 8009fb0:	2301      	movhi	r3, #1
 8009fb2:	2300      	movls	r3, #0
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	f000 85d0 	beq.w	800ab5c <_ZN7ESP826612Send_WifiCmdEv+0x103c>
	{
		Timerdelay=0;
 8009fbc:	4b33      	ldr	r3, [pc, #204]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	701a      	strb	r2, [r3, #0]
		wifi_command=10; //50
 8009fc2:	4b36      	ldr	r3, [pc, #216]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009fc4:	220a      	movs	r2, #10
 8009fc6:	701a      	strb	r2, [r3, #0]
	}

	break;
 8009fc8:	f000 bdc8 	b.w	800ab5c <_ZN7ESP826612Send_WifiCmdEv+0x103c>
	case 70:   //CIPMUX

	NoOfdata_byte=13;
 8009fcc:	4b2d      	ldr	r3, [pc, #180]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009fce:	220d      	movs	r2, #13
 8009fd0:	801a      	strh	r2, [r3, #0]
	wifi_command=71;
 8009fd2:	4b32      	ldr	r3, [pc, #200]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 8009fd4:	2247      	movs	r2, #71	; 0x47
 8009fd6:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=4;
 8009fd8:	4b2b      	ldr	r3, [pc, #172]	; (800a088 <_ZN7ESP826612Send_WifiCmdEv+0x568>)
 8009fda:	2204      	movs	r2, #4
 8009fdc:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009fde:	4b2b      	ldr	r3, [pc, #172]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdATCipmuxWrite,NoOfdata_byte);
 8009fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe6:	336d      	adds	r3, #109	; 0x6d
 8009fe8:	4a26      	ldr	r2, [pc, #152]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 8009fea:	8812      	ldrh	r2, [r2, #0]
 8009fec:	4619      	mov	r1, r3
 8009fee:	4829      	ldr	r0, [pc, #164]	; (800a094 <_ZN7ESP826612Send_WifiCmdEv+0x574>)
 8009ff0:	f004 f968 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;	  //2sec
 8009ff4:	f000 bdbf 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 71:
	if(++Timerdelay >15)
 8009ff8:	4b24      	ldr	r3, [pc, #144]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	b2da      	uxtb	r2, r3
 800a000:	4b22      	ldr	r3, [pc, #136]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a002:	701a      	strb	r2, [r3, #0]
 800a004:	4b21      	ldr	r3, [pc, #132]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	2b0f      	cmp	r3, #15
 800a00a:	bf8c      	ite	hi
 800a00c:	2301      	movhi	r3, #1
 800a00e:	2300      	movls	r3, #0
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b00      	cmp	r3, #0
 800a014:	f000 85a4 	beq.w	800ab60 <_ZN7ESP826612Send_WifiCmdEv+0x1040>
	{
		Timerdelay=0;
 800a018:	4b1c      	ldr	r3, [pc, #112]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a01a:	2200      	movs	r2, #0
 800a01c:	701a      	strb	r2, [r3, #0]
		wifi_command=10;   //70
 800a01e:	4b1f      	ldr	r3, [pc, #124]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 800a020:	220a      	movs	r2, #10
 800a022:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a024:	f000 bd9c 	b.w	800ab60 <_ZN7ESP826612Send_WifiCmdEv+0x1040>
	case 80:
	NoOfdata_byte=49;//41;
 800a028:	4b16      	ldr	r3, [pc, #88]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 800a02a:	2231      	movs	r2, #49	; 0x31
 800a02c:	801a      	strh	r2, [r3, #0]
	wifi_command=81;
 800a02e:	4b1b      	ldr	r3, [pc, #108]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 800a030:	2251      	movs	r2, #81	; 0x51
 800a032:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=5;
 800a034:	4b14      	ldr	r3, [pc, #80]	; (800a088 <_ZN7ESP826612Send_WifiCmdEv+0x568>)
 800a036:	2205      	movs	r2, #5
 800a038:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a03a:	4b14      	ldr	r3, [pc, #80]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a03c:	2200      	movs	r2, #0
 800a03e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdAtCipStartWrite,NoOfdata_byte);
 800a040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a042:	337c      	adds	r3, #124	; 0x7c
 800a044:	4a0f      	ldr	r2, [pc, #60]	; (800a084 <_ZN7ESP826612Send_WifiCmdEv+0x564>)
 800a046:	8812      	ldrh	r2, [r2, #0]
 800a048:	4619      	mov	r1, r3
 800a04a:	4812      	ldr	r0, [pc, #72]	; (800a094 <_ZN7ESP826612Send_WifiCmdEv+0x574>)
 800a04c:	f004 f93a 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 800a050:	f000 bd91 	b.w	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 81:					//5sec
	if(++Timerdelay >20)
 800a054:	4b0d      	ldr	r3, [pc, #52]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a056:	781b      	ldrb	r3, [r3, #0]
 800a058:	3301      	adds	r3, #1
 800a05a:	b2da      	uxtb	r2, r3
 800a05c:	4b0b      	ldr	r3, [pc, #44]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a05e:	701a      	strb	r2, [r3, #0]
 800a060:	4b0a      	ldr	r3, [pc, #40]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a062:	781b      	ldrb	r3, [r3, #0]
 800a064:	2b14      	cmp	r3, #20
 800a066:	bf8c      	ite	hi
 800a068:	2301      	movhi	r3, #1
 800a06a:	2300      	movls	r3, #0
 800a06c:	b2db      	uxtb	r3, r3
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f000 8578 	beq.w	800ab64 <_ZN7ESP826612Send_WifiCmdEv+0x1044>
	{
		Timerdelay=0;
 800a074:	4b05      	ldr	r3, [pc, #20]	; (800a08c <_ZN7ESP826612Send_WifiCmdEv+0x56c>)
 800a076:	2200      	movs	r2, #0
 800a078:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a07a:	4b08      	ldr	r3, [pc, #32]	; (800a09c <_ZN7ESP826612Send_WifiCmdEv+0x57c>)
 800a07c:	220a      	movs	r2, #10
 800a07e:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a080:	f000 bd70 	b.w	800ab64 <_ZN7ESP826612Send_WifiCmdEv+0x1044>
 800a084:	2000079a 	.word	0x2000079a
 800a088:	20000797 	.word	0x20000797
 800a08c:	2000079c 	.word	0x2000079c
 800a090:	20000796 	.word	0x20000796
 800a094:	200002a0 	.word	0x200002a0
 800a098:	20000798 	.word	0x20000798
 800a09c:	20000698 	.word	0x20000698
	case 90:   //CIPSEND
	NoOfdata_byte	= 18;
 800a0a0:	4bb5      	ldr	r3, [pc, #724]	; (800a378 <_ZN7ESP826612Send_WifiCmdEv+0x858>)
 800a0a2:	2212      	movs	r2, #18
 800a0a4:	801a      	strh	r2, [r3, #0]
	//lenOfURl = sprintf(PostUrl_CharFormat,"GET /isc1-lab.acceedo.in:9009/logs?mac=01&t=373&h=972&W=01&U=01&x=0\r\nHOST:usm2-ht.acceedo.in:9009\r\n\r\n");
	r_set_duration_seq1 = (Rise_Sequence1_Minute%10)+((Rise_Sequence1_Minute/10)*10)+((Rise_Sequence1_Hour%10)*100)+((Rise_Sequence1_Hour/10)*1000);
 800a0a6:	4bb5      	ldr	r3, [pc, #724]	; (800a37c <_ZN7ESP826612Send_WifiCmdEv+0x85c>)
 800a0a8:	781a      	ldrb	r2, [r3, #0]
 800a0aa:	4bb5      	ldr	r3, [pc, #724]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a0ac:	fba3 1302 	umull	r1, r3, r3, r2
 800a0b0:	08d9      	lsrs	r1, r3, #3
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	440b      	add	r3, r1
 800a0b8:	005b      	lsls	r3, r3, #1
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	b298      	uxth	r0, r3
 800a0c0:	4bb0      	ldr	r3, [pc, #704]	; (800a384 <_ZN7ESP826612Send_WifiCmdEv+0x864>)
 800a0c2:	781a      	ldrb	r2, [r3, #0]
 800a0c4:	4bae      	ldr	r3, [pc, #696]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a0c6:	fba3 1302 	umull	r1, r3, r3, r2
 800a0ca:	08d9      	lsrs	r1, r3, #3
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	009b      	lsls	r3, r3, #2
 800a0d0:	440b      	add	r3, r1
 800a0d2:	005b      	lsls	r3, r3, #1
 800a0d4:	1ad3      	subs	r3, r2, r3
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	461a      	mov	r2, r3
 800a0dc:	0092      	lsls	r2, r2, #2
 800a0de:	4413      	add	r3, r2
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	0091      	lsls	r1, r2, #2
 800a0e4:	461a      	mov	r2, r3
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4413      	add	r3, r2
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	b29a      	uxth	r2, r3
 800a0ee:	4ba3      	ldr	r3, [pc, #652]	; (800a37c <_ZN7ESP826612Send_WifiCmdEv+0x85c>)
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	49a3      	ldr	r1, [pc, #652]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a0f4:	fba1 1303 	umull	r1, r3, r1, r3
 800a0f8:	08db      	lsrs	r3, r3, #3
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	4619      	mov	r1, r3
 800a100:	0089      	lsls	r1, r1, #2
 800a102:	440b      	add	r3, r1
 800a104:	005b      	lsls	r3, r3, #1
 800a106:	b29b      	uxth	r3, r3
 800a108:	4413      	add	r3, r2
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	4403      	add	r3, r0
 800a10e:	b29a      	uxth	r2, r3
 800a110:	4b9c      	ldr	r3, [pc, #624]	; (800a384 <_ZN7ESP826612Send_WifiCmdEv+0x864>)
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	499a      	ldr	r1, [pc, #616]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a116:	fba1 1303 	umull	r1, r3, r1, r3
 800a11a:	08db      	lsrs	r3, r3, #3
 800a11c:	b2db      	uxtb	r3, r3
 800a11e:	b29b      	uxth	r3, r3
 800a120:	4619      	mov	r1, r3
 800a122:	0149      	lsls	r1, r1, #5
 800a124:	1ac9      	subs	r1, r1, r3
 800a126:	0089      	lsls	r1, r1, #2
 800a128:	440b      	add	r3, r1
 800a12a:	00db      	lsls	r3, r3, #3
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	4413      	add	r3, r2
 800a130:	b29a      	uxth	r2, r3
 800a132:	4b95      	ldr	r3, [pc, #596]	; (800a388 <_ZN7ESP826612Send_WifiCmdEv+0x868>)
 800a134:	801a      	strh	r2, [r3, #0]
	set_duration_seq1 = (H_Timer01MinValue%10)+((H_Timer01MinValue/10)*10)+((H_Timer01HrValue%10)*100)+((H_Timer01HrValue/10)*1000);
 800a136:	4b95      	ldr	r3, [pc, #596]	; (800a38c <_ZN7ESP826612Send_WifiCmdEv+0x86c>)
 800a138:	781a      	ldrb	r2, [r3, #0]
 800a13a:	4b91      	ldr	r3, [pc, #580]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a13c:	fba3 1302 	umull	r1, r3, r3, r2
 800a140:	08d9      	lsrs	r1, r3, #3
 800a142:	460b      	mov	r3, r1
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	440b      	add	r3, r1
 800a148:	005b      	lsls	r3, r3, #1
 800a14a:	1ad3      	subs	r3, r2, r3
 800a14c:	b2db      	uxtb	r3, r3
 800a14e:	b298      	uxth	r0, r3
 800a150:	4b8f      	ldr	r3, [pc, #572]	; (800a390 <_ZN7ESP826612Send_WifiCmdEv+0x870>)
 800a152:	781a      	ldrb	r2, [r3, #0]
 800a154:	4b8a      	ldr	r3, [pc, #552]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a156:	fba3 1302 	umull	r1, r3, r3, r2
 800a15a:	08d9      	lsrs	r1, r3, #3
 800a15c:	460b      	mov	r3, r1
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	440b      	add	r3, r1
 800a162:	005b      	lsls	r3, r3, #1
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	b2db      	uxtb	r3, r3
 800a168:	b29b      	uxth	r3, r3
 800a16a:	461a      	mov	r2, r3
 800a16c:	0092      	lsls	r2, r2, #2
 800a16e:	4413      	add	r3, r2
 800a170:	461a      	mov	r2, r3
 800a172:	0091      	lsls	r1, r2, #2
 800a174:	461a      	mov	r2, r3
 800a176:	460b      	mov	r3, r1
 800a178:	4413      	add	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	b29a      	uxth	r2, r3
 800a17e:	4b83      	ldr	r3, [pc, #524]	; (800a38c <_ZN7ESP826612Send_WifiCmdEv+0x86c>)
 800a180:	781b      	ldrb	r3, [r3, #0]
 800a182:	497f      	ldr	r1, [pc, #508]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a184:	fba1 1303 	umull	r1, r3, r1, r3
 800a188:	08db      	lsrs	r3, r3, #3
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	b29b      	uxth	r3, r3
 800a18e:	4619      	mov	r1, r3
 800a190:	0089      	lsls	r1, r1, #2
 800a192:	440b      	add	r3, r1
 800a194:	005b      	lsls	r3, r3, #1
 800a196:	b29b      	uxth	r3, r3
 800a198:	4413      	add	r3, r2
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	4403      	add	r3, r0
 800a19e:	b29a      	uxth	r2, r3
 800a1a0:	4b7b      	ldr	r3, [pc, #492]	; (800a390 <_ZN7ESP826612Send_WifiCmdEv+0x870>)
 800a1a2:	781b      	ldrb	r3, [r3, #0]
 800a1a4:	4976      	ldr	r1, [pc, #472]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a1a6:	fba1 1303 	umull	r1, r3, r1, r3
 800a1aa:	08db      	lsrs	r3, r3, #3
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	0149      	lsls	r1, r1, #5
 800a1b4:	1ac9      	subs	r1, r1, r3
 800a1b6:	0089      	lsls	r1, r1, #2
 800a1b8:	440b      	add	r3, r1
 800a1ba:	00db      	lsls	r3, r3, #3
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	4413      	add	r3, r2
 800a1c0:	b29a      	uxth	r2, r3
 800a1c2:	4b74      	ldr	r3, [pc, #464]	; (800a394 <_ZN7ESP826612Send_WifiCmdEv+0x874>)
 800a1c4:	801a      	strh	r2, [r3, #0]
	r_set_duration_seq2 = (Rise_Sequence2_Minute%10)+((Rise_Sequence2_Minute/10)*10)+((R_Sequence2_hour_http%10)*100)+((R_Sequence2_hour_http/10)*1000);
 800a1c6:	4b74      	ldr	r3, [pc, #464]	; (800a398 <_ZN7ESP826612Send_WifiCmdEv+0x878>)
 800a1c8:	781a      	ldrb	r2, [r3, #0]
 800a1ca:	4b6d      	ldr	r3, [pc, #436]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a1cc:	fba3 1302 	umull	r1, r3, r3, r2
 800a1d0:	08d9      	lsrs	r1, r3, #3
 800a1d2:	460b      	mov	r3, r1
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	440b      	add	r3, r1
 800a1d8:	005b      	lsls	r3, r3, #1
 800a1da:	1ad3      	subs	r3, r2, r3
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	b298      	uxth	r0, r3
 800a1e0:	4b6e      	ldr	r3, [pc, #440]	; (800a39c <_ZN7ESP826612Send_WifiCmdEv+0x87c>)
 800a1e2:	781a      	ldrb	r2, [r3, #0]
 800a1e4:	4b66      	ldr	r3, [pc, #408]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a1e6:	fba3 1302 	umull	r1, r3, r3, r2
 800a1ea:	08d9      	lsrs	r1, r3, #3
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	440b      	add	r3, r1
 800a1f2:	005b      	lsls	r3, r3, #1
 800a1f4:	1ad3      	subs	r3, r2, r3
 800a1f6:	b2db      	uxtb	r3, r3
 800a1f8:	b29b      	uxth	r3, r3
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	0092      	lsls	r2, r2, #2
 800a1fe:	4413      	add	r3, r2
 800a200:	461a      	mov	r2, r3
 800a202:	0091      	lsls	r1, r2, #2
 800a204:	461a      	mov	r2, r3
 800a206:	460b      	mov	r3, r1
 800a208:	4413      	add	r3, r2
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	4b62      	ldr	r3, [pc, #392]	; (800a398 <_ZN7ESP826612Send_WifiCmdEv+0x878>)
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	495b      	ldr	r1, [pc, #364]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a214:	fba1 1303 	umull	r1, r3, r1, r3
 800a218:	08db      	lsrs	r3, r3, #3
 800a21a:	b2db      	uxtb	r3, r3
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	4619      	mov	r1, r3
 800a220:	0089      	lsls	r1, r1, #2
 800a222:	440b      	add	r3, r1
 800a224:	005b      	lsls	r3, r3, #1
 800a226:	b29b      	uxth	r3, r3
 800a228:	4413      	add	r3, r2
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	4403      	add	r3, r0
 800a22e:	b29a      	uxth	r2, r3
 800a230:	4b5a      	ldr	r3, [pc, #360]	; (800a39c <_ZN7ESP826612Send_WifiCmdEv+0x87c>)
 800a232:	781b      	ldrb	r3, [r3, #0]
 800a234:	4952      	ldr	r1, [pc, #328]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a236:	fba1 1303 	umull	r1, r3, r1, r3
 800a23a:	08db      	lsrs	r3, r3, #3
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	b29b      	uxth	r3, r3
 800a240:	4619      	mov	r1, r3
 800a242:	0149      	lsls	r1, r1, #5
 800a244:	1ac9      	subs	r1, r1, r3
 800a246:	0089      	lsls	r1, r1, #2
 800a248:	440b      	add	r3, r1
 800a24a:	00db      	lsls	r3, r3, #3
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	4413      	add	r3, r2
 800a250:	b29a      	uxth	r2, r3
 800a252:	4b53      	ldr	r3, [pc, #332]	; (800a3a0 <_ZN7ESP826612Send_WifiCmdEv+0x880>)
 800a254:	801a      	strh	r2, [r3, #0]
	set_duration_seq2 = (H_Timer02MinValue%10)+((H_Timer02MinValue/10)*10)+((H_Timer02HrValue%10)*100)+((H_Timer02HrValue/10)*1000);
 800a256:	4b53      	ldr	r3, [pc, #332]	; (800a3a4 <_ZN7ESP826612Send_WifiCmdEv+0x884>)
 800a258:	781a      	ldrb	r2, [r3, #0]
 800a25a:	4b49      	ldr	r3, [pc, #292]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a25c:	fba3 1302 	umull	r1, r3, r3, r2
 800a260:	08d9      	lsrs	r1, r3, #3
 800a262:	460b      	mov	r3, r1
 800a264:	009b      	lsls	r3, r3, #2
 800a266:	440b      	add	r3, r1
 800a268:	005b      	lsls	r3, r3, #1
 800a26a:	1ad3      	subs	r3, r2, r3
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	b298      	uxth	r0, r3
 800a270:	4b4d      	ldr	r3, [pc, #308]	; (800a3a8 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800a272:	781a      	ldrb	r2, [r3, #0]
 800a274:	4b42      	ldr	r3, [pc, #264]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a276:	fba3 1302 	umull	r1, r3, r3, r2
 800a27a:	08d9      	lsrs	r1, r3, #3
 800a27c:	460b      	mov	r3, r1
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	440b      	add	r3, r1
 800a282:	005b      	lsls	r3, r3, #1
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	b2db      	uxtb	r3, r3
 800a288:	b29b      	uxth	r3, r3
 800a28a:	461a      	mov	r2, r3
 800a28c:	0092      	lsls	r2, r2, #2
 800a28e:	4413      	add	r3, r2
 800a290:	461a      	mov	r2, r3
 800a292:	0091      	lsls	r1, r2, #2
 800a294:	461a      	mov	r2, r3
 800a296:	460b      	mov	r3, r1
 800a298:	4413      	add	r3, r2
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	b29a      	uxth	r2, r3
 800a29e:	4b41      	ldr	r3, [pc, #260]	; (800a3a4 <_ZN7ESP826612Send_WifiCmdEv+0x884>)
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	4937      	ldr	r1, [pc, #220]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a2a4:	fba1 1303 	umull	r1, r3, r1, r3
 800a2a8:	08db      	lsrs	r3, r3, #3
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	0089      	lsls	r1, r1, #2
 800a2b2:	440b      	add	r3, r1
 800a2b4:	005b      	lsls	r3, r3, #1
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	4413      	add	r3, r2
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	4403      	add	r3, r0
 800a2be:	b29a      	uxth	r2, r3
 800a2c0:	4b39      	ldr	r3, [pc, #228]	; (800a3a8 <_ZN7ESP826612Send_WifiCmdEv+0x888>)
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	492e      	ldr	r1, [pc, #184]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a2c6:	fba1 1303 	umull	r1, r3, r1, r3
 800a2ca:	08db      	lsrs	r3, r3, #3
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	0149      	lsls	r1, r1, #5
 800a2d4:	1ac9      	subs	r1, r1, r3
 800a2d6:	0089      	lsls	r1, r1, #2
 800a2d8:	440b      	add	r3, r1
 800a2da:	00db      	lsls	r3, r3, #3
 800a2dc:	b29b      	uxth	r3, r3
 800a2de:	4413      	add	r3, r2
 800a2e0:	b29a      	uxth	r2, r3
 800a2e2:	4b32      	ldr	r3, [pc, #200]	; (800a3ac <_ZN7ESP826612Send_WifiCmdEv+0x88c>)
 800a2e4:	801a      	strh	r2, [r3, #0]
	remaining_duration_seq1 =(seq1_remaining_time_min%10)+((seq1_remaining_time_min/10)*10)+((seq1_remaining_time_Hr%10)*100)+((seq1_remaining_time_Hr/10)*1000);
 800a2e6:	4b32      	ldr	r3, [pc, #200]	; (800a3b0 <_ZN7ESP826612Send_WifiCmdEv+0x890>)
 800a2e8:	781a      	ldrb	r2, [r3, #0]
 800a2ea:	4b25      	ldr	r3, [pc, #148]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a2ec:	fba3 1302 	umull	r1, r3, r3, r2
 800a2f0:	08d9      	lsrs	r1, r3, #3
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	440b      	add	r3, r1
 800a2f8:	005b      	lsls	r3, r3, #1
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	b298      	uxth	r0, r3
 800a300:	4b2c      	ldr	r3, [pc, #176]	; (800a3b4 <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800a302:	781a      	ldrb	r2, [r3, #0]
 800a304:	4b1e      	ldr	r3, [pc, #120]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a306:	fba3 1302 	umull	r1, r3, r3, r2
 800a30a:	08d9      	lsrs	r1, r3, #3
 800a30c:	460b      	mov	r3, r1
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	440b      	add	r3, r1
 800a312:	005b      	lsls	r3, r3, #1
 800a314:	1ad3      	subs	r3, r2, r3
 800a316:	b2db      	uxtb	r3, r3
 800a318:	b29b      	uxth	r3, r3
 800a31a:	461a      	mov	r2, r3
 800a31c:	0092      	lsls	r2, r2, #2
 800a31e:	4413      	add	r3, r2
 800a320:	461a      	mov	r2, r3
 800a322:	0091      	lsls	r1, r2, #2
 800a324:	461a      	mov	r2, r3
 800a326:	460b      	mov	r3, r1
 800a328:	4413      	add	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	b29a      	uxth	r2, r3
 800a32e:	4b20      	ldr	r3, [pc, #128]	; (800a3b0 <_ZN7ESP826612Send_WifiCmdEv+0x890>)
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	4913      	ldr	r1, [pc, #76]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a334:	fba1 1303 	umull	r1, r3, r1, r3
 800a338:	08db      	lsrs	r3, r3, #3
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	4619      	mov	r1, r3
 800a340:	0089      	lsls	r1, r1, #2
 800a342:	440b      	add	r3, r1
 800a344:	005b      	lsls	r3, r3, #1
 800a346:	b29b      	uxth	r3, r3
 800a348:	4413      	add	r3, r2
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	4403      	add	r3, r0
 800a34e:	b29a      	uxth	r2, r3
 800a350:	4b18      	ldr	r3, [pc, #96]	; (800a3b4 <_ZN7ESP826612Send_WifiCmdEv+0x894>)
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	490a      	ldr	r1, [pc, #40]	; (800a380 <_ZN7ESP826612Send_WifiCmdEv+0x860>)
 800a356:	fba1 1303 	umull	r1, r3, r1, r3
 800a35a:	08db      	lsrs	r3, r3, #3
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	b29b      	uxth	r3, r3
 800a360:	4619      	mov	r1, r3
 800a362:	0149      	lsls	r1, r1, #5
 800a364:	1ac9      	subs	r1, r1, r3
 800a366:	0089      	lsls	r1, r1, #2
 800a368:	440b      	add	r3, r1
 800a36a:	00db      	lsls	r3, r3, #3
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	4413      	add	r3, r2
 800a370:	b29a      	uxth	r2, r3
 800a372:	4b11      	ldr	r3, [pc, #68]	; (800a3b8 <_ZN7ESP826612Send_WifiCmdEv+0x898>)
 800a374:	801a      	strh	r2, [r3, #0]
 800a376:	e021      	b.n	800a3bc <_ZN7ESP826612Send_WifiCmdEv+0x89c>
 800a378:	2000079a 	.word	0x2000079a
 800a37c:	2000063b 	.word	0x2000063b
 800a380:	cccccccd 	.word	0xcccccccd
 800a384:	2000063a 	.word	0x2000063a
 800a388:	200007a2 	.word	0x200007a2
 800a38c:	2000062f 	.word	0x2000062f
 800a390:	2000062e 	.word	0x2000062e
 800a394:	200007a4 	.word	0x200007a4
 800a398:	2000063d 	.word	0x2000063d
 800a39c:	200000ea 	.word	0x200000ea
 800a3a0:	200007a6 	.word	0x200007a6
 800a3a4:	20000631 	.word	0x20000631
 800a3a8:	20000630 	.word	0x20000630
 800a3ac:	200007a8 	.word	0x200007a8
 800a3b0:	20000107 	.word	0x20000107
 800a3b4:	20000106 	.word	0x20000106
 800a3b8:	200007aa 	.word	0x200007aa
	remaining_duration_seq2 =(seq2_remaining_time_min%10)+((seq2_remaining_time_min/10)*10)+((seq2_remaining_time_Hr%10)*100)+((seq2_remaining_time_Hr/10)*1000);
 800a3bc:	4b72      	ldr	r3, [pc, #456]	; (800a588 <_ZN7ESP826612Send_WifiCmdEv+0xa68>)
 800a3be:	781a      	ldrb	r2, [r3, #0]
 800a3c0:	4b72      	ldr	r3, [pc, #456]	; (800a58c <_ZN7ESP826612Send_WifiCmdEv+0xa6c>)
 800a3c2:	fba3 1302 	umull	r1, r3, r3, r2
 800a3c6:	08d9      	lsrs	r1, r3, #3
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	440b      	add	r3, r1
 800a3ce:	005b      	lsls	r3, r3, #1
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	b298      	uxth	r0, r3
 800a3d6:	4b6e      	ldr	r3, [pc, #440]	; (800a590 <_ZN7ESP826612Send_WifiCmdEv+0xa70>)
 800a3d8:	781a      	ldrb	r2, [r3, #0]
 800a3da:	4b6c      	ldr	r3, [pc, #432]	; (800a58c <_ZN7ESP826612Send_WifiCmdEv+0xa6c>)
 800a3dc:	fba3 1302 	umull	r1, r3, r3, r2
 800a3e0:	08d9      	lsrs	r1, r3, #3
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	440b      	add	r3, r1
 800a3e8:	005b      	lsls	r3, r3, #1
 800a3ea:	1ad3      	subs	r3, r2, r3
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	b29b      	uxth	r3, r3
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	0092      	lsls	r2, r2, #2
 800a3f4:	4413      	add	r3, r2
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	0091      	lsls	r1, r2, #2
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	460b      	mov	r3, r1
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	b29a      	uxth	r2, r3
 800a404:	4b60      	ldr	r3, [pc, #384]	; (800a588 <_ZN7ESP826612Send_WifiCmdEv+0xa68>)
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	4960      	ldr	r1, [pc, #384]	; (800a58c <_ZN7ESP826612Send_WifiCmdEv+0xa6c>)
 800a40a:	fba1 1303 	umull	r1, r3, r1, r3
 800a40e:	08db      	lsrs	r3, r3, #3
 800a410:	b2db      	uxtb	r3, r3
 800a412:	b29b      	uxth	r3, r3
 800a414:	4619      	mov	r1, r3
 800a416:	0089      	lsls	r1, r1, #2
 800a418:	440b      	add	r3, r1
 800a41a:	005b      	lsls	r3, r3, #1
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	4413      	add	r3, r2
 800a420:	b29b      	uxth	r3, r3
 800a422:	4403      	add	r3, r0
 800a424:	b29a      	uxth	r2, r3
 800a426:	4b5a      	ldr	r3, [pc, #360]	; (800a590 <_ZN7ESP826612Send_WifiCmdEv+0xa70>)
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	4958      	ldr	r1, [pc, #352]	; (800a58c <_ZN7ESP826612Send_WifiCmdEv+0xa6c>)
 800a42c:	fba1 1303 	umull	r1, r3, r1, r3
 800a430:	08db      	lsrs	r3, r3, #3
 800a432:	b2db      	uxtb	r3, r3
 800a434:	b29b      	uxth	r3, r3
 800a436:	4619      	mov	r1, r3
 800a438:	0149      	lsls	r1, r1, #5
 800a43a:	1ac9      	subs	r1, r1, r3
 800a43c:	0089      	lsls	r1, r1, #2
 800a43e:	440b      	add	r3, r1
 800a440:	00db      	lsls	r3, r3, #3
 800a442:	b29b      	uxth	r3, r3
 800a444:	4413      	add	r3, r2
 800a446:	b29a      	uxth	r2, r3
 800a448:	4b52      	ldr	r3, [pc, #328]	; (800a594 <_ZN7ESP826612Send_WifiCmdEv+0xa74>)
 800a44a:	801a      	strh	r2, [r3, #0]
	lenOfURl = sprintf(PostUrl_CharFormat,"GET /set_temp?u=4&p=%d&tm=%d&tl=%d&th=%d&hr=%d"
 800a44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a44e:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
 800a452:	4b51      	ldr	r3, [pc, #324]	; (800a598 <_ZN7ESP826612Send_WifiCmdEv+0xa78>)
 800a454:	881b      	ldrh	r3, [r3, #0]
 800a456:	469c      	mov	ip, r3
 800a458:	4b50      	ldr	r3, [pc, #320]	; (800a59c <_ZN7ESP826612Send_WifiCmdEv+0xa7c>)
 800a45a:	881b      	ldrh	r3, [r3, #0]
 800a45c:	469e      	mov	lr, r3
 800a45e:	4b50      	ldr	r3, [pc, #320]	; (800a5a0 <_ZN7ESP826612Send_WifiCmdEv+0xa80>)
 800a460:	881b      	ldrh	r3, [r3, #0]
 800a462:	461e      	mov	r6, r3
 800a464:	4b4f      	ldr	r3, [pc, #316]	; (800a5a4 <_ZN7ESP826612Send_WifiCmdEv+0xa84>)
 800a466:	881b      	ldrh	r3, [r3, #0]
 800a468:	623b      	str	r3, [r7, #32]
 800a46a:	4b4f      	ldr	r3, [pc, #316]	; (800a5a8 <_ZN7ESP826612Send_WifiCmdEv+0xa88>)
 800a46c:	881b      	ldrh	r3, [r3, #0]
 800a46e:	61fb      	str	r3, [r7, #28]
 800a470:	4b4e      	ldr	r3, [pc, #312]	; (800a5ac <_ZN7ESP826612Send_WifiCmdEv+0xa8c>)
 800a472:	881b      	ldrh	r3, [r3, #0]
 800a474:	61bb      	str	r3, [r7, #24]
 800a476:	4b4e      	ldr	r3, [pc, #312]	; (800a5b0 <_ZN7ESP826612Send_WifiCmdEv+0xa90>)
 800a478:	881b      	ldrh	r3, [r3, #0]
 800a47a:	617b      	str	r3, [r7, #20]
 800a47c:	4b4d      	ldr	r3, [pc, #308]	; (800a5b4 <_ZN7ESP826612Send_WifiCmdEv+0xa94>)
 800a47e:	881b      	ldrh	r3, [r3, #0]
 800a480:	613b      	str	r3, [r7, #16]
 800a482:	4b4d      	ldr	r3, [pc, #308]	; (800a5b8 <_ZN7ESP826612Send_WifiCmdEv+0xa98>)
 800a484:	881b      	ldrh	r3, [r3, #0]
 800a486:	60fb      	str	r3, [r7, #12]
 800a488:	4b4c      	ldr	r3, [pc, #304]	; (800a5bc <_ZN7ESP826612Send_WifiCmdEv+0xa9c>)
 800a48a:	881b      	ldrh	r3, [r3, #0]
 800a48c:	60bb      	str	r3, [r7, #8]
 800a48e:	4b4c      	ldr	r3, [pc, #304]	; (800a5c0 <_ZN7ESP826612Send_WifiCmdEv+0xaa0>)
 800a490:	881b      	ldrh	r3, [r3, #0]
 800a492:	607b      	str	r3, [r7, #4]
 800a494:	4b4b      	ldr	r3, [pc, #300]	; (800a5c4 <_ZN7ESP826612Send_WifiCmdEv+0xaa4>)
 800a496:	881b      	ldrh	r3, [r3, #0]
 800a498:	603b      	str	r3, [r7, #0]
 800a49a:	4b4b      	ldr	r3, [pc, #300]	; (800a5c8 <_ZN7ESP826612Send_WifiCmdEv+0xaa8>)
 800a49c:	881b      	ldrh	r3, [r3, #0]
 800a49e:	461d      	mov	r5, r3
 800a4a0:	4b3c      	ldr	r3, [pc, #240]	; (800a594 <_ZN7ESP826612Send_WifiCmdEv+0xa74>)
 800a4a2:	881b      	ldrh	r3, [r3, #0]
 800a4a4:	461c      	mov	r4, r3
 800a4a6:	4b49      	ldr	r3, [pc, #292]	; (800a5cc <_ZN7ESP826612Send_WifiCmdEv+0xaac>)
 800a4a8:	881b      	ldrh	r3, [r3, #0]
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	4b48      	ldr	r3, [pc, #288]	; (800a5d0 <_ZN7ESP826612Send_WifiCmdEv+0xab0>)
 800a4ae:	881b      	ldrh	r3, [r3, #0]
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	4b48      	ldr	r3, [pc, #288]	; (800a5d4 <_ZN7ESP826612Send_WifiCmdEv+0xab4>)
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	9311      	str	r3, [sp, #68]	; 0x44
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	9310      	str	r3, [sp, #64]	; 0x40
 800a4bc:	2300      	movs	r3, #0
 800a4be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4c0:	920e      	str	r2, [sp, #56]	; 0x38
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	930d      	str	r3, [sp, #52]	; 0x34
 800a4c6:	910c      	str	r1, [sp, #48]	; 0x30
 800a4c8:	940b      	str	r4, [sp, #44]	; 0x2c
 800a4ca:	950a      	str	r5, [sp, #40]	; 0x28
 800a4cc:	683a      	ldr	r2, [r7, #0]
 800a4ce:	9209      	str	r2, [sp, #36]	; 0x24
 800a4d0:	687a      	ldr	r2, [r7, #4]
 800a4d2:	9208      	str	r2, [sp, #32]
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	9207      	str	r2, [sp, #28]
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	9206      	str	r2, [sp, #24]
 800a4dc:	693a      	ldr	r2, [r7, #16]
 800a4de:	9205      	str	r2, [sp, #20]
 800a4e0:	697a      	ldr	r2, [r7, #20]
 800a4e2:	9204      	str	r2, [sp, #16]
 800a4e4:	69ba      	ldr	r2, [r7, #24]
 800a4e6:	9203      	str	r2, [sp, #12]
 800a4e8:	69fa      	ldr	r2, [r7, #28]
 800a4ea:	9202      	str	r2, [sp, #8]
 800a4ec:	6a3b      	ldr	r3, [r7, #32]
 800a4ee:	9301      	str	r3, [sp, #4]
 800a4f0:	9600      	str	r6, [sp, #0]
 800a4f2:	4673      	mov	r3, lr
 800a4f4:	4662      	mov	r2, ip
 800a4f6:	4938      	ldr	r1, [pc, #224]	; (800a5d8 <_ZN7ESP826612Send_WifiCmdEv+0xab8>)
 800a4f8:	f005 fb7a 	bl	800fbf0 <siprintf>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	b29a      	uxth	r2, r3
 800a500:	4b36      	ldr	r3, [pc, #216]	; (800a5dc <_ZN7ESP826612Send_WifiCmdEv+0xabc>)
 800a502:	801a      	strh	r2, [r3, #0]
				"&bc=%d&yc=%d&k=%d&x=%02d\r\nHost:usm4-ht.acceedo.in:9012\r\n\r\n",
				ProcessId_Value,act_temperature_c1,act_temperature_c2,act_temperature_c3,
				Rise_Sequence1_temp,Seq1temperature,Rise_Sequence2_temp,Seq2temperature,r_set_duration_seq1,set_duration_seq1,r_set_duration_seq2,set_duration_seq2,
				remaining_duration_seq1,remaining_duration_seq2,act_temperature_c4,
				1,water_temperature,0,1,status_to_server);
	sprintf(SendData_charFormat,"AT+CIPSEND=1,%d\r\n",lenOfURl);
 800a504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a506:	33c2      	adds	r3, #194	; 0xc2
 800a508:	4a34      	ldr	r2, [pc, #208]	; (800a5dc <_ZN7ESP826612Send_WifiCmdEv+0xabc>)
 800a50a:	8812      	ldrh	r2, [r2, #0]
 800a50c:	4934      	ldr	r1, [pc, #208]	; (800a5e0 <_ZN7ESP826612Send_WifiCmdEv+0xac0>)
 800a50e:	4618      	mov	r0, r3
 800a510:	f005 fb6e 	bl	800fbf0 <siprintf>
	memcpy(SendData_uintFormat,SendData_charFormat,NoOfdata_byte);
 800a514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a516:	f103 00ae 	add.w	r0, r3, #174	; 0xae
 800a51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51c:	33c2      	adds	r3, #194	; 0xc2
 800a51e:	4a31      	ldr	r2, [pc, #196]	; (800a5e4 <_ZN7ESP826612Send_WifiCmdEv+0xac4>)
 800a520:	8812      	ldrh	r2, [r2, #0]
 800a522:	4619      	mov	r1, r3
 800a524:	f005 fa5e 	bl	800f9e4 <memcpy>
	HAL_UART_Transmit_IT(&hlpuart1,SendData_uintFormat,NoOfdata_byte);
 800a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52a:	33ae      	adds	r3, #174	; 0xae
 800a52c:	4a2d      	ldr	r2, [pc, #180]	; (800a5e4 <_ZN7ESP826612Send_WifiCmdEv+0xac4>)
 800a52e:	8812      	ldrh	r2, [r2, #0]
 800a530:	4619      	mov	r1, r3
 800a532:	482d      	ldr	r0, [pc, #180]	; (800a5e8 <_ZN7ESP826612Send_WifiCmdEv+0xac8>)
 800a534:	f003 fec6 	bl	800e2c4 <HAL_UART_Transmit_IT>
	wifi_command=91;
 800a538:	4b2c      	ldr	r3, [pc, #176]	; (800a5ec <_ZN7ESP826612Send_WifiCmdEv+0xacc>)
 800a53a:	225b      	movs	r2, #91	; 0x5b
 800a53c:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=6;
 800a53e:	4b2c      	ldr	r3, [pc, #176]	; (800a5f0 <_ZN7ESP826612Send_WifiCmdEv+0xad0>)
 800a540:	2206      	movs	r2, #6
 800a542:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800a544:	4b2b      	ldr	r3, [pc, #172]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0xad4>)
 800a546:	2200      	movs	r2, #0
 800a548:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,ESP8266TXData,NoOfdata_byte);
 800a54a:	4b26      	ldr	r3, [pc, #152]	; (800a5e4 <_ZN7ESP826612Send_WifiCmdEv+0xac4>)
 800a54c:	881b      	ldrh	r3, [r3, #0]
 800a54e:	461a      	mov	r2, r3
 800a550:	4929      	ldr	r1, [pc, #164]	; (800a5f8 <_ZN7ESP826612Send_WifiCmdEv+0xad8>)
 800a552:	4825      	ldr	r0, [pc, #148]	; (800a5e8 <_ZN7ESP826612Send_WifiCmdEv+0xac8>)
 800a554:	f003 feb6 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 800a558:	e30d      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 91:
	if(++Timerdelay >15)
 800a55a:	4b26      	ldr	r3, [pc, #152]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0xad4>)
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	3301      	adds	r3, #1
 800a560:	b2da      	uxtb	r2, r3
 800a562:	4b24      	ldr	r3, [pc, #144]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0xad4>)
 800a564:	701a      	strb	r2, [r3, #0]
 800a566:	4b23      	ldr	r3, [pc, #140]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0xad4>)
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	2b0f      	cmp	r3, #15
 800a56c:	bf8c      	ite	hi
 800a56e:	2301      	movhi	r3, #1
 800a570:	2300      	movls	r3, #0
 800a572:	b2db      	uxtb	r3, r3
 800a574:	2b00      	cmp	r3, #0
 800a576:	f000 82f7 	beq.w	800ab68 <_ZN7ESP826612Send_WifiCmdEv+0x1048>
	{
		Timerdelay=0;
 800a57a:	4b1e      	ldr	r3, [pc, #120]	; (800a5f4 <_ZN7ESP826612Send_WifiCmdEv+0xad4>)
 800a57c:	2200      	movs	r2, #0
 800a57e:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800a580:	4b1a      	ldr	r3, [pc, #104]	; (800a5ec <_ZN7ESP826612Send_WifiCmdEv+0xacc>)
 800a582:	220a      	movs	r2, #10
 800a584:	701a      	strb	r2, [r3, #0]
	}
	break;
 800a586:	e2ef      	b.n	800ab68 <_ZN7ESP826612Send_WifiCmdEv+0x1048>
 800a588:	20000109 	.word	0x20000109
 800a58c:	cccccccd 	.word	0xcccccccd
 800a590:	20000108 	.word	0x20000108
 800a594:	200007ac 	.word	0x200007ac
 800a598:	2000061a 	.word	0x2000061a
 800a59c:	20000622 	.word	0x20000622
 800a5a0:	20000624 	.word	0x20000624
 800a5a4:	20000626 	.word	0x20000626
 800a5a8:	20000636 	.word	0x20000636
 800a5ac:	2000061c 	.word	0x2000061c
 800a5b0:	20000638 	.word	0x20000638
 800a5b4:	2000061e 	.word	0x2000061e
 800a5b8:	200007a2 	.word	0x200007a2
 800a5bc:	200007a4 	.word	0x200007a4
 800a5c0:	200007a6 	.word	0x200007a6
 800a5c4:	200007a8 	.word	0x200007a8
 800a5c8:	200007aa 	.word	0x200007aa
 800a5cc:	20000628 	.word	0x20000628
 800a5d0:	2000024a 	.word	0x2000024a
 800a5d4:	20000618 	.word	0x20000618
 800a5d8:	080105c4 	.word	0x080105c4
 800a5dc:	200007a0 	.word	0x200007a0
 800a5e0:	08010680 	.word	0x08010680
 800a5e4:	2000079a 	.word	0x2000079a
 800a5e8:	200002a0 	.word	0x200002a0
 800a5ec:	20000698 	.word	0x20000698
 800a5f0:	20000797 	.word	0x20000797
 800a5f4:	2000079c 	.word	0x2000079c
 800a5f8:	2000069c 	.word	0x2000069c
	case 100:

		r_set_duration_seq1 = (Rise_Sequence1_Minute%10)+((Rise_Sequence1_Minute/10)*10)+((Rise_Sequence1_Hour%10)*100)+((Rise_Sequence1_Hour/10)*1000);
 800a5fc:	4bb6      	ldr	r3, [pc, #728]	; (800a8d8 <_ZN7ESP826612Send_WifiCmdEv+0xdb8>)
 800a5fe:	781a      	ldrb	r2, [r3, #0]
 800a600:	4bb6      	ldr	r3, [pc, #728]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a602:	fba3 1302 	umull	r1, r3, r3, r2
 800a606:	08d9      	lsrs	r1, r3, #3
 800a608:	460b      	mov	r3, r1
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	440b      	add	r3, r1
 800a60e:	005b      	lsls	r3, r3, #1
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	b2db      	uxtb	r3, r3
 800a614:	b298      	uxth	r0, r3
 800a616:	4bb2      	ldr	r3, [pc, #712]	; (800a8e0 <_ZN7ESP826612Send_WifiCmdEv+0xdc0>)
 800a618:	781a      	ldrb	r2, [r3, #0]
 800a61a:	4bb0      	ldr	r3, [pc, #704]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a61c:	fba3 1302 	umull	r1, r3, r3, r2
 800a620:	08d9      	lsrs	r1, r3, #3
 800a622:	460b      	mov	r3, r1
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	440b      	add	r3, r1
 800a628:	005b      	lsls	r3, r3, #1
 800a62a:	1ad3      	subs	r3, r2, r3
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	b29b      	uxth	r3, r3
 800a630:	461a      	mov	r2, r3
 800a632:	0092      	lsls	r2, r2, #2
 800a634:	4413      	add	r3, r2
 800a636:	461a      	mov	r2, r3
 800a638:	0091      	lsls	r1, r2, #2
 800a63a:	461a      	mov	r2, r3
 800a63c:	460b      	mov	r3, r1
 800a63e:	4413      	add	r3, r2
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	b29a      	uxth	r2, r3
 800a644:	4ba4      	ldr	r3, [pc, #656]	; (800a8d8 <_ZN7ESP826612Send_WifiCmdEv+0xdb8>)
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	49a4      	ldr	r1, [pc, #656]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a64a:	fba1 1303 	umull	r1, r3, r1, r3
 800a64e:	08db      	lsrs	r3, r3, #3
 800a650:	b2db      	uxtb	r3, r3
 800a652:	b29b      	uxth	r3, r3
 800a654:	4619      	mov	r1, r3
 800a656:	0089      	lsls	r1, r1, #2
 800a658:	440b      	add	r3, r1
 800a65a:	005b      	lsls	r3, r3, #1
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	4413      	add	r3, r2
 800a660:	b29b      	uxth	r3, r3
 800a662:	4403      	add	r3, r0
 800a664:	b29a      	uxth	r2, r3
 800a666:	4b9e      	ldr	r3, [pc, #632]	; (800a8e0 <_ZN7ESP826612Send_WifiCmdEv+0xdc0>)
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	499c      	ldr	r1, [pc, #624]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a66c:	fba1 1303 	umull	r1, r3, r1, r3
 800a670:	08db      	lsrs	r3, r3, #3
 800a672:	b2db      	uxtb	r3, r3
 800a674:	b29b      	uxth	r3, r3
 800a676:	4619      	mov	r1, r3
 800a678:	0149      	lsls	r1, r1, #5
 800a67a:	1ac9      	subs	r1, r1, r3
 800a67c:	0089      	lsls	r1, r1, #2
 800a67e:	440b      	add	r3, r1
 800a680:	00db      	lsls	r3, r3, #3
 800a682:	b29b      	uxth	r3, r3
 800a684:	4413      	add	r3, r2
 800a686:	b29a      	uxth	r2, r3
 800a688:	4b96      	ldr	r3, [pc, #600]	; (800a8e4 <_ZN7ESP826612Send_WifiCmdEv+0xdc4>)
 800a68a:	801a      	strh	r2, [r3, #0]
		set_duration_seq1 = (H_Timer01MinValue%10)+((H_Timer01MinValue/10)*10)+((H_Timer01HrValue%10)*100)+((H_Timer01HrValue/10)*1000);
 800a68c:	4b96      	ldr	r3, [pc, #600]	; (800a8e8 <_ZN7ESP826612Send_WifiCmdEv+0xdc8>)
 800a68e:	781a      	ldrb	r2, [r3, #0]
 800a690:	4b92      	ldr	r3, [pc, #584]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a692:	fba3 1302 	umull	r1, r3, r3, r2
 800a696:	08d9      	lsrs	r1, r3, #3
 800a698:	460b      	mov	r3, r1
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	440b      	add	r3, r1
 800a69e:	005b      	lsls	r3, r3, #1
 800a6a0:	1ad3      	subs	r3, r2, r3
 800a6a2:	b2db      	uxtb	r3, r3
 800a6a4:	b298      	uxth	r0, r3
 800a6a6:	4b91      	ldr	r3, [pc, #580]	; (800a8ec <_ZN7ESP826612Send_WifiCmdEv+0xdcc>)
 800a6a8:	781a      	ldrb	r2, [r3, #0]
 800a6aa:	4b8c      	ldr	r3, [pc, #560]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a6ac:	fba3 1302 	umull	r1, r3, r3, r2
 800a6b0:	08d9      	lsrs	r1, r3, #3
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	440b      	add	r3, r1
 800a6b8:	005b      	lsls	r3, r3, #1
 800a6ba:	1ad3      	subs	r3, r2, r3
 800a6bc:	b2db      	uxtb	r3, r3
 800a6be:	b29b      	uxth	r3, r3
 800a6c0:	461a      	mov	r2, r3
 800a6c2:	0092      	lsls	r2, r2, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	0091      	lsls	r1, r2, #2
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	4413      	add	r3, r2
 800a6d0:	009b      	lsls	r3, r3, #2
 800a6d2:	b29a      	uxth	r2, r3
 800a6d4:	4b84      	ldr	r3, [pc, #528]	; (800a8e8 <_ZN7ESP826612Send_WifiCmdEv+0xdc8>)
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	4980      	ldr	r1, [pc, #512]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a6da:	fba1 1303 	umull	r1, r3, r1, r3
 800a6de:	08db      	lsrs	r3, r3, #3
 800a6e0:	b2db      	uxtb	r3, r3
 800a6e2:	b29b      	uxth	r3, r3
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	0089      	lsls	r1, r1, #2
 800a6e8:	440b      	add	r3, r1
 800a6ea:	005b      	lsls	r3, r3, #1
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	4413      	add	r3, r2
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	4403      	add	r3, r0
 800a6f4:	b29a      	uxth	r2, r3
 800a6f6:	4b7d      	ldr	r3, [pc, #500]	; (800a8ec <_ZN7ESP826612Send_WifiCmdEv+0xdcc>)
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	4978      	ldr	r1, [pc, #480]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a6fc:	fba1 1303 	umull	r1, r3, r1, r3
 800a700:	08db      	lsrs	r3, r3, #3
 800a702:	b2db      	uxtb	r3, r3
 800a704:	b29b      	uxth	r3, r3
 800a706:	4619      	mov	r1, r3
 800a708:	0149      	lsls	r1, r1, #5
 800a70a:	1ac9      	subs	r1, r1, r3
 800a70c:	0089      	lsls	r1, r1, #2
 800a70e:	440b      	add	r3, r1
 800a710:	00db      	lsls	r3, r3, #3
 800a712:	b29b      	uxth	r3, r3
 800a714:	4413      	add	r3, r2
 800a716:	b29a      	uxth	r2, r3
 800a718:	4b75      	ldr	r3, [pc, #468]	; (800a8f0 <_ZN7ESP826612Send_WifiCmdEv+0xdd0>)
 800a71a:	801a      	strh	r2, [r3, #0]
		r_set_duration_seq2 = (Rise_Sequence2_Minute%10)+((Rise_Sequence2_Minute/10)*10)+((R_Sequence2_hour_http%10)*100)+((R_Sequence2_hour_http/10)*1000);
 800a71c:	4b75      	ldr	r3, [pc, #468]	; (800a8f4 <_ZN7ESP826612Send_WifiCmdEv+0xdd4>)
 800a71e:	781a      	ldrb	r2, [r3, #0]
 800a720:	4b6e      	ldr	r3, [pc, #440]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a722:	fba3 1302 	umull	r1, r3, r3, r2
 800a726:	08d9      	lsrs	r1, r3, #3
 800a728:	460b      	mov	r3, r1
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	440b      	add	r3, r1
 800a72e:	005b      	lsls	r3, r3, #1
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	b2db      	uxtb	r3, r3
 800a734:	b298      	uxth	r0, r3
 800a736:	4b70      	ldr	r3, [pc, #448]	; (800a8f8 <_ZN7ESP826612Send_WifiCmdEv+0xdd8>)
 800a738:	781a      	ldrb	r2, [r3, #0]
 800a73a:	4b68      	ldr	r3, [pc, #416]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a73c:	fba3 1302 	umull	r1, r3, r3, r2
 800a740:	08d9      	lsrs	r1, r3, #3
 800a742:	460b      	mov	r3, r1
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	440b      	add	r3, r1
 800a748:	005b      	lsls	r3, r3, #1
 800a74a:	1ad3      	subs	r3, r2, r3
 800a74c:	b2db      	uxtb	r3, r3
 800a74e:	b29b      	uxth	r3, r3
 800a750:	461a      	mov	r2, r3
 800a752:	0092      	lsls	r2, r2, #2
 800a754:	4413      	add	r3, r2
 800a756:	461a      	mov	r2, r3
 800a758:	0091      	lsls	r1, r2, #2
 800a75a:	461a      	mov	r2, r3
 800a75c:	460b      	mov	r3, r1
 800a75e:	4413      	add	r3, r2
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	b29a      	uxth	r2, r3
 800a764:	4b63      	ldr	r3, [pc, #396]	; (800a8f4 <_ZN7ESP826612Send_WifiCmdEv+0xdd4>)
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	495c      	ldr	r1, [pc, #368]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a76a:	fba1 1303 	umull	r1, r3, r1, r3
 800a76e:	08db      	lsrs	r3, r3, #3
 800a770:	b2db      	uxtb	r3, r3
 800a772:	b29b      	uxth	r3, r3
 800a774:	4619      	mov	r1, r3
 800a776:	0089      	lsls	r1, r1, #2
 800a778:	440b      	add	r3, r1
 800a77a:	005b      	lsls	r3, r3, #1
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	4413      	add	r3, r2
 800a780:	b29b      	uxth	r3, r3
 800a782:	4403      	add	r3, r0
 800a784:	b29a      	uxth	r2, r3
 800a786:	4b5c      	ldr	r3, [pc, #368]	; (800a8f8 <_ZN7ESP826612Send_WifiCmdEv+0xdd8>)
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	4954      	ldr	r1, [pc, #336]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a78c:	fba1 1303 	umull	r1, r3, r1, r3
 800a790:	08db      	lsrs	r3, r3, #3
 800a792:	b2db      	uxtb	r3, r3
 800a794:	b29b      	uxth	r3, r3
 800a796:	4619      	mov	r1, r3
 800a798:	0149      	lsls	r1, r1, #5
 800a79a:	1ac9      	subs	r1, r1, r3
 800a79c:	0089      	lsls	r1, r1, #2
 800a79e:	440b      	add	r3, r1
 800a7a0:	00db      	lsls	r3, r3, #3
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	4413      	add	r3, r2
 800a7a6:	b29a      	uxth	r2, r3
 800a7a8:	4b54      	ldr	r3, [pc, #336]	; (800a8fc <_ZN7ESP826612Send_WifiCmdEv+0xddc>)
 800a7aa:	801a      	strh	r2, [r3, #0]
		set_duration_seq2 = (H_Timer02MinValue%10)+((H_Timer02MinValue/10)*10)+((H_Timer02HrValue%10)*100)+((H_Timer02HrValue/10)*1000);
 800a7ac:	4b54      	ldr	r3, [pc, #336]	; (800a900 <_ZN7ESP826612Send_WifiCmdEv+0xde0>)
 800a7ae:	781a      	ldrb	r2, [r3, #0]
 800a7b0:	4b4a      	ldr	r3, [pc, #296]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a7b2:	fba3 1302 	umull	r1, r3, r3, r2
 800a7b6:	08d9      	lsrs	r1, r3, #3
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	440b      	add	r3, r1
 800a7be:	005b      	lsls	r3, r3, #1
 800a7c0:	1ad3      	subs	r3, r2, r3
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	b298      	uxth	r0, r3
 800a7c6:	4b4f      	ldr	r3, [pc, #316]	; (800a904 <_ZN7ESP826612Send_WifiCmdEv+0xde4>)
 800a7c8:	781a      	ldrb	r2, [r3, #0]
 800a7ca:	4b44      	ldr	r3, [pc, #272]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a7cc:	fba3 1302 	umull	r1, r3, r3, r2
 800a7d0:	08d9      	lsrs	r1, r3, #3
 800a7d2:	460b      	mov	r3, r1
 800a7d4:	009b      	lsls	r3, r3, #2
 800a7d6:	440b      	add	r3, r1
 800a7d8:	005b      	lsls	r3, r3, #1
 800a7da:	1ad3      	subs	r3, r2, r3
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	0092      	lsls	r2, r2, #2
 800a7e4:	4413      	add	r3, r2
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	0091      	lsls	r1, r2, #2
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	4413      	add	r3, r2
 800a7f0:	009b      	lsls	r3, r3, #2
 800a7f2:	b29a      	uxth	r2, r3
 800a7f4:	4b42      	ldr	r3, [pc, #264]	; (800a900 <_ZN7ESP826612Send_WifiCmdEv+0xde0>)
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	4938      	ldr	r1, [pc, #224]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a7fa:	fba1 1303 	umull	r1, r3, r1, r3
 800a7fe:	08db      	lsrs	r3, r3, #3
 800a800:	b2db      	uxtb	r3, r3
 800a802:	b29b      	uxth	r3, r3
 800a804:	4619      	mov	r1, r3
 800a806:	0089      	lsls	r1, r1, #2
 800a808:	440b      	add	r3, r1
 800a80a:	005b      	lsls	r3, r3, #1
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	4413      	add	r3, r2
 800a810:	b29b      	uxth	r3, r3
 800a812:	4403      	add	r3, r0
 800a814:	b29a      	uxth	r2, r3
 800a816:	4b3b      	ldr	r3, [pc, #236]	; (800a904 <_ZN7ESP826612Send_WifiCmdEv+0xde4>)
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	4930      	ldr	r1, [pc, #192]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a81c:	fba1 1303 	umull	r1, r3, r1, r3
 800a820:	08db      	lsrs	r3, r3, #3
 800a822:	b2db      	uxtb	r3, r3
 800a824:	b29b      	uxth	r3, r3
 800a826:	4619      	mov	r1, r3
 800a828:	0149      	lsls	r1, r1, #5
 800a82a:	1ac9      	subs	r1, r1, r3
 800a82c:	0089      	lsls	r1, r1, #2
 800a82e:	440b      	add	r3, r1
 800a830:	00db      	lsls	r3, r3, #3
 800a832:	b29b      	uxth	r3, r3
 800a834:	4413      	add	r3, r2
 800a836:	b29a      	uxth	r2, r3
 800a838:	4b33      	ldr	r3, [pc, #204]	; (800a908 <_ZN7ESP826612Send_WifiCmdEv+0xde8>)
 800a83a:	801a      	strh	r2, [r3, #0]
		remaining_duration_seq1 =(seq1_remaining_time_min%10)+((seq1_remaining_time_min/10)*10)+((seq1_remaining_time_Hr%10)*100)+((seq1_remaining_time_Hr/10)*1000);
 800a83c:	4b33      	ldr	r3, [pc, #204]	; (800a90c <_ZN7ESP826612Send_WifiCmdEv+0xdec>)
 800a83e:	781a      	ldrb	r2, [r3, #0]
 800a840:	4b26      	ldr	r3, [pc, #152]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a842:	fba3 1302 	umull	r1, r3, r3, r2
 800a846:	08d9      	lsrs	r1, r3, #3
 800a848:	460b      	mov	r3, r1
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	440b      	add	r3, r1
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	b2db      	uxtb	r3, r3
 800a854:	b298      	uxth	r0, r3
 800a856:	4b2e      	ldr	r3, [pc, #184]	; (800a910 <_ZN7ESP826612Send_WifiCmdEv+0xdf0>)
 800a858:	781a      	ldrb	r2, [r3, #0]
 800a85a:	4b20      	ldr	r3, [pc, #128]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a85c:	fba3 1302 	umull	r1, r3, r3, r2
 800a860:	08d9      	lsrs	r1, r3, #3
 800a862:	460b      	mov	r3, r1
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	440b      	add	r3, r1
 800a868:	005b      	lsls	r3, r3, #1
 800a86a:	1ad3      	subs	r3, r2, r3
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	b29b      	uxth	r3, r3
 800a870:	461a      	mov	r2, r3
 800a872:	0092      	lsls	r2, r2, #2
 800a874:	4413      	add	r3, r2
 800a876:	461a      	mov	r2, r3
 800a878:	0091      	lsls	r1, r2, #2
 800a87a:	461a      	mov	r2, r3
 800a87c:	460b      	mov	r3, r1
 800a87e:	4413      	add	r3, r2
 800a880:	009b      	lsls	r3, r3, #2
 800a882:	b29a      	uxth	r2, r3
 800a884:	4b21      	ldr	r3, [pc, #132]	; (800a90c <_ZN7ESP826612Send_WifiCmdEv+0xdec>)
 800a886:	781b      	ldrb	r3, [r3, #0]
 800a888:	4914      	ldr	r1, [pc, #80]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a88a:	fba1 1303 	umull	r1, r3, r1, r3
 800a88e:	08db      	lsrs	r3, r3, #3
 800a890:	b2db      	uxtb	r3, r3
 800a892:	b29b      	uxth	r3, r3
 800a894:	4619      	mov	r1, r3
 800a896:	0089      	lsls	r1, r1, #2
 800a898:	440b      	add	r3, r1
 800a89a:	005b      	lsls	r3, r3, #1
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	4413      	add	r3, r2
 800a8a0:	b29b      	uxth	r3, r3
 800a8a2:	4403      	add	r3, r0
 800a8a4:	b29a      	uxth	r2, r3
 800a8a6:	4b1a      	ldr	r3, [pc, #104]	; (800a910 <_ZN7ESP826612Send_WifiCmdEv+0xdf0>)
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	490c      	ldr	r1, [pc, #48]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a8ac:	fba1 1303 	umull	r1, r3, r1, r3
 800a8b0:	08db      	lsrs	r3, r3, #3
 800a8b2:	b2db      	uxtb	r3, r3
 800a8b4:	b29b      	uxth	r3, r3
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	0149      	lsls	r1, r1, #5
 800a8ba:	1ac9      	subs	r1, r1, r3
 800a8bc:	0089      	lsls	r1, r1, #2
 800a8be:	440b      	add	r3, r1
 800a8c0:	00db      	lsls	r3, r3, #3
 800a8c2:	b29b      	uxth	r3, r3
 800a8c4:	4413      	add	r3, r2
 800a8c6:	b29a      	uxth	r2, r3
 800a8c8:	4b12      	ldr	r3, [pc, #72]	; (800a914 <_ZN7ESP826612Send_WifiCmdEv+0xdf4>)
 800a8ca:	801a      	strh	r2, [r3, #0]
		remaining_duration_seq2 =(seq2_remaining_time_min%10)+((seq2_remaining_time_min/10)*10)+((seq2_remaining_time_Hr%10)*100)+((seq2_remaining_time_Hr/10)*1000);
 800a8cc:	4b12      	ldr	r3, [pc, #72]	; (800a918 <_ZN7ESP826612Send_WifiCmdEv+0xdf8>)
 800a8ce:	781a      	ldrb	r2, [r3, #0]
 800a8d0:	4b02      	ldr	r3, [pc, #8]	; (800a8dc <_ZN7ESP826612Send_WifiCmdEv+0xdbc>)
 800a8d2:	fba3 1302 	umull	r1, r3, r3, r2
 800a8d6:	e021      	b.n	800a91c <_ZN7ESP826612Send_WifiCmdEv+0xdfc>
 800a8d8:	2000063b 	.word	0x2000063b
 800a8dc:	cccccccd 	.word	0xcccccccd
 800a8e0:	2000063a 	.word	0x2000063a
 800a8e4:	200007a2 	.word	0x200007a2
 800a8e8:	2000062f 	.word	0x2000062f
 800a8ec:	2000062e 	.word	0x2000062e
 800a8f0:	200007a4 	.word	0x200007a4
 800a8f4:	2000063d 	.word	0x2000063d
 800a8f8:	200000ea 	.word	0x200000ea
 800a8fc:	200007a6 	.word	0x200007a6
 800a900:	20000631 	.word	0x20000631
 800a904:	20000630 	.word	0x20000630
 800a908:	200007a8 	.word	0x200007a8
 800a90c:	20000107 	.word	0x20000107
 800a910:	20000106 	.word	0x20000106
 800a914:	200007aa 	.word	0x200007aa
 800a918:	20000109 	.word	0x20000109
 800a91c:	08d9      	lsrs	r1, r3, #3
 800a91e:	460b      	mov	r3, r1
 800a920:	009b      	lsls	r3, r3, #2
 800a922:	440b      	add	r3, r1
 800a924:	005b      	lsls	r3, r3, #1
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	b2db      	uxtb	r3, r3
 800a92a:	b298      	uxth	r0, r3
 800a92c:	4b94      	ldr	r3, [pc, #592]	; (800ab80 <_ZN7ESP826612Send_WifiCmdEv+0x1060>)
 800a92e:	781a      	ldrb	r2, [r3, #0]
 800a930:	4b94      	ldr	r3, [pc, #592]	; (800ab84 <_ZN7ESP826612Send_WifiCmdEv+0x1064>)
 800a932:	fba3 1302 	umull	r1, r3, r3, r2
 800a936:	08d9      	lsrs	r1, r3, #3
 800a938:	460b      	mov	r3, r1
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	440b      	add	r3, r1
 800a93e:	005b      	lsls	r3, r3, #1
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	b2db      	uxtb	r3, r3
 800a944:	b29b      	uxth	r3, r3
 800a946:	461a      	mov	r2, r3
 800a948:	0092      	lsls	r2, r2, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	461a      	mov	r2, r3
 800a94e:	0091      	lsls	r1, r2, #2
 800a950:	461a      	mov	r2, r3
 800a952:	460b      	mov	r3, r1
 800a954:	4413      	add	r3, r2
 800a956:	009b      	lsls	r3, r3, #2
 800a958:	b29a      	uxth	r2, r3
 800a95a:	4b8b      	ldr	r3, [pc, #556]	; (800ab88 <_ZN7ESP826612Send_WifiCmdEv+0x1068>)
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	4989      	ldr	r1, [pc, #548]	; (800ab84 <_ZN7ESP826612Send_WifiCmdEv+0x1064>)
 800a960:	fba1 1303 	umull	r1, r3, r1, r3
 800a964:	08db      	lsrs	r3, r3, #3
 800a966:	b2db      	uxtb	r3, r3
 800a968:	b29b      	uxth	r3, r3
 800a96a:	4619      	mov	r1, r3
 800a96c:	0089      	lsls	r1, r1, #2
 800a96e:	440b      	add	r3, r1
 800a970:	005b      	lsls	r3, r3, #1
 800a972:	b29b      	uxth	r3, r3
 800a974:	4413      	add	r3, r2
 800a976:	b29b      	uxth	r3, r3
 800a978:	4403      	add	r3, r0
 800a97a:	b29a      	uxth	r2, r3
 800a97c:	4b80      	ldr	r3, [pc, #512]	; (800ab80 <_ZN7ESP826612Send_WifiCmdEv+0x1060>)
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	4980      	ldr	r1, [pc, #512]	; (800ab84 <_ZN7ESP826612Send_WifiCmdEv+0x1064>)
 800a982:	fba1 1303 	umull	r1, r3, r1, r3
 800a986:	08db      	lsrs	r3, r3, #3
 800a988:	b2db      	uxtb	r3, r3
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	4619      	mov	r1, r3
 800a98e:	0149      	lsls	r1, r1, #5
 800a990:	1ac9      	subs	r1, r1, r3
 800a992:	0089      	lsls	r1, r1, #2
 800a994:	440b      	add	r3, r1
 800a996:	00db      	lsls	r3, r3, #3
 800a998:	b29b      	uxth	r3, r3
 800a99a:	4413      	add	r3, r2
 800a99c:	b29a      	uxth	r2, r3
 800a99e:	4b7b      	ldr	r3, [pc, #492]	; (800ab8c <_ZN7ESP826612Send_WifiCmdEv+0x106c>)
 800a9a0:	801a      	strh	r2, [r3, #0]
	lenOfURl = sprintf(PostUrl_CharFormat,"GET /set_temp?u=4&p=%d&tm=%d&tl=%d&th=%d&hr=%d"
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a4:	f103 00d6 	add.w	r0, r3, #214	; 0xd6
 800a9a8:	4b79      	ldr	r3, [pc, #484]	; (800ab90 <_ZN7ESP826612Send_WifiCmdEv+0x1070>)
 800a9aa:	881b      	ldrh	r3, [r3, #0]
 800a9ac:	469c      	mov	ip, r3
 800a9ae:	4b79      	ldr	r3, [pc, #484]	; (800ab94 <_ZN7ESP826612Send_WifiCmdEv+0x1074>)
 800a9b0:	881b      	ldrh	r3, [r3, #0]
 800a9b2:	469e      	mov	lr, r3
 800a9b4:	4b78      	ldr	r3, [pc, #480]	; (800ab98 <_ZN7ESP826612Send_WifiCmdEv+0x1078>)
 800a9b6:	881b      	ldrh	r3, [r3, #0]
 800a9b8:	461e      	mov	r6, r3
 800a9ba:	4b78      	ldr	r3, [pc, #480]	; (800ab9c <_ZN7ESP826612Send_WifiCmdEv+0x107c>)
 800a9bc:	881b      	ldrh	r3, [r3, #0]
 800a9be:	623b      	str	r3, [r7, #32]
 800a9c0:	4b77      	ldr	r3, [pc, #476]	; (800aba0 <_ZN7ESP826612Send_WifiCmdEv+0x1080>)
 800a9c2:	881b      	ldrh	r3, [r3, #0]
 800a9c4:	61fb      	str	r3, [r7, #28]
 800a9c6:	4b77      	ldr	r3, [pc, #476]	; (800aba4 <_ZN7ESP826612Send_WifiCmdEv+0x1084>)
 800a9c8:	881b      	ldrh	r3, [r3, #0]
 800a9ca:	61bb      	str	r3, [r7, #24]
 800a9cc:	4b76      	ldr	r3, [pc, #472]	; (800aba8 <_ZN7ESP826612Send_WifiCmdEv+0x1088>)
 800a9ce:	881b      	ldrh	r3, [r3, #0]
 800a9d0:	617b      	str	r3, [r7, #20]
 800a9d2:	4b76      	ldr	r3, [pc, #472]	; (800abac <_ZN7ESP826612Send_WifiCmdEv+0x108c>)
 800a9d4:	881b      	ldrh	r3, [r3, #0]
 800a9d6:	613b      	str	r3, [r7, #16]
 800a9d8:	4b75      	ldr	r3, [pc, #468]	; (800abb0 <_ZN7ESP826612Send_WifiCmdEv+0x1090>)
 800a9da:	881b      	ldrh	r3, [r3, #0]
 800a9dc:	60fb      	str	r3, [r7, #12]
 800a9de:	4b75      	ldr	r3, [pc, #468]	; (800abb4 <_ZN7ESP826612Send_WifiCmdEv+0x1094>)
 800a9e0:	881b      	ldrh	r3, [r3, #0]
 800a9e2:	60bb      	str	r3, [r7, #8]
 800a9e4:	4b74      	ldr	r3, [pc, #464]	; (800abb8 <_ZN7ESP826612Send_WifiCmdEv+0x1098>)
 800a9e6:	881b      	ldrh	r3, [r3, #0]
 800a9e8:	607b      	str	r3, [r7, #4]
 800a9ea:	4b74      	ldr	r3, [pc, #464]	; (800abbc <_ZN7ESP826612Send_WifiCmdEv+0x109c>)
 800a9ec:	881b      	ldrh	r3, [r3, #0]
 800a9ee:	603b      	str	r3, [r7, #0]
 800a9f0:	4b73      	ldr	r3, [pc, #460]	; (800abc0 <_ZN7ESP826612Send_WifiCmdEv+0x10a0>)
 800a9f2:	881b      	ldrh	r3, [r3, #0]
 800a9f4:	461d      	mov	r5, r3
 800a9f6:	4b65      	ldr	r3, [pc, #404]	; (800ab8c <_ZN7ESP826612Send_WifiCmdEv+0x106c>)
 800a9f8:	881b      	ldrh	r3, [r3, #0]
 800a9fa:	461c      	mov	r4, r3
 800a9fc:	4b71      	ldr	r3, [pc, #452]	; (800abc4 <_ZN7ESP826612Send_WifiCmdEv+0x10a4>)
 800a9fe:	881b      	ldrh	r3, [r3, #0]
 800aa00:	4619      	mov	r1, r3
 800aa02:	4b71      	ldr	r3, [pc, #452]	; (800abc8 <_ZN7ESP826612Send_WifiCmdEv+0x10a8>)
 800aa04:	881b      	ldrh	r3, [r3, #0]
 800aa06:	461a      	mov	r2, r3
 800aa08:	4b70      	ldr	r3, [pc, #448]	; (800abcc <_ZN7ESP826612Send_WifiCmdEv+0x10ac>)
 800aa0a:	781b      	ldrb	r3, [r3, #0]
 800aa0c:	9311      	str	r3, [sp, #68]	; 0x44
 800aa0e:	2301      	movs	r3, #1
 800aa10:	9310      	str	r3, [sp, #64]	; 0x40
 800aa12:	2300      	movs	r3, #0
 800aa14:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa16:	920e      	str	r2, [sp, #56]	; 0x38
 800aa18:	2301      	movs	r3, #1
 800aa1a:	930d      	str	r3, [sp, #52]	; 0x34
 800aa1c:	910c      	str	r1, [sp, #48]	; 0x30
 800aa1e:	940b      	str	r4, [sp, #44]	; 0x2c
 800aa20:	950a      	str	r5, [sp, #40]	; 0x28
 800aa22:	683a      	ldr	r2, [r7, #0]
 800aa24:	9209      	str	r2, [sp, #36]	; 0x24
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	9208      	str	r2, [sp, #32]
 800aa2a:	68ba      	ldr	r2, [r7, #8]
 800aa2c:	9207      	str	r2, [sp, #28]
 800aa2e:	68fa      	ldr	r2, [r7, #12]
 800aa30:	9206      	str	r2, [sp, #24]
 800aa32:	693a      	ldr	r2, [r7, #16]
 800aa34:	9205      	str	r2, [sp, #20]
 800aa36:	697a      	ldr	r2, [r7, #20]
 800aa38:	9204      	str	r2, [sp, #16]
 800aa3a:	69ba      	ldr	r2, [r7, #24]
 800aa3c:	9203      	str	r2, [sp, #12]
 800aa3e:	69fa      	ldr	r2, [r7, #28]
 800aa40:	9202      	str	r2, [sp, #8]
 800aa42:	6a3b      	ldr	r3, [r7, #32]
 800aa44:	9301      	str	r3, [sp, #4]
 800aa46:	9600      	str	r6, [sp, #0]
 800aa48:	4673      	mov	r3, lr
 800aa4a:	4662      	mov	r2, ip
 800aa4c:	4960      	ldr	r1, [pc, #384]	; (800abd0 <_ZN7ESP826612Send_WifiCmdEv+0x10b0>)
 800aa4e:	f005 f8cf 	bl	800fbf0 <siprintf>
 800aa52:	4603      	mov	r3, r0
 800aa54:	b29a      	uxth	r2, r3
 800aa56:	4b5f      	ldr	r3, [pc, #380]	; (800abd4 <_ZN7ESP826612Send_WifiCmdEv+0x10b4>)
 800aa58:	801a      	strh	r2, [r3, #0]
						"&bc=%d&yc=%d&k=%d&x=%02d\r\nHost:usm4-ht.acceedo.in:9012\r\n\r\n",
						ProcessId_Value,act_temperature_c1,act_temperature_c2,act_temperature_c3,
						Rise_Sequence1_temp,Seq1temperature,Rise_Sequence2_temp,Seq2temperature,r_set_duration_seq1,set_duration_seq1,r_set_duration_seq2,set_duration_seq2,
						remaining_duration_seq1,remaining_duration_seq2,act_temperature_c4,
						1,water_temperature,0,1,status_to_server);
	memcpy(PostUrl_uintFormat,PostUrl_CharFormat,lenOfURl);
 800aa5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa5c:	f503 70d9 	add.w	r0, r3, #434	; 0x1b2
 800aa60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa62:	33d6      	adds	r3, #214	; 0xd6
 800aa64:	4a5b      	ldr	r2, [pc, #364]	; (800abd4 <_ZN7ESP826612Send_WifiCmdEv+0x10b4>)
 800aa66:	8812      	ldrh	r2, [r2, #0]
 800aa68:	4619      	mov	r1, r3
 800aa6a:	f004 ffbb 	bl	800f9e4 <memcpy>
	wifi_command	=	101;
 800aa6e:	4b5a      	ldr	r3, [pc, #360]	; (800abd8 <_ZN7ESP826612Send_WifiCmdEv+0x10b8>)
 800aa70:	2265      	movs	r2, #101	; 0x65
 800aa72:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=7;
 800aa74:	4b59      	ldr	r3, [pc, #356]	; (800abdc <_ZN7ESP826612Send_WifiCmdEv+0x10bc>)
 800aa76:	2207      	movs	r2, #7
 800aa78:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800aa7a:	4b59      	ldr	r3, [pc, #356]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_IT(&hlpuart1,PostUrl_uintFormat,lenOfURl);
 800aa80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa82:	f503 73d9 	add.w	r3, r3, #434	; 0x1b2
 800aa86:	4a53      	ldr	r2, [pc, #332]	; (800abd4 <_ZN7ESP826612Send_WifiCmdEv+0x10b4>)
 800aa88:	8812      	ldrh	r2, [r2, #0]
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	4855      	ldr	r0, [pc, #340]	; (800abe4 <_ZN7ESP826612Send_WifiCmdEv+0x10c4>)
 800aa8e:	f003 fc19 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 800aa92:	e070      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 101:
		if(++Timerdelay>20)
 800aa94:	4b52      	ldr	r3, [pc, #328]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aa96:	781b      	ldrb	r3, [r3, #0]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	b2da      	uxtb	r2, r3
 800aa9c:	4b50      	ldr	r3, [pc, #320]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aa9e:	701a      	strb	r2, [r3, #0]
 800aaa0:	4b4f      	ldr	r3, [pc, #316]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	2b14      	cmp	r3, #20
 800aaa6:	bf8c      	ite	hi
 800aaa8:	2301      	movhi	r3, #1
 800aaaa:	2300      	movls	r3, #0
 800aaac:	b2db      	uxtb	r3, r3
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d05c      	beq.n	800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x104c>
		{
			Timerdelay=0;
 800aab2:	4b4b      	ldr	r3, [pc, #300]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aab4:	2200      	movs	r2, #0
 800aab6:	701a      	strb	r2, [r3, #0]
			wifi_command=10;
 800aab8:	4b47      	ldr	r3, [pc, #284]	; (800abd8 <_ZN7ESP826612Send_WifiCmdEv+0x10b8>)
 800aaba:	220a      	movs	r2, #10
 800aabc:	701a      	strb	r2, [r3, #0]
		}
	break;
 800aabe:	e055      	b.n	800ab6c <_ZN7ESP826612Send_WifiCmdEv+0x104c>
	case 102:
	   if(++Timerdelay>2)
 800aac0:	4b47      	ldr	r3, [pc, #284]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	3301      	adds	r3, #1
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	4b45      	ldr	r3, [pc, #276]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aaca:	701a      	strb	r2, [r3, #0]
 800aacc:	4b44      	ldr	r3, [pc, #272]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	2b02      	cmp	r3, #2
 800aad2:	bf8c      	ite	hi
 800aad4:	2301      	movhi	r3, #1
 800aad6:	2300      	movls	r3, #0
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d048      	beq.n	800ab70 <_ZN7ESP826612Send_WifiCmdEv+0x1050>
	   {
		Timerdelay=0;
 800aade:	4b40      	ldr	r3, [pc, #256]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aae0:	2200      	movs	r2, #0
 800aae2:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800aae4:	4b3c      	ldr	r3, [pc, #240]	; (800abd8 <_ZN7ESP826612Send_WifiCmdEv+0x10b8>)
 800aae6:	2232      	movs	r2, #50	; 0x32
 800aae8:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800aaea:	e041      	b.n	800ab70 <_ZN7ESP826612Send_WifiCmdEv+0x1050>
	case 103:
	   if(++Timerdelay>2)
 800aaec:	4b3c      	ldr	r3, [pc, #240]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	b2da      	uxtb	r2, r3
 800aaf4:	4b3a      	ldr	r3, [pc, #232]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aaf6:	701a      	strb	r2, [r3, #0]
 800aaf8:	4b39      	ldr	r3, [pc, #228]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	2b02      	cmp	r3, #2
 800aafe:	bf8c      	ite	hi
 800ab00:	2301      	movhi	r3, #1
 800ab02:	2300      	movls	r3, #0
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d034      	beq.n	800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x1054>
	   {
		Timerdelay=0;
 800ab0a:	4b35      	ldr	r3, [pc, #212]	; (800abe0 <_ZN7ESP826612Send_WifiCmdEv+0x10c0>)
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 800ab10:	4b31      	ldr	r3, [pc, #196]	; (800abd8 <_ZN7ESP826612Send_WifiCmdEv+0x10b8>)
 800ab12:	220a      	movs	r2, #10
 800ab14:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800ab16:	e02d      	b.n	800ab74 <_ZN7ESP826612Send_WifiCmdEv+0x1054>
	case 110:
	NoOfdata_byte=12;
 800ab18:	4b33      	ldr	r3, [pc, #204]	; (800abe8 <_ZN7ESP826612Send_WifiCmdEv+0x10c8>)
 800ab1a:	220c      	movs	r2, #12
 800ab1c:	801a      	strh	r2, [r3, #0]
	wifi_command=50;
 800ab1e:	4b2e      	ldr	r3, [pc, #184]	; (800abd8 <_ZN7ESP826612Send_WifiCmdEv+0x10b8>)
 800ab20:	2232      	movs	r2, #50	; 0x32
 800ab22:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdCipClose,NoOfdata_byte);
 800ab24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab26:	f203 238e 	addw	r3, r3, #654	; 0x28e
 800ab2a:	4a2f      	ldr	r2, [pc, #188]	; (800abe8 <_ZN7ESP826612Send_WifiCmdEv+0x10c8>)
 800ab2c:	8812      	ldrh	r2, [r2, #0]
 800ab2e:	4619      	mov	r1, r3
 800ab30:	482c      	ldr	r0, [pc, #176]	; (800abe4 <_ZN7ESP826612Send_WifiCmdEv+0x10c4>)
 800ab32:	f003 fbc7 	bl	800e2c4 <HAL_UART_Transmit_IT>
	break;
 800ab36:	e01e      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	case 120:
	break;
	default:
	wifi_command=5;
 800ab38:	4b27      	ldr	r3, [pc, #156]	; (800abd8 <_ZN7ESP826612Send_WifiCmdEv+0x10b8>)
 800ab3a:	2205      	movs	r2, #5
 800ab3c:	701a      	strb	r2, [r3, #0]
	break;
 800ab3e:	e01a      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab40:	bf00      	nop
 800ab42:	e018      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab44:	bf00      	nop
 800ab46:	e016      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab48:	bf00      	nop
 800ab4a:	e014      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab4c:	bf00      	nop
 800ab4e:	e012      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab50:	bf00      	nop
 800ab52:	e010      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab54:	bf00      	nop
 800ab56:	e00e      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab58:	bf00      	nop
 800ab5a:	e00c      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab5c:	bf00      	nop
 800ab5e:	e00a      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab60:	bf00      	nop
 800ab62:	e008      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab64:	bf00      	nop
 800ab66:	e006      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab68:	bf00      	nop
 800ab6a:	e004      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab6c:	bf00      	nop
 800ab6e:	e002      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab70:	bf00      	nop
 800ab72:	e000      	b.n	800ab76 <_ZN7ESP826612Send_WifiCmdEv+0x1056>
	break;
 800ab74:	bf00      	nop
 }
}
 800ab76:	bf00      	nop
 800ab78:	372c      	adds	r7, #44	; 0x2c
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	20000108 	.word	0x20000108
 800ab84:	cccccccd 	.word	0xcccccccd
 800ab88:	20000109 	.word	0x20000109
 800ab8c:	200007ac 	.word	0x200007ac
 800ab90:	2000061a 	.word	0x2000061a
 800ab94:	20000622 	.word	0x20000622
 800ab98:	20000624 	.word	0x20000624
 800ab9c:	20000626 	.word	0x20000626
 800aba0:	20000636 	.word	0x20000636
 800aba4:	2000061c 	.word	0x2000061c
 800aba8:	20000638 	.word	0x20000638
 800abac:	2000061e 	.word	0x2000061e
 800abb0:	200007a2 	.word	0x200007a2
 800abb4:	200007a4 	.word	0x200007a4
 800abb8:	200007a6 	.word	0x200007a6
 800abbc:	200007a8 	.word	0x200007a8
 800abc0:	200007aa 	.word	0x200007aa
 800abc4:	20000628 	.word	0x20000628
 800abc8:	2000024a 	.word	0x2000024a
 800abcc:	20000618 	.word	0x20000618
 800abd0:	080105c4 	.word	0x080105c4
 800abd4:	200007a0 	.word	0x200007a0
 800abd8:	20000698 	.word	0x20000698
 800abdc:	20000797 	.word	0x20000797
 800abe0:	2000079c 	.word	0x2000079c
 800abe4:	200002a0 	.word	0x200002a0
 800abe8:	2000079a 	.word	0x2000079a

0800abec <_ZN7ESP82664InitEv>:

	}
}

void ESP8266::Init(void)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b090      	sub	sp, #64	; 0x40
 800abf0:	af0e      	add	r7, sp, #56	; 0x38
 800abf2:	6078      	str	r0, [r7, #4]
	sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f203 20a6 	addw	r0, r3, #678	; 0x2a6
 800abfa:	2322      	movs	r3, #34	; 0x22
 800abfc:	930d      	str	r3, [sp, #52]	; 0x34
 800abfe:	2300      	movs	r3, #0
 800ac00:	930c      	str	r3, [sp, #48]	; 0x30
 800ac02:	2300      	movs	r3, #0
 800ac04:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac06:	2300      	movs	r3, #0
 800ac08:	930a      	str	r3, [sp, #40]	; 0x28
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ac0e:	2300      	movs	r3, #0
 800ac10:	9308      	str	r3, [sp, #32]
 800ac12:	2300      	movs	r3, #0
 800ac14:	9307      	str	r3, [sp, #28]
 800ac16:	2300      	movs	r3, #0
 800ac18:	9306      	str	r3, [sp, #24]
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	9305      	str	r3, [sp, #20]
 800ac1e:	2300      	movs	r3, #0
 800ac20:	9304      	str	r3, [sp, #16]
 800ac22:	2300      	movs	r3, #0
 800ac24:	9303      	str	r3, [sp, #12]
 800ac26:	2300      	movs	r3, #0
 800ac28:	9302      	str	r3, [sp, #8]
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	9301      	str	r3, [sp, #4]
 800ac2e:	2300      	movs	r3, #0
 800ac30:	9300      	str	r3, [sp, #0]
 800ac32:	2300      	movs	r3, #0
 800ac34:	2222      	movs	r2, #34	; 0x22
 800ac36:	4908      	ldr	r1, [pc, #32]	; (800ac58 <_ZN7ESP82664InitEv+0x6c>)
 800ac38:	f004 ffda 	bl	800fbf0 <siprintf>
				0,0,0,0,0,0,0,0,0,0,0,0,'"');
	powercycleRefresh=1;
 800ac3c:	4b07      	ldr	r3, [pc, #28]	; (800ac5c <_ZN7ESP82664InitEv+0x70>)
 800ac3e:	2201      	movs	r2, #1
 800ac40:	701a      	strb	r2, [r3, #0]
	wifi_command=5;
 800ac42:	4b07      	ldr	r3, [pc, #28]	; (800ac60 <_ZN7ESP82664InitEv+0x74>)
 800ac44:	2205      	movs	r2, #5
 800ac46:	701a      	strb	r2, [r3, #0]
	RefreshBlockInfo=0;
 800ac48:	4b06      	ldr	r3, [pc, #24]	; (800ac64 <_ZN7ESP82664InitEv+0x78>)
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	701a      	strb	r2, [r3, #0]
}
 800ac4e:	bf00      	nop
 800ac50:	3708      	adds	r7, #8
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}
 800ac56:	bf00      	nop
 800ac58:	08010694 	.word	0x08010694
 800ac5c:	2000079e 	.word	0x2000079e
 800ac60:	20000698 	.word	0x20000698
 800ac64:	2000079d 	.word	0x2000079d

0800ac68 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	f5ad 5dcc 	sub.w	sp, sp, #6528	; 0x1980
 800ac6e:	af00      	add	r7, sp, #0
	GLCD glcd;
 800ac70:	f607 737c 	addw	r3, r7, #3964	; 0xf7c
 800ac74:	4618      	mov	r0, r3
 800ac76:	f7f8 ffdb 	bl	8003c30 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 800ac7a:	f607 535c 	addw	r3, r7, #3420	; 0xd5c
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f7fe f872 	bl	8008d68 <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 800ac84:	f507 7340 	add.w	r3, r7, #768	; 0x300
 800ac88:	3b14      	subs	r3, #20
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f7f8 fdc2 	bl	8003814 <_ZN14DisplayRoutineC1Ev>
	Heattreatment heattreatmentInst;
 800ac90:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800ac94:	4618      	mov	r0, r3
 800ac96:	f7fd fac9 	bl	800822c <_ZN13HeattreatmentC1Ev>
	OfflineStorage offlineStorageInst;
 800ac9a:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800ac9e:	3b04      	subs	r3, #4
 800aca0:	4618      	mov	r0, r3
 800aca2:	f7fe faeb 	bl	800927c <_ZN14OfflineStorageC1Ev>
	ESP8266 esp8266Inst;
 800aca6:	463b      	mov	r3, r7
 800aca8:	4618      	mov	r0, r3
 800acaa:	f7fe fd2d 	bl	8009708 <_ZN7ESP8266C1Ev>
//	SHIFT shiftInst;
	offlineStorageInst.ReadOfflinedataInit();
 800acae:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800acb2:	3b04      	subs	r3, #4
 800acb4:	4618      	mov	r0, r3
 800acb6:	f7fe fd19 	bl	80096ec <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	displayRoutineInst.Init();
 800acba:	f507 7340 	add.w	r3, r7, #768	; 0x300
 800acbe:	3b14      	subs	r3, #20
 800acc0:	4618      	mov	r0, r3
 800acc2:	f7f8 ff7d 	bl	8003bc0 <_ZN14DisplayRoutine4InitEv>
	esp8266Inst.Init();
 800acc6:	463b      	mov	r3, r7
 800acc8:	4618      	mov	r0, r3
 800acca:	f7ff ff8f 	bl	800abec <_ZN7ESP82664InitEv>

	TxSeqComplete=1;
 800acce:	4b1c      	ldr	r3, [pc, #112]	; (800ad40 <cppMain+0xd8>)
 800acd0:	2201      	movs	r2, #1
 800acd2:	701a      	strb	r2, [r3, #0]


	while(1)
	{

		if(Flag1MS)
 800acd4:	4b1b      	ldr	r3, [pc, #108]	; (800ad44 <cppMain+0xdc>)
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d007      	beq.n	800acec <cppMain+0x84>
		{
			Flag1MS=0;
 800acdc:	4b19      	ldr	r3, [pc, #100]	; (800ad44 <cppMain+0xdc>)
 800acde:	2200      	movs	r2, #0
 800ace0:	701a      	strb	r2, [r3, #0]
			heattreatmentInst.run();
 800ace2:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fd fad4 	bl	8008294 <_ZN13Heattreatment3runEv>

		}
		if(Flag100milliSeconds)
 800acec:	4b16      	ldr	r3, [pc, #88]	; (800ad48 <cppMain+0xe0>)
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d00d      	beq.n	800ad10 <cppMain+0xa8>
		{
			Flag100milliSeconds=0;
 800acf4:	4b14      	ldr	r3, [pc, #80]	; (800ad48 <cppMain+0xe0>)
 800acf6:	2200      	movs	r2, #0
 800acf8:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 800acfa:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800acfe:	3b04      	subs	r3, #4
 800ad00:	4618      	mov	r0, r3
 800ad02:	f7fe faeb 	bl	80092dc <_ZN14OfflineStorage3runEv>
			ModbusInst.ModbusReadTransaction();
 800ad06:	f607 535c 	addw	r3, r7, #3420	; 0xd5c
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7fe f876 	bl	8008dfc <_ZN9Modbusrtu21ModbusReadTransactionEv>
		}
		if(Flag1Second)
 800ad10:	4b0e      	ldr	r3, [pc, #56]	; (800ad4c <cppMain+0xe4>)
 800ad12:	781b      	ldrb	r3, [r3, #0]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d0dd      	beq.n	800acd4 <cppMain+0x6c>
		{
			Flag1Second=0;
 800ad18:	4b0c      	ldr	r3, [pc, #48]	; (800ad4c <cppMain+0xe4>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 800ad1e:	f507 7340 	add.w	r3, r7, #768	; 0x300
 800ad22:	3b14      	subs	r3, #20
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7f8 fe27 	bl	8003978 <_ZN14DisplayRoutine3runEv>
			esp8266Inst.run();
 800ad2a:	463b      	mov	r3, r7
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f7fe feec 	bl	8009b0a <_ZN7ESP82663runEv>
			heattreatmentInst.sim();
 800ad32:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 800ad36:	4618      	mov	r0, r3
 800ad38:	f7fd faba 	bl	80082b0 <_ZN13Heattreatment3simEv>
		if(Flag1MS)
 800ad3c:	e7ca      	b.n	800acd4 <cppMain+0x6c>
 800ad3e:	bf00      	nop
 800ad40:	20000654 	.word	0x20000654
 800ad44:	200000f5 	.word	0x200000f5
 800ad48:	200000f7 	.word	0x200000f7
 800ad4c:	200000f6 	.word	0x200000f6

0800ad50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ad56:	2300      	movs	r3, #0
 800ad58:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ad5a:	2003      	movs	r0, #3
 800ad5c:	f000 f960 	bl	800b020 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ad60:	200f      	movs	r0, #15
 800ad62:	f000 f80d 	bl	800ad80 <HAL_InitTick>
 800ad66:	4603      	mov	r3, r0
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d002      	beq.n	800ad72 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	71fb      	strb	r3, [r7, #7]
 800ad70:	e001      	b.n	800ad76 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800ad72:	f7f7 fe0b 	bl	800298c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ad76:	79fb      	ldrb	r3, [r7, #7]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3708      	adds	r7, #8
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800ad8c:	4b17      	ldr	r3, [pc, #92]	; (800adec <HAL_InitTick+0x6c>)
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d023      	beq.n	800addc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800ad94:	4b16      	ldr	r3, [pc, #88]	; (800adf0 <HAL_InitTick+0x70>)
 800ad96:	681a      	ldr	r2, [r3, #0]
 800ad98:	4b14      	ldr	r3, [pc, #80]	; (800adec <HAL_InitTick+0x6c>)
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ada2:	fbb3 f3f1 	udiv	r3, r3, r1
 800ada6:	fbb2 f3f3 	udiv	r3, r2, r3
 800adaa:	4618      	mov	r0, r3
 800adac:	f000 f96d 	bl	800b08a <HAL_SYSTICK_Config>
 800adb0:	4603      	mov	r3, r0
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d10f      	bne.n	800add6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2b0f      	cmp	r3, #15
 800adba:	d809      	bhi.n	800add0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800adbc:	2200      	movs	r2, #0
 800adbe:	6879      	ldr	r1, [r7, #4]
 800adc0:	f04f 30ff 	mov.w	r0, #4294967295
 800adc4:	f000 f937 	bl	800b036 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800adc8:	4a0a      	ldr	r2, [pc, #40]	; (800adf4 <HAL_InitTick+0x74>)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6013      	str	r3, [r2, #0]
 800adce:	e007      	b.n	800ade0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800add0:	2301      	movs	r3, #1
 800add2:	73fb      	strb	r3, [r7, #15]
 800add4:	e004      	b.n	800ade0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800add6:	2301      	movs	r3, #1
 800add8:	73fb      	strb	r3, [r7, #15]
 800adda:	e001      	b.n	800ade0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800addc:	2301      	movs	r3, #1
 800adde:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ade0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	bf00      	nop
 800adec:	20000008 	.word	0x20000008
 800adf0:	20000000 	.word	0x20000000
 800adf4:	20000004 	.word	0x20000004

0800adf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800adf8:	b480      	push	{r7}
 800adfa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800adfc:	4b06      	ldr	r3, [pc, #24]	; (800ae18 <HAL_IncTick+0x20>)
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	461a      	mov	r2, r3
 800ae02:	4b06      	ldr	r3, [pc, #24]	; (800ae1c <HAL_IncTick+0x24>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4413      	add	r3, r2
 800ae08:	4a04      	ldr	r2, [pc, #16]	; (800ae1c <HAL_IncTick+0x24>)
 800ae0a:	6013      	str	r3, [r2, #0]
}
 800ae0c:	bf00      	nop
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr
 800ae16:	bf00      	nop
 800ae18:	20000008 	.word	0x20000008
 800ae1c:	200007b0 	.word	0x200007b0

0800ae20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ae20:	b480      	push	{r7}
 800ae22:	af00      	add	r7, sp, #0
  return uwTick;
 800ae24:	4b03      	ldr	r3, [pc, #12]	; (800ae34 <HAL_GetTick+0x14>)
 800ae26:	681b      	ldr	r3, [r3, #0]
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae30:	4770      	bx	lr
 800ae32:	bf00      	nop
 800ae34:	200007b0 	.word	0x200007b0

0800ae38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b084      	sub	sp, #16
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ae40:	f7ff ffee 	bl	800ae20 <HAL_GetTick>
 800ae44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae50:	d005      	beq.n	800ae5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800ae52:	4b0a      	ldr	r3, [pc, #40]	; (800ae7c <HAL_Delay+0x44>)
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	461a      	mov	r2, r3
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	4413      	add	r3, r2
 800ae5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ae5e:	bf00      	nop
 800ae60:	f7ff ffde 	bl	800ae20 <HAL_GetTick>
 800ae64:	4602      	mov	r2, r0
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	1ad3      	subs	r3, r2, r3
 800ae6a:	68fa      	ldr	r2, [r7, #12]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d8f7      	bhi.n	800ae60 <HAL_Delay+0x28>
  {
  }
}
 800ae70:	bf00      	nop
 800ae72:	bf00      	nop
 800ae74:	3710      	adds	r7, #16
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	bf00      	nop
 800ae7c:	20000008 	.word	0x20000008

0800ae80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b085      	sub	sp, #20
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f003 0307 	and.w	r3, r3, #7
 800ae8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ae90:	4b0c      	ldr	r3, [pc, #48]	; (800aec4 <__NVIC_SetPriorityGrouping+0x44>)
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ae96:	68ba      	ldr	r2, [r7, #8]
 800ae98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ae9c:	4013      	ands	r3, r2
 800ae9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800aea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800aeac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aeb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800aeb2:	4a04      	ldr	r2, [pc, #16]	; (800aec4 <__NVIC_SetPriorityGrouping+0x44>)
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	60d3      	str	r3, [r2, #12]
}
 800aeb8:	bf00      	nop
 800aeba:	3714      	adds	r7, #20
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	e000ed00 	.word	0xe000ed00

0800aec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800aec8:	b480      	push	{r7}
 800aeca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800aecc:	4b04      	ldr	r3, [pc, #16]	; (800aee0 <__NVIC_GetPriorityGrouping+0x18>)
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	0a1b      	lsrs	r3, r3, #8
 800aed2:	f003 0307 	and.w	r3, r3, #7
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr
 800aee0:	e000ed00 	.word	0xe000ed00

0800aee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	4603      	mov	r3, r0
 800aeec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aeee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	db0b      	blt.n	800af0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800aef6:	79fb      	ldrb	r3, [r7, #7]
 800aef8:	f003 021f 	and.w	r2, r3, #31
 800aefc:	4907      	ldr	r1, [pc, #28]	; (800af1c <__NVIC_EnableIRQ+0x38>)
 800aefe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af02:	095b      	lsrs	r3, r3, #5
 800af04:	2001      	movs	r0, #1
 800af06:	fa00 f202 	lsl.w	r2, r0, r2
 800af0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800af0e:	bf00      	nop
 800af10:	370c      	adds	r7, #12
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	e000e100 	.word	0xe000e100

0800af20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	4603      	mov	r3, r0
 800af28:	6039      	str	r1, [r7, #0]
 800af2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af30:	2b00      	cmp	r3, #0
 800af32:	db0a      	blt.n	800af4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	b2da      	uxtb	r2, r3
 800af38:	490c      	ldr	r1, [pc, #48]	; (800af6c <__NVIC_SetPriority+0x4c>)
 800af3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af3e:	0112      	lsls	r2, r2, #4
 800af40:	b2d2      	uxtb	r2, r2
 800af42:	440b      	add	r3, r1
 800af44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800af48:	e00a      	b.n	800af60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	b2da      	uxtb	r2, r3
 800af4e:	4908      	ldr	r1, [pc, #32]	; (800af70 <__NVIC_SetPriority+0x50>)
 800af50:	79fb      	ldrb	r3, [r7, #7]
 800af52:	f003 030f 	and.w	r3, r3, #15
 800af56:	3b04      	subs	r3, #4
 800af58:	0112      	lsls	r2, r2, #4
 800af5a:	b2d2      	uxtb	r2, r2
 800af5c:	440b      	add	r3, r1
 800af5e:	761a      	strb	r2, [r3, #24]
}
 800af60:	bf00      	nop
 800af62:	370c      	adds	r7, #12
 800af64:	46bd      	mov	sp, r7
 800af66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6a:	4770      	bx	lr
 800af6c:	e000e100 	.word	0xe000e100
 800af70:	e000ed00 	.word	0xe000ed00

0800af74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800af74:	b480      	push	{r7}
 800af76:	b089      	sub	sp, #36	; 0x24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f003 0307 	and.w	r3, r3, #7
 800af86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	f1c3 0307 	rsb	r3, r3, #7
 800af8e:	2b04      	cmp	r3, #4
 800af90:	bf28      	it	cs
 800af92:	2304      	movcs	r3, #4
 800af94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	3304      	adds	r3, #4
 800af9a:	2b06      	cmp	r3, #6
 800af9c:	d902      	bls.n	800afa4 <NVIC_EncodePriority+0x30>
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	3b03      	subs	r3, #3
 800afa2:	e000      	b.n	800afa6 <NVIC_EncodePriority+0x32>
 800afa4:	2300      	movs	r3, #0
 800afa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800afa8:	f04f 32ff 	mov.w	r2, #4294967295
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	fa02 f303 	lsl.w	r3, r2, r3
 800afb2:	43da      	mvns	r2, r3
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	401a      	ands	r2, r3
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800afbc:	f04f 31ff 	mov.w	r1, #4294967295
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	fa01 f303 	lsl.w	r3, r1, r3
 800afc6:	43d9      	mvns	r1, r3
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800afcc:	4313      	orrs	r3, r2
         );
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3724      	adds	r7, #36	; 0x24
 800afd2:	46bd      	mov	sp, r7
 800afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd8:	4770      	bx	lr
	...

0800afdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b082      	sub	sp, #8
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	3b01      	subs	r3, #1
 800afe8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800afec:	d301      	bcc.n	800aff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800afee:	2301      	movs	r3, #1
 800aff0:	e00f      	b.n	800b012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800aff2:	4a0a      	ldr	r2, [pc, #40]	; (800b01c <SysTick_Config+0x40>)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	3b01      	subs	r3, #1
 800aff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800affa:	210f      	movs	r1, #15
 800affc:	f04f 30ff 	mov.w	r0, #4294967295
 800b000:	f7ff ff8e 	bl	800af20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b004:	4b05      	ldr	r3, [pc, #20]	; (800b01c <SysTick_Config+0x40>)
 800b006:	2200      	movs	r2, #0
 800b008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b00a:	4b04      	ldr	r3, [pc, #16]	; (800b01c <SysTick_Config+0x40>)
 800b00c:	2207      	movs	r2, #7
 800b00e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	3708      	adds	r7, #8
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	e000e010 	.word	0xe000e010

0800b020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b082      	sub	sp, #8
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7ff ff29 	bl	800ae80 <__NVIC_SetPriorityGrouping>
}
 800b02e:	bf00      	nop
 800b030:	3708      	adds	r7, #8
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}

0800b036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b036:	b580      	push	{r7, lr}
 800b038:	b086      	sub	sp, #24
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	4603      	mov	r3, r0
 800b03e:	60b9      	str	r1, [r7, #8]
 800b040:	607a      	str	r2, [r7, #4]
 800b042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b044:	2300      	movs	r3, #0
 800b046:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b048:	f7ff ff3e 	bl	800aec8 <__NVIC_GetPriorityGrouping>
 800b04c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b04e:	687a      	ldr	r2, [r7, #4]
 800b050:	68b9      	ldr	r1, [r7, #8]
 800b052:	6978      	ldr	r0, [r7, #20]
 800b054:	f7ff ff8e 	bl	800af74 <NVIC_EncodePriority>
 800b058:	4602      	mov	r2, r0
 800b05a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b05e:	4611      	mov	r1, r2
 800b060:	4618      	mov	r0, r3
 800b062:	f7ff ff5d 	bl	800af20 <__NVIC_SetPriority>
}
 800b066:	bf00      	nop
 800b068:	3718      	adds	r7, #24
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b082      	sub	sp, #8
 800b072:	af00      	add	r7, sp, #0
 800b074:	4603      	mov	r3, r0
 800b076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7ff ff31 	bl	800aee4 <__NVIC_EnableIRQ>
}
 800b082:	bf00      	nop
 800b084:	3708      	adds	r7, #8
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}

0800b08a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b082      	sub	sp, #8
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f7ff ffa2 	bl	800afdc <SysTick_Config>
 800b098:	4603      	mov	r3, r0
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3708      	adds	r7, #8
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b0a2:	b480      	push	{r7}
 800b0a4:	b085      	sub	sp, #20
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b0b4:	b2db      	uxtb	r3, r3
 800b0b6:	2b02      	cmp	r3, #2
 800b0b8:	d008      	beq.n	800b0cc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2204      	movs	r2, #4
 800b0be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	e022      	b.n	800b112 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	681a      	ldr	r2, [r3, #0]
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f022 020e 	bic.w	r2, r2, #14
 800b0da:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	681a      	ldr	r2, [r3, #0]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f022 0201 	bic.w	r2, r2, #1
 800b0ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0f0:	f003 021c 	and.w	r2, r3, #28
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0f8:	2101      	movs	r1, #1
 800b0fa:	fa01 f202 	lsl.w	r2, r1, r2
 800b0fe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2201      	movs	r2, #1
 800b104:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2200      	movs	r2, #0
 800b10c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800b110:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800b112:	4618      	mov	r0, r3
 800b114:	3714      	adds	r7, #20
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr

0800b11e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b11e:	b580      	push	{r7, lr}
 800b120:	b084      	sub	sp, #16
 800b122:	af00      	add	r7, sp, #0
 800b124:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b126:	2300      	movs	r3, #0
 800b128:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800b130:	b2db      	uxtb	r3, r3
 800b132:	2b02      	cmp	r3, #2
 800b134:	d005      	beq.n	800b142 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2204      	movs	r2, #4
 800b13a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800b13c:	2301      	movs	r3, #1
 800b13e:	73fb      	strb	r3, [r7, #15]
 800b140:	e029      	b.n	800b196 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f022 020e 	bic.w	r2, r2, #14
 800b150:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f022 0201 	bic.w	r2, r2, #1
 800b160:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b166:	f003 021c 	and.w	r2, r3, #28
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b16e:	2101      	movs	r1, #1
 800b170:	fa01 f202 	lsl.w	r2, r1, r2
 800b174:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2201      	movs	r2, #1
 800b17a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d003      	beq.n	800b196 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	4798      	blx	r3
    }
  }
  return status;
 800b196:	7bfb      	ldrb	r3, [r7, #15]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b087      	sub	sp, #28
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b1ae:	e154      	b.n	800b45a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	681a      	ldr	r2, [r3, #0]
 800b1b4:	2101      	movs	r1, #1
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1bc:	4013      	ands	r3, r2
 800b1be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	f000 8146 	beq.w	800b454 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	f003 0303 	and.w	r3, r3, #3
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d005      	beq.n	800b1e0 <HAL_GPIO_Init+0x40>
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	f003 0303 	and.w	r3, r3, #3
 800b1dc:	2b02      	cmp	r3, #2
 800b1de:	d130      	bne.n	800b242 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	005b      	lsls	r3, r3, #1
 800b1ea:	2203      	movs	r2, #3
 800b1ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b1f0:	43db      	mvns	r3, r3
 800b1f2:	693a      	ldr	r2, [r7, #16]
 800b1f4:	4013      	ands	r3, r2
 800b1f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	68da      	ldr	r2, [r3, #12]
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	005b      	lsls	r3, r3, #1
 800b200:	fa02 f303 	lsl.w	r3, r2, r3
 800b204:	693a      	ldr	r2, [r7, #16]
 800b206:	4313      	orrs	r3, r2
 800b208:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	693a      	ldr	r2, [r7, #16]
 800b20e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b216:	2201      	movs	r2, #1
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	fa02 f303 	lsl.w	r3, r2, r3
 800b21e:	43db      	mvns	r3, r3
 800b220:	693a      	ldr	r2, [r7, #16]
 800b222:	4013      	ands	r3, r2
 800b224:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	685b      	ldr	r3, [r3, #4]
 800b22a:	091b      	lsrs	r3, r3, #4
 800b22c:	f003 0201 	and.w	r2, r3, #1
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	fa02 f303 	lsl.w	r3, r2, r3
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	4313      	orrs	r3, r2
 800b23a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	693a      	ldr	r2, [r7, #16]
 800b240:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	f003 0303 	and.w	r3, r3, #3
 800b24a:	2b03      	cmp	r3, #3
 800b24c:	d017      	beq.n	800b27e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b254:	697b      	ldr	r3, [r7, #20]
 800b256:	005b      	lsls	r3, r3, #1
 800b258:	2203      	movs	r2, #3
 800b25a:	fa02 f303 	lsl.w	r3, r2, r3
 800b25e:	43db      	mvns	r3, r3
 800b260:	693a      	ldr	r2, [r7, #16]
 800b262:	4013      	ands	r3, r2
 800b264:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	689a      	ldr	r2, [r3, #8]
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	005b      	lsls	r3, r3, #1
 800b26e:	fa02 f303 	lsl.w	r3, r2, r3
 800b272:	693a      	ldr	r2, [r7, #16]
 800b274:	4313      	orrs	r3, r2
 800b276:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	693a      	ldr	r2, [r7, #16]
 800b27c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	f003 0303 	and.w	r3, r3, #3
 800b286:	2b02      	cmp	r3, #2
 800b288:	d123      	bne.n	800b2d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	08da      	lsrs	r2, r3, #3
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	3208      	adds	r2, #8
 800b292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b296:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	f003 0307 	and.w	r3, r3, #7
 800b29e:	009b      	lsls	r3, r3, #2
 800b2a0:	220f      	movs	r2, #15
 800b2a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a6:	43db      	mvns	r3, r3
 800b2a8:	693a      	ldr	r2, [r7, #16]
 800b2aa:	4013      	ands	r3, r2
 800b2ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	691a      	ldr	r2, [r3, #16]
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	f003 0307 	and.w	r3, r3, #7
 800b2b8:	009b      	lsls	r3, r3, #2
 800b2ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b2be:	693a      	ldr	r2, [r7, #16]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	08da      	lsrs	r2, r3, #3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	3208      	adds	r2, #8
 800b2cc:	6939      	ldr	r1, [r7, #16]
 800b2ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	005b      	lsls	r3, r3, #1
 800b2dc:	2203      	movs	r2, #3
 800b2de:	fa02 f303 	lsl.w	r3, r2, r3
 800b2e2:	43db      	mvns	r3, r3
 800b2e4:	693a      	ldr	r2, [r7, #16]
 800b2e6:	4013      	ands	r3, r2
 800b2e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	685b      	ldr	r3, [r3, #4]
 800b2ee:	f003 0203 	and.w	r2, r3, #3
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	005b      	lsls	r3, r3, #1
 800b2f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2fa:	693a      	ldr	r2, [r7, #16]
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	693a      	ldr	r2, [r7, #16]
 800b304:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f000 80a0 	beq.w	800b454 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b314:	4b58      	ldr	r3, [pc, #352]	; (800b478 <HAL_GPIO_Init+0x2d8>)
 800b316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b318:	4a57      	ldr	r2, [pc, #348]	; (800b478 <HAL_GPIO_Init+0x2d8>)
 800b31a:	f043 0301 	orr.w	r3, r3, #1
 800b31e:	6613      	str	r3, [r2, #96]	; 0x60
 800b320:	4b55      	ldr	r3, [pc, #340]	; (800b478 <HAL_GPIO_Init+0x2d8>)
 800b322:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b324:	f003 0301 	and.w	r3, r3, #1
 800b328:	60bb      	str	r3, [r7, #8]
 800b32a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800b32c:	4a53      	ldr	r2, [pc, #332]	; (800b47c <HAL_GPIO_Init+0x2dc>)
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	089b      	lsrs	r3, r3, #2
 800b332:	3302      	adds	r3, #2
 800b334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b338:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	f003 0303 	and.w	r3, r3, #3
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	220f      	movs	r2, #15
 800b344:	fa02 f303 	lsl.w	r3, r2, r3
 800b348:	43db      	mvns	r3, r3
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	4013      	ands	r3, r2
 800b34e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b356:	d019      	beq.n	800b38c <HAL_GPIO_Init+0x1ec>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	4a49      	ldr	r2, [pc, #292]	; (800b480 <HAL_GPIO_Init+0x2e0>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d013      	beq.n	800b388 <HAL_GPIO_Init+0x1e8>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4a48      	ldr	r2, [pc, #288]	; (800b484 <HAL_GPIO_Init+0x2e4>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d00d      	beq.n	800b384 <HAL_GPIO_Init+0x1e4>
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	4a47      	ldr	r2, [pc, #284]	; (800b488 <HAL_GPIO_Init+0x2e8>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d007      	beq.n	800b380 <HAL_GPIO_Init+0x1e0>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	4a46      	ldr	r2, [pc, #280]	; (800b48c <HAL_GPIO_Init+0x2ec>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d101      	bne.n	800b37c <HAL_GPIO_Init+0x1dc>
 800b378:	2304      	movs	r3, #4
 800b37a:	e008      	b.n	800b38e <HAL_GPIO_Init+0x1ee>
 800b37c:	2307      	movs	r3, #7
 800b37e:	e006      	b.n	800b38e <HAL_GPIO_Init+0x1ee>
 800b380:	2303      	movs	r3, #3
 800b382:	e004      	b.n	800b38e <HAL_GPIO_Init+0x1ee>
 800b384:	2302      	movs	r3, #2
 800b386:	e002      	b.n	800b38e <HAL_GPIO_Init+0x1ee>
 800b388:	2301      	movs	r3, #1
 800b38a:	e000      	b.n	800b38e <HAL_GPIO_Init+0x1ee>
 800b38c:	2300      	movs	r3, #0
 800b38e:	697a      	ldr	r2, [r7, #20]
 800b390:	f002 0203 	and.w	r2, r2, #3
 800b394:	0092      	lsls	r2, r2, #2
 800b396:	4093      	lsls	r3, r2
 800b398:	693a      	ldr	r2, [r7, #16]
 800b39a:	4313      	orrs	r3, r2
 800b39c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800b39e:	4937      	ldr	r1, [pc, #220]	; (800b47c <HAL_GPIO_Init+0x2dc>)
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	089b      	lsrs	r3, r3, #2
 800b3a4:	3302      	adds	r3, #2
 800b3a6:	693a      	ldr	r2, [r7, #16]
 800b3a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b3ac:	4b38      	ldr	r3, [pc, #224]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b3ae:	689b      	ldr	r3, [r3, #8]
 800b3b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	43db      	mvns	r3, r3
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	4013      	ands	r3, r2
 800b3ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	685b      	ldr	r3, [r3, #4]
 800b3c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d003      	beq.n	800b3d0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800b3c8:	693a      	ldr	r2, [r7, #16]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b3d0:	4a2f      	ldr	r2, [pc, #188]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b3d6:	4b2e      	ldr	r3, [pc, #184]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	43db      	mvns	r3, r3
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	4013      	ands	r3, r2
 800b3e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d003      	beq.n	800b3fa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800b3f2:	693a      	ldr	r2, [r7, #16]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b3fa:	4a25      	ldr	r2, [pc, #148]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800b400:	4b23      	ldr	r3, [pc, #140]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	43db      	mvns	r3, r3
 800b40a:	693a      	ldr	r2, [r7, #16]
 800b40c:	4013      	ands	r3, r2
 800b40e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d003      	beq.n	800b424 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	4313      	orrs	r3, r2
 800b422:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b424:	4a1a      	ldr	r2, [pc, #104]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b426:	693b      	ldr	r3, [r7, #16]
 800b428:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800b42a:	4b19      	ldr	r3, [pc, #100]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	43db      	mvns	r3, r3
 800b434:	693a      	ldr	r2, [r7, #16]
 800b436:	4013      	ands	r3, r2
 800b438:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b442:	2b00      	cmp	r3, #0
 800b444:	d003      	beq.n	800b44e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	4313      	orrs	r3, r2
 800b44c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b44e:	4a10      	ldr	r2, [pc, #64]	; (800b490 <HAL_GPIO_Init+0x2f0>)
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	3301      	adds	r3, #1
 800b458:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	681a      	ldr	r2, [r3, #0]
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	fa22 f303 	lsr.w	r3, r2, r3
 800b464:	2b00      	cmp	r3, #0
 800b466:	f47f aea3 	bne.w	800b1b0 <HAL_GPIO_Init+0x10>
  }
}
 800b46a:	bf00      	nop
 800b46c:	bf00      	nop
 800b46e:	371c      	adds	r7, #28
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr
 800b478:	40021000 	.word	0x40021000
 800b47c:	40010000 	.word	0x40010000
 800b480:	48000400 	.word	0x48000400
 800b484:	48000800 	.word	0x48000800
 800b488:	48000c00 	.word	0x48000c00
 800b48c:	48001000 	.word	0x48001000
 800b490:	40010400 	.word	0x40010400

0800b494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b494:	b480      	push	{r7}
 800b496:	b083      	sub	sp, #12
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	460b      	mov	r3, r1
 800b49e:	807b      	strh	r3, [r7, #2]
 800b4a0:	4613      	mov	r3, r2
 800b4a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b4a4:	787b      	ldrb	r3, [r7, #1]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d003      	beq.n	800b4b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b4aa:	887a      	ldrh	r2, [r7, #2]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b4b0:	e002      	b.n	800b4b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b4b2:	887a      	ldrh	r2, [r7, #2]
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b4b8:	bf00      	nop
 800b4ba:	370c      	adds	r7, #12
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr

0800b4c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b085      	sub	sp, #20
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	695b      	ldr	r3, [r3, #20]
 800b4d4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b4d6:	887a      	ldrh	r2, [r7, #2]
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	4013      	ands	r3, r2
 800b4dc:	041a      	lsls	r2, r3, #16
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	43d9      	mvns	r1, r3
 800b4e2:	887b      	ldrh	r3, [r7, #2]
 800b4e4:	400b      	ands	r3, r1
 800b4e6:	431a      	orrs	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	619a      	str	r2, [r3, #24]
}
 800b4ec:	bf00      	nop
 800b4ee:	3714      	adds	r7, #20
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr

0800b4f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b082      	sub	sp, #8
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d101      	bne.n	800b50a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b506:	2301      	movs	r3, #1
 800b508:	e081      	b.n	800b60e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b510:	b2db      	uxtb	r3, r3
 800b512:	2b00      	cmp	r3, #0
 800b514:	d106      	bne.n	800b524 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f7f7 fa58 	bl	80029d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2224      	movs	r2, #36	; 0x24
 800b528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	681a      	ldr	r2, [r3, #0]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f022 0201 	bic.w	r2, r2, #1
 800b53a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	685a      	ldr	r2, [r3, #4]
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b548:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	689a      	ldr	r2, [r3, #8]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b558:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	68db      	ldr	r3, [r3, #12]
 800b55e:	2b01      	cmp	r3, #1
 800b560:	d107      	bne.n	800b572 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	689a      	ldr	r2, [r3, #8]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b56e:	609a      	str	r2, [r3, #8]
 800b570:	e006      	b.n	800b580 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	689a      	ldr	r2, [r3, #8]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b57e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	2b02      	cmp	r3, #2
 800b586:	d104      	bne.n	800b592 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b590:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	687a      	ldr	r2, [r7, #4]
 800b59a:	6812      	ldr	r2, [r2, #0]
 800b59c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b5a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	68da      	ldr	r2, [r3, #12]
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b5b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	691a      	ldr	r2, [r3, #16]
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	695b      	ldr	r3, [r3, #20]
 800b5be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	699b      	ldr	r3, [r3, #24]
 800b5c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	430a      	orrs	r2, r1
 800b5ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	69d9      	ldr	r1, [r3, #28]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6a1a      	ldr	r2, [r3, #32]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	430a      	orrs	r2, r1
 800b5de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f042 0201 	orr.w	r2, r2, #1
 800b5ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2220      	movs	r2, #32
 800b5fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2200      	movs	r2, #0
 800b602:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2200      	movs	r2, #0
 800b608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b60c:	2300      	movs	r3, #0
}
 800b60e:	4618      	mov	r0, r3
 800b610:	3708      	adds	r7, #8
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}

0800b616 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b616:	b480      	push	{r7}
 800b618:	b083      	sub	sp, #12
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
 800b61e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b626:	b2db      	uxtb	r3, r3
 800b628:	2b20      	cmp	r3, #32
 800b62a:	d138      	bne.n	800b69e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b632:	2b01      	cmp	r3, #1
 800b634:	d101      	bne.n	800b63a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b636:	2302      	movs	r3, #2
 800b638:	e032      	b.n	800b6a0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2201      	movs	r2, #1
 800b63e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2224      	movs	r2, #36	; 0x24
 800b646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	681a      	ldr	r2, [r3, #0]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f022 0201 	bic.w	r2, r2, #1
 800b658:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	681a      	ldr	r2, [r3, #0]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b668:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	6819      	ldr	r1, [r3, #0]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	683a      	ldr	r2, [r7, #0]
 800b676:	430a      	orrs	r2, r1
 800b678:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	681a      	ldr	r2, [r3, #0]
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f042 0201 	orr.w	r2, r2, #1
 800b688:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2220      	movs	r2, #32
 800b68e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2200      	movs	r2, #0
 800b696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b69a:	2300      	movs	r3, #0
 800b69c:	e000      	b.n	800b6a0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b69e:	2302      	movs	r3, #2
  }
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b085      	sub	sp, #20
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	2b20      	cmp	r3, #32
 800b6c0:	d139      	bne.n	800b736 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	d101      	bne.n	800b6d0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b6cc:	2302      	movs	r3, #2
 800b6ce:	e033      	b.n	800b738 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2224      	movs	r2, #36	; 0x24
 800b6dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	681a      	ldr	r2, [r3, #0]
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f022 0201 	bic.w	r2, r2, #1
 800b6ee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b6fe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	021b      	lsls	r3, r3, #8
 800b704:	68fa      	ldr	r2, [r7, #12]
 800b706:	4313      	orrs	r3, r2
 800b708:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	68fa      	ldr	r2, [r7, #12]
 800b710:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f042 0201 	orr.w	r2, r2, #1
 800b720:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2220      	movs	r2, #32
 800b726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2200      	movs	r2, #0
 800b72e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b732:	2300      	movs	r3, #0
 800b734:	e000      	b.n	800b738 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b736:	2302      	movs	r3, #2
  }
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3714      	adds	r7, #20
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b744:	b480      	push	{r7}
 800b746:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b748:	4b04      	ldr	r3, [pc, #16]	; (800b75c <HAL_PWREx_GetVoltageRange+0x18>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b750:	4618      	mov	r0, r3
 800b752:	46bd      	mov	sp, r7
 800b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b758:	4770      	bx	lr
 800b75a:	bf00      	nop
 800b75c:	40007000 	.word	0x40007000

0800b760 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b760:	b480      	push	{r7}
 800b762:	b085      	sub	sp, #20
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b76e:	d130      	bne.n	800b7d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b770:	4b23      	ldr	r3, [pc, #140]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b778:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b77c:	d038      	beq.n	800b7f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b77e:	4b20      	ldr	r3, [pc, #128]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b786:	4a1e      	ldr	r2, [pc, #120]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b788:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b78c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b78e:	4b1d      	ldr	r3, [pc, #116]	; (800b804 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2232      	movs	r2, #50	; 0x32
 800b794:	fb02 f303 	mul.w	r3, r2, r3
 800b798:	4a1b      	ldr	r2, [pc, #108]	; (800b808 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b79a:	fba2 2303 	umull	r2, r3, r2, r3
 800b79e:	0c9b      	lsrs	r3, r3, #18
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b7a4:	e002      	b.n	800b7ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	3b01      	subs	r3, #1
 800b7aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b7ac:	4b14      	ldr	r3, [pc, #80]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b7ae:	695b      	ldr	r3, [r3, #20]
 800b7b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b7b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7b8:	d102      	bne.n	800b7c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d1f2      	bne.n	800b7a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b7c0:	4b0f      	ldr	r3, [pc, #60]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b7c2:	695b      	ldr	r3, [r3, #20]
 800b7c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b7c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7cc:	d110      	bne.n	800b7f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	e00f      	b.n	800b7f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b7d2:	4b0b      	ldr	r3, [pc, #44]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b7da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7de:	d007      	beq.n	800b7f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b7e0:	4b07      	ldr	r3, [pc, #28]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b7e8:	4a05      	ldr	r2, [pc, #20]	; (800b800 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b7ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b7ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3714      	adds	r7, #20
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	40007000 	.word	0x40007000
 800b804:	20000000 	.word	0x20000000
 800b808:	431bde83 	.word	0x431bde83

0800b80c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b088      	sub	sp, #32
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d102      	bne.n	800b820 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b81a:	2301      	movs	r3, #1
 800b81c:	f000 bc02 	b.w	800c024 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b820:	4b96      	ldr	r3, [pc, #600]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b822:	689b      	ldr	r3, [r3, #8]
 800b824:	f003 030c 	and.w	r3, r3, #12
 800b828:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b82a:	4b94      	ldr	r3, [pc, #592]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b82c:	68db      	ldr	r3, [r3, #12]
 800b82e:	f003 0303 	and.w	r3, r3, #3
 800b832:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f003 0310 	and.w	r3, r3, #16
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f000 80e4 	beq.w	800ba0a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b842:	69bb      	ldr	r3, [r7, #24]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d007      	beq.n	800b858 <HAL_RCC_OscConfig+0x4c>
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	2b0c      	cmp	r3, #12
 800b84c:	f040 808b 	bne.w	800b966 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	2b01      	cmp	r3, #1
 800b854:	f040 8087 	bne.w	800b966 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b858:	4b88      	ldr	r3, [pc, #544]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f003 0302 	and.w	r3, r3, #2
 800b860:	2b00      	cmp	r3, #0
 800b862:	d005      	beq.n	800b870 <HAL_RCC_OscConfig+0x64>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	699b      	ldr	r3, [r3, #24]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d101      	bne.n	800b870 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800b86c:	2301      	movs	r3, #1
 800b86e:	e3d9      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6a1a      	ldr	r2, [r3, #32]
 800b874:	4b81      	ldr	r3, [pc, #516]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f003 0308 	and.w	r3, r3, #8
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d004      	beq.n	800b88a <HAL_RCC_OscConfig+0x7e>
 800b880:	4b7e      	ldr	r3, [pc, #504]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b888:	e005      	b.n	800b896 <HAL_RCC_OscConfig+0x8a>
 800b88a:	4b7c      	ldr	r3, [pc, #496]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b88c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b890:	091b      	lsrs	r3, r3, #4
 800b892:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b896:	4293      	cmp	r3, r2
 800b898:	d223      	bcs.n	800b8e2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6a1b      	ldr	r3, [r3, #32]
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f000 fd8c 	bl	800c3bc <RCC_SetFlashLatencyFromMSIRange>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d001      	beq.n	800b8ae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	e3ba      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b8ae:	4b73      	ldr	r3, [pc, #460]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4a72      	ldr	r2, [pc, #456]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8b4:	f043 0308 	orr.w	r3, r3, #8
 800b8b8:	6013      	str	r3, [r2, #0]
 800b8ba:	4b70      	ldr	r3, [pc, #448]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6a1b      	ldr	r3, [r3, #32]
 800b8c6:	496d      	ldr	r1, [pc, #436]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b8cc:	4b6b      	ldr	r3, [pc, #428]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	69db      	ldr	r3, [r3, #28]
 800b8d8:	021b      	lsls	r3, r3, #8
 800b8da:	4968      	ldr	r1, [pc, #416]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8dc:	4313      	orrs	r3, r2
 800b8de:	604b      	str	r3, [r1, #4]
 800b8e0:	e025      	b.n	800b92e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b8e2:	4b66      	ldr	r3, [pc, #408]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a65      	ldr	r2, [pc, #404]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8e8:	f043 0308 	orr.w	r3, r3, #8
 800b8ec:	6013      	str	r3, [r2, #0]
 800b8ee:	4b63      	ldr	r3, [pc, #396]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a1b      	ldr	r3, [r3, #32]
 800b8fa:	4960      	ldr	r1, [pc, #384]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b900:	4b5e      	ldr	r3, [pc, #376]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	69db      	ldr	r3, [r3, #28]
 800b90c:	021b      	lsls	r3, r3, #8
 800b90e:	495b      	ldr	r1, [pc, #364]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b910:	4313      	orrs	r3, r2
 800b912:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b914:	69bb      	ldr	r3, [r7, #24]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d109      	bne.n	800b92e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6a1b      	ldr	r3, [r3, #32]
 800b91e:	4618      	mov	r0, r3
 800b920:	f000 fd4c 	bl	800c3bc <RCC_SetFlashLatencyFromMSIRange>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d001      	beq.n	800b92e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800b92a:	2301      	movs	r3, #1
 800b92c:	e37a      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b92e:	f000 fc81 	bl	800c234 <HAL_RCC_GetSysClockFreq>
 800b932:	4602      	mov	r2, r0
 800b934:	4b51      	ldr	r3, [pc, #324]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	091b      	lsrs	r3, r3, #4
 800b93a:	f003 030f 	and.w	r3, r3, #15
 800b93e:	4950      	ldr	r1, [pc, #320]	; (800ba80 <HAL_RCC_OscConfig+0x274>)
 800b940:	5ccb      	ldrb	r3, [r1, r3]
 800b942:	f003 031f 	and.w	r3, r3, #31
 800b946:	fa22 f303 	lsr.w	r3, r2, r3
 800b94a:	4a4e      	ldr	r2, [pc, #312]	; (800ba84 <HAL_RCC_OscConfig+0x278>)
 800b94c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b94e:	4b4e      	ldr	r3, [pc, #312]	; (800ba88 <HAL_RCC_OscConfig+0x27c>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4618      	mov	r0, r3
 800b954:	f7ff fa14 	bl	800ad80 <HAL_InitTick>
 800b958:	4603      	mov	r3, r0
 800b95a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b95c:	7bfb      	ldrb	r3, [r7, #15]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d052      	beq.n	800ba08 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	e35e      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	699b      	ldr	r3, [r3, #24]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d032      	beq.n	800b9d4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b96e:	4b43      	ldr	r3, [pc, #268]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4a42      	ldr	r2, [pc, #264]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b974:	f043 0301 	orr.w	r3, r3, #1
 800b978:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b97a:	f7ff fa51 	bl	800ae20 <HAL_GetTick>
 800b97e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b980:	e008      	b.n	800b994 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b982:	f7ff fa4d 	bl	800ae20 <HAL_GetTick>
 800b986:	4602      	mov	r2, r0
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	1ad3      	subs	r3, r2, r3
 800b98c:	2b02      	cmp	r3, #2
 800b98e:	d901      	bls.n	800b994 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800b990:	2303      	movs	r3, #3
 800b992:	e347      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b994:	4b39      	ldr	r3, [pc, #228]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f003 0302 	and.w	r3, r3, #2
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d0f0      	beq.n	800b982 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b9a0:	4b36      	ldr	r3, [pc, #216]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	4a35      	ldr	r2, [pc, #212]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9a6:	f043 0308 	orr.w	r3, r3, #8
 800b9aa:	6013      	str	r3, [r2, #0]
 800b9ac:	4b33      	ldr	r3, [pc, #204]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6a1b      	ldr	r3, [r3, #32]
 800b9b8:	4930      	ldr	r1, [pc, #192]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9ba:	4313      	orrs	r3, r2
 800b9bc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b9be:	4b2f      	ldr	r3, [pc, #188]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	69db      	ldr	r3, [r3, #28]
 800b9ca:	021b      	lsls	r3, r3, #8
 800b9cc:	492b      	ldr	r1, [pc, #172]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9ce:	4313      	orrs	r3, r2
 800b9d0:	604b      	str	r3, [r1, #4]
 800b9d2:	e01a      	b.n	800ba0a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b9d4:	4b29      	ldr	r3, [pc, #164]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	4a28      	ldr	r2, [pc, #160]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9da:	f023 0301 	bic.w	r3, r3, #1
 800b9de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b9e0:	f7ff fa1e 	bl	800ae20 <HAL_GetTick>
 800b9e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b9e6:	e008      	b.n	800b9fa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b9e8:	f7ff fa1a 	bl	800ae20 <HAL_GetTick>
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	693b      	ldr	r3, [r7, #16]
 800b9f0:	1ad3      	subs	r3, r2, r3
 800b9f2:	2b02      	cmp	r3, #2
 800b9f4:	d901      	bls.n	800b9fa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800b9f6:	2303      	movs	r3, #3
 800b9f8:	e314      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b9fa:	4b20      	ldr	r3, [pc, #128]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f003 0302 	and.w	r3, r3, #2
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d1f0      	bne.n	800b9e8 <HAL_RCC_OscConfig+0x1dc>
 800ba06:	e000      	b.n	800ba0a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ba08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f003 0301 	and.w	r3, r3, #1
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d073      	beq.n	800bafe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800ba16:	69bb      	ldr	r3, [r7, #24]
 800ba18:	2b08      	cmp	r3, #8
 800ba1a:	d005      	beq.n	800ba28 <HAL_RCC_OscConfig+0x21c>
 800ba1c:	69bb      	ldr	r3, [r7, #24]
 800ba1e:	2b0c      	cmp	r3, #12
 800ba20:	d10e      	bne.n	800ba40 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	2b03      	cmp	r3, #3
 800ba26:	d10b      	bne.n	800ba40 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba28:	4b14      	ldr	r3, [pc, #80]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d063      	beq.n	800bafc <HAL_RCC_OscConfig+0x2f0>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	685b      	ldr	r3, [r3, #4]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d15f      	bne.n	800bafc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e2f1      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba48:	d106      	bne.n	800ba58 <HAL_RCC_OscConfig+0x24c>
 800ba4a:	4b0c      	ldr	r3, [pc, #48]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4a0b      	ldr	r2, [pc, #44]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba54:	6013      	str	r3, [r2, #0]
 800ba56:	e025      	b.n	800baa4 <HAL_RCC_OscConfig+0x298>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	685b      	ldr	r3, [r3, #4]
 800ba5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ba60:	d114      	bne.n	800ba8c <HAL_RCC_OscConfig+0x280>
 800ba62:	4b06      	ldr	r3, [pc, #24]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4a05      	ldr	r2, [pc, #20]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ba6c:	6013      	str	r3, [r2, #0]
 800ba6e:	4b03      	ldr	r3, [pc, #12]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	4a02      	ldr	r2, [pc, #8]	; (800ba7c <HAL_RCC_OscConfig+0x270>)
 800ba74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba78:	6013      	str	r3, [r2, #0]
 800ba7a:	e013      	b.n	800baa4 <HAL_RCC_OscConfig+0x298>
 800ba7c:	40021000 	.word	0x40021000
 800ba80:	080106e0 	.word	0x080106e0
 800ba84:	20000000 	.word	0x20000000
 800ba88:	20000004 	.word	0x20000004
 800ba8c:	4ba0      	ldr	r3, [pc, #640]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	4a9f      	ldr	r2, [pc, #636]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800ba92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba96:	6013      	str	r3, [r2, #0]
 800ba98:	4b9d      	ldr	r3, [pc, #628]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a9c      	ldr	r2, [pc, #624]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800ba9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800baa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d013      	beq.n	800bad4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800baac:	f7ff f9b8 	bl	800ae20 <HAL_GetTick>
 800bab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bab2:	e008      	b.n	800bac6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bab4:	f7ff f9b4 	bl	800ae20 <HAL_GetTick>
 800bab8:	4602      	mov	r2, r0
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	1ad3      	subs	r3, r2, r3
 800babe:	2b64      	cmp	r3, #100	; 0x64
 800bac0:	d901      	bls.n	800bac6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800bac2:	2303      	movs	r3, #3
 800bac4:	e2ae      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bac6:	4b92      	ldr	r3, [pc, #584]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d0f0      	beq.n	800bab4 <HAL_RCC_OscConfig+0x2a8>
 800bad2:	e014      	b.n	800bafe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bad4:	f7ff f9a4 	bl	800ae20 <HAL_GetTick>
 800bad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bada:	e008      	b.n	800baee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800badc:	f7ff f9a0 	bl	800ae20 <HAL_GetTick>
 800bae0:	4602      	mov	r2, r0
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	1ad3      	subs	r3, r2, r3
 800bae6:	2b64      	cmp	r3, #100	; 0x64
 800bae8:	d901      	bls.n	800baee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800baea:	2303      	movs	r3, #3
 800baec:	e29a      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800baee:	4b88      	ldr	r3, [pc, #544]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d1f0      	bne.n	800badc <HAL_RCC_OscConfig+0x2d0>
 800bafa:	e000      	b.n	800bafe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bafc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f003 0302 	and.w	r3, r3, #2
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d060      	beq.n	800bbcc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800bb0a:	69bb      	ldr	r3, [r7, #24]
 800bb0c:	2b04      	cmp	r3, #4
 800bb0e:	d005      	beq.n	800bb1c <HAL_RCC_OscConfig+0x310>
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	2b0c      	cmp	r3, #12
 800bb14:	d119      	bne.n	800bb4a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	2b02      	cmp	r3, #2
 800bb1a:	d116      	bne.n	800bb4a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bb1c:	4b7c      	ldr	r3, [pc, #496]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d005      	beq.n	800bb34 <HAL_RCC_OscConfig+0x328>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	68db      	ldr	r3, [r3, #12]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d101      	bne.n	800bb34 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800bb30:	2301      	movs	r3, #1
 800bb32:	e277      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb34:	4b76      	ldr	r3, [pc, #472]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	691b      	ldr	r3, [r3, #16]
 800bb40:	061b      	lsls	r3, r3, #24
 800bb42:	4973      	ldr	r1, [pc, #460]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb44:	4313      	orrs	r3, r2
 800bb46:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bb48:	e040      	b.n	800bbcc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	68db      	ldr	r3, [r3, #12]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d023      	beq.n	800bb9a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bb52:	4b6f      	ldr	r3, [pc, #444]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a6e      	ldr	r2, [pc, #440]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb5e:	f7ff f95f 	bl	800ae20 <HAL_GetTick>
 800bb62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bb64:	e008      	b.n	800bb78 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bb66:	f7ff f95b 	bl	800ae20 <HAL_GetTick>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	1ad3      	subs	r3, r2, r3
 800bb70:	2b02      	cmp	r3, #2
 800bb72:	d901      	bls.n	800bb78 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800bb74:	2303      	movs	r3, #3
 800bb76:	e255      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bb78:	4b65      	ldr	r3, [pc, #404]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d0f0      	beq.n	800bb66 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb84:	4b62      	ldr	r3, [pc, #392]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	691b      	ldr	r3, [r3, #16]
 800bb90:	061b      	lsls	r3, r3, #24
 800bb92:	495f      	ldr	r1, [pc, #380]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb94:	4313      	orrs	r3, r2
 800bb96:	604b      	str	r3, [r1, #4]
 800bb98:	e018      	b.n	800bbcc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bb9a:	4b5d      	ldr	r3, [pc, #372]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	4a5c      	ldr	r2, [pc, #368]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bba0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bba4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bba6:	f7ff f93b 	bl	800ae20 <HAL_GetTick>
 800bbaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bbac:	e008      	b.n	800bbc0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bbae:	f7ff f937 	bl	800ae20 <HAL_GetTick>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	693b      	ldr	r3, [r7, #16]
 800bbb6:	1ad3      	subs	r3, r2, r3
 800bbb8:	2b02      	cmp	r3, #2
 800bbba:	d901      	bls.n	800bbc0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	e231      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bbc0:	4b53      	ldr	r3, [pc, #332]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1f0      	bne.n	800bbae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f003 0308 	and.w	r3, r3, #8
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d03c      	beq.n	800bc52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	695b      	ldr	r3, [r3, #20]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d01c      	beq.n	800bc1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bbe0:	4b4b      	ldr	r3, [pc, #300]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bbe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bbe6:	4a4a      	ldr	r2, [pc, #296]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bbe8:	f043 0301 	orr.w	r3, r3, #1
 800bbec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbf0:	f7ff f916 	bl	800ae20 <HAL_GetTick>
 800bbf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bbf6:	e008      	b.n	800bc0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bbf8:	f7ff f912 	bl	800ae20 <HAL_GetTick>
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	693b      	ldr	r3, [r7, #16]
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	2b02      	cmp	r3, #2
 800bc04:	d901      	bls.n	800bc0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800bc06:	2303      	movs	r3, #3
 800bc08:	e20c      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bc0a:	4b41      	ldr	r3, [pc, #260]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bc10:	f003 0302 	and.w	r3, r3, #2
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d0ef      	beq.n	800bbf8 <HAL_RCC_OscConfig+0x3ec>
 800bc18:	e01b      	b.n	800bc52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bc1a:	4b3d      	ldr	r3, [pc, #244]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bc20:	4a3b      	ldr	r2, [pc, #236]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc22:	f023 0301 	bic.w	r3, r3, #1
 800bc26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc2a:	f7ff f8f9 	bl	800ae20 <HAL_GetTick>
 800bc2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bc30:	e008      	b.n	800bc44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bc32:	f7ff f8f5 	bl	800ae20 <HAL_GetTick>
 800bc36:	4602      	mov	r2, r0
 800bc38:	693b      	ldr	r3, [r7, #16]
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	2b02      	cmp	r3, #2
 800bc3e:	d901      	bls.n	800bc44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e1ef      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bc44:	4b32      	ldr	r3, [pc, #200]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bc4a:	f003 0302 	and.w	r3, r3, #2
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d1ef      	bne.n	800bc32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f003 0304 	and.w	r3, r3, #4
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	f000 80a6 	beq.w	800bdac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc60:	2300      	movs	r3, #0
 800bc62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800bc64:	4b2a      	ldr	r3, [pc, #168]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d10d      	bne.n	800bc8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc70:	4b27      	ldr	r3, [pc, #156]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc74:	4a26      	ldr	r2, [pc, #152]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc7a:	6593      	str	r3, [r2, #88]	; 0x58
 800bc7c:	4b24      	ldr	r3, [pc, #144]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bc7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc84:	60bb      	str	r3, [r7, #8]
 800bc86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bc88:	2301      	movs	r3, #1
 800bc8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bc8c:	4b21      	ldr	r3, [pc, #132]	; (800bd14 <HAL_RCC_OscConfig+0x508>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d118      	bne.n	800bcca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bc98:	4b1e      	ldr	r3, [pc, #120]	; (800bd14 <HAL_RCC_OscConfig+0x508>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4a1d      	ldr	r2, [pc, #116]	; (800bd14 <HAL_RCC_OscConfig+0x508>)
 800bc9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bca2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bca4:	f7ff f8bc 	bl	800ae20 <HAL_GetTick>
 800bca8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bcaa:	e008      	b.n	800bcbe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bcac:	f7ff f8b8 	bl	800ae20 <HAL_GetTick>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	1ad3      	subs	r3, r2, r3
 800bcb6:	2b02      	cmp	r3, #2
 800bcb8:	d901      	bls.n	800bcbe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	e1b2      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bcbe:	4b15      	ldr	r3, [pc, #84]	; (800bd14 <HAL_RCC_OscConfig+0x508>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d0f0      	beq.n	800bcac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	689b      	ldr	r3, [r3, #8]
 800bcce:	2b01      	cmp	r3, #1
 800bcd0:	d108      	bne.n	800bce4 <HAL_RCC_OscConfig+0x4d8>
 800bcd2:	4b0f      	ldr	r3, [pc, #60]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bcd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcd8:	4a0d      	ldr	r2, [pc, #52]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bcda:	f043 0301 	orr.w	r3, r3, #1
 800bcde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bce2:	e029      	b.n	800bd38 <HAL_RCC_OscConfig+0x52c>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	2b05      	cmp	r3, #5
 800bcea:	d115      	bne.n	800bd18 <HAL_RCC_OscConfig+0x50c>
 800bcec:	4b08      	ldr	r3, [pc, #32]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bcee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcf2:	4a07      	ldr	r2, [pc, #28]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bcf4:	f043 0304 	orr.w	r3, r3, #4
 800bcf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bcfc:	4b04      	ldr	r3, [pc, #16]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bcfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd02:	4a03      	ldr	r2, [pc, #12]	; (800bd10 <HAL_RCC_OscConfig+0x504>)
 800bd04:	f043 0301 	orr.w	r3, r3, #1
 800bd08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bd0c:	e014      	b.n	800bd38 <HAL_RCC_OscConfig+0x52c>
 800bd0e:	bf00      	nop
 800bd10:	40021000 	.word	0x40021000
 800bd14:	40007000 	.word	0x40007000
 800bd18:	4b9a      	ldr	r3, [pc, #616]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bd1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd1e:	4a99      	ldr	r2, [pc, #612]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bd20:	f023 0301 	bic.w	r3, r3, #1
 800bd24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bd28:	4b96      	ldr	r3, [pc, #600]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bd2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd2e:	4a95      	ldr	r2, [pc, #596]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bd30:	f023 0304 	bic.w	r3, r3, #4
 800bd34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	689b      	ldr	r3, [r3, #8]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d016      	beq.n	800bd6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd40:	f7ff f86e 	bl	800ae20 <HAL_GetTick>
 800bd44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd46:	e00a      	b.n	800bd5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd48:	f7ff f86a 	bl	800ae20 <HAL_GetTick>
 800bd4c:	4602      	mov	r2, r0
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	1ad3      	subs	r3, r2, r3
 800bd52:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d901      	bls.n	800bd5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800bd5a:	2303      	movs	r3, #3
 800bd5c:	e162      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd5e:	4b89      	ldr	r3, [pc, #548]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bd60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd64:	f003 0302 	and.w	r3, r3, #2
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d0ed      	beq.n	800bd48 <HAL_RCC_OscConfig+0x53c>
 800bd6c:	e015      	b.n	800bd9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd6e:	f7ff f857 	bl	800ae20 <HAL_GetTick>
 800bd72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bd74:	e00a      	b.n	800bd8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd76:	f7ff f853 	bl	800ae20 <HAL_GetTick>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	1ad3      	subs	r3, r2, r3
 800bd80:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd84:	4293      	cmp	r3, r2
 800bd86:	d901      	bls.n	800bd8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800bd88:	2303      	movs	r3, #3
 800bd8a:	e14b      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bd8c:	4b7d      	ldr	r3, [pc, #500]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bd8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd92:	f003 0302 	and.w	r3, r3, #2
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d1ed      	bne.n	800bd76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bd9a:	7ffb      	ldrb	r3, [r7, #31]
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d105      	bne.n	800bdac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bda0:	4b78      	ldr	r3, [pc, #480]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bda2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bda4:	4a77      	ldr	r2, [pc, #476]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bda6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bdaa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	f003 0320 	and.w	r3, r3, #32
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d03c      	beq.n	800be32 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d01c      	beq.n	800bdfa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bdc0:	4b70      	ldr	r3, [pc, #448]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bdc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bdc6:	4a6f      	ldr	r2, [pc, #444]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bdc8:	f043 0301 	orr.w	r3, r3, #1
 800bdcc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bdd0:	f7ff f826 	bl	800ae20 <HAL_GetTick>
 800bdd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bdd6:	e008      	b.n	800bdea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bdd8:	f7ff f822 	bl	800ae20 <HAL_GetTick>
 800bddc:	4602      	mov	r2, r0
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	1ad3      	subs	r3, r2, r3
 800bde2:	2b02      	cmp	r3, #2
 800bde4:	d901      	bls.n	800bdea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800bde6:	2303      	movs	r3, #3
 800bde8:	e11c      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bdea:	4b66      	ldr	r3, [pc, #408]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bdec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bdf0:	f003 0302 	and.w	r3, r3, #2
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d0ef      	beq.n	800bdd8 <HAL_RCC_OscConfig+0x5cc>
 800bdf8:	e01b      	b.n	800be32 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bdfa:	4b62      	ldr	r3, [pc, #392]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bdfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800be00:	4a60      	ldr	r2, [pc, #384]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800be02:	f023 0301 	bic.w	r3, r3, #1
 800be06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be0a:	f7ff f809 	bl	800ae20 <HAL_GetTick>
 800be0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800be10:	e008      	b.n	800be24 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800be12:	f7ff f805 	bl	800ae20 <HAL_GetTick>
 800be16:	4602      	mov	r2, r0
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	1ad3      	subs	r3, r2, r3
 800be1c:	2b02      	cmp	r3, #2
 800be1e:	d901      	bls.n	800be24 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800be20:	2303      	movs	r3, #3
 800be22:	e0ff      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800be24:	4b57      	ldr	r3, [pc, #348]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800be26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800be2a:	f003 0302 	and.w	r3, r3, #2
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d1ef      	bne.n	800be12 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be36:	2b00      	cmp	r3, #0
 800be38:	f000 80f3 	beq.w	800c022 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be40:	2b02      	cmp	r3, #2
 800be42:	f040 80c9 	bne.w	800bfd8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800be46:	4b4f      	ldr	r3, [pc, #316]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800be48:	68db      	ldr	r3, [r3, #12]
 800be4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	f003 0203 	and.w	r2, r3, #3
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be56:	429a      	cmp	r2, r3
 800be58:	d12c      	bne.n	800beb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be64:	3b01      	subs	r3, #1
 800be66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800be68:	429a      	cmp	r2, r3
 800be6a:	d123      	bne.n	800beb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800be78:	429a      	cmp	r2, r3
 800be7a:	d11b      	bne.n	800beb4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be86:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800be88:	429a      	cmp	r2, r3
 800be8a:	d113      	bne.n	800beb4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800be8c:	697b      	ldr	r3, [r7, #20]
 800be8e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be96:	085b      	lsrs	r3, r3, #1
 800be98:	3b01      	subs	r3, #1
 800be9a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d109      	bne.n	800beb4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beaa:	085b      	lsrs	r3, r3, #1
 800beac:	3b01      	subs	r3, #1
 800beae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800beb0:	429a      	cmp	r2, r3
 800beb2:	d06b      	beq.n	800bf8c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800beb4:	69bb      	ldr	r3, [r7, #24]
 800beb6:	2b0c      	cmp	r3, #12
 800beb8:	d062      	beq.n	800bf80 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800beba:	4b32      	ldr	r3, [pc, #200]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d001      	beq.n	800beca <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800bec6:	2301      	movs	r3, #1
 800bec8:	e0ac      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800beca:	4b2e      	ldr	r3, [pc, #184]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	4a2d      	ldr	r2, [pc, #180]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bed0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bed4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800bed6:	f7fe ffa3 	bl	800ae20 <HAL_GetTick>
 800beda:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bedc:	e008      	b.n	800bef0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bede:	f7fe ff9f 	bl	800ae20 <HAL_GetTick>
 800bee2:	4602      	mov	r2, r0
 800bee4:	693b      	ldr	r3, [r7, #16]
 800bee6:	1ad3      	subs	r3, r2, r3
 800bee8:	2b02      	cmp	r3, #2
 800beea:	d901      	bls.n	800bef0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800beec:	2303      	movs	r3, #3
 800beee:	e099      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bef0:	4b24      	ldr	r3, [pc, #144]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d1f0      	bne.n	800bede <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800befc:	4b21      	ldr	r3, [pc, #132]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800befe:	68da      	ldr	r2, [r3, #12]
 800bf00:	4b21      	ldr	r3, [pc, #132]	; (800bf88 <HAL_RCC_OscConfig+0x77c>)
 800bf02:	4013      	ands	r3, r2
 800bf04:	687a      	ldr	r2, [r7, #4]
 800bf06:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800bf08:	687a      	ldr	r2, [r7, #4]
 800bf0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bf0c:	3a01      	subs	r2, #1
 800bf0e:	0112      	lsls	r2, r2, #4
 800bf10:	4311      	orrs	r1, r2
 800bf12:	687a      	ldr	r2, [r7, #4]
 800bf14:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bf16:	0212      	lsls	r2, r2, #8
 800bf18:	4311      	orrs	r1, r2
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bf1e:	0852      	lsrs	r2, r2, #1
 800bf20:	3a01      	subs	r2, #1
 800bf22:	0552      	lsls	r2, r2, #21
 800bf24:	4311      	orrs	r1, r2
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bf2a:	0852      	lsrs	r2, r2, #1
 800bf2c:	3a01      	subs	r2, #1
 800bf2e:	0652      	lsls	r2, r2, #25
 800bf30:	4311      	orrs	r1, r2
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bf36:	06d2      	lsls	r2, r2, #27
 800bf38:	430a      	orrs	r2, r1
 800bf3a:	4912      	ldr	r1, [pc, #72]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bf3c:	4313      	orrs	r3, r2
 800bf3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800bf40:	4b10      	ldr	r3, [pc, #64]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	4a0f      	ldr	r2, [pc, #60]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bf46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bf4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bf4c:	4b0d      	ldr	r3, [pc, #52]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bf4e:	68db      	ldr	r3, [r3, #12]
 800bf50:	4a0c      	ldr	r2, [pc, #48]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bf52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bf56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800bf58:	f7fe ff62 	bl	800ae20 <HAL_GetTick>
 800bf5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf5e:	e008      	b.n	800bf72 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf60:	f7fe ff5e 	bl	800ae20 <HAL_GetTick>
 800bf64:	4602      	mov	r2, r0
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	1ad3      	subs	r3, r2, r3
 800bf6a:	2b02      	cmp	r3, #2
 800bf6c:	d901      	bls.n	800bf72 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800bf6e:	2303      	movs	r3, #3
 800bf70:	e058      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf72:	4b04      	ldr	r3, [pc, #16]	; (800bf84 <HAL_RCC_OscConfig+0x778>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d0f0      	beq.n	800bf60 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bf7e:	e050      	b.n	800c022 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800bf80:	2301      	movs	r3, #1
 800bf82:	e04f      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
 800bf84:	40021000 	.word	0x40021000
 800bf88:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf8c:	4b27      	ldr	r3, [pc, #156]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d144      	bne.n	800c022 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800bf98:	4b24      	ldr	r3, [pc, #144]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a23      	ldr	r2, [pc, #140]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bf9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bfa2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bfa4:	4b21      	ldr	r3, [pc, #132]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bfa6:	68db      	ldr	r3, [r3, #12]
 800bfa8:	4a20      	ldr	r2, [pc, #128]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bfaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bfae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bfb0:	f7fe ff36 	bl	800ae20 <HAL_GetTick>
 800bfb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bfb6:	e008      	b.n	800bfca <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bfb8:	f7fe ff32 	bl	800ae20 <HAL_GetTick>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	1ad3      	subs	r3, r2, r3
 800bfc2:	2b02      	cmp	r3, #2
 800bfc4:	d901      	bls.n	800bfca <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800bfc6:	2303      	movs	r3, #3
 800bfc8:	e02c      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bfca:	4b18      	ldr	r3, [pc, #96]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d0f0      	beq.n	800bfb8 <HAL_RCC_OscConfig+0x7ac>
 800bfd6:	e024      	b.n	800c022 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bfd8:	69bb      	ldr	r3, [r7, #24]
 800bfda:	2b0c      	cmp	r3, #12
 800bfdc:	d01f      	beq.n	800c01e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bfde:	4b13      	ldr	r3, [pc, #76]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	4a12      	ldr	r2, [pc, #72]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800bfe4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bfe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfea:	f7fe ff19 	bl	800ae20 <HAL_GetTick>
 800bfee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bff0:	e008      	b.n	800c004 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bff2:	f7fe ff15 	bl	800ae20 <HAL_GetTick>
 800bff6:	4602      	mov	r2, r0
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	1ad3      	subs	r3, r2, r3
 800bffc:	2b02      	cmp	r3, #2
 800bffe:	d901      	bls.n	800c004 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800c000:	2303      	movs	r3, #3
 800c002:	e00f      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c004:	4b09      	ldr	r3, [pc, #36]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d1f0      	bne.n	800bff2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800c010:	4b06      	ldr	r3, [pc, #24]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800c012:	68da      	ldr	r2, [r3, #12]
 800c014:	4905      	ldr	r1, [pc, #20]	; (800c02c <HAL_RCC_OscConfig+0x820>)
 800c016:	4b06      	ldr	r3, [pc, #24]	; (800c030 <HAL_RCC_OscConfig+0x824>)
 800c018:	4013      	ands	r3, r2
 800c01a:	60cb      	str	r3, [r1, #12]
 800c01c:	e001      	b.n	800c022 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	e000      	b.n	800c024 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800c022:	2300      	movs	r3, #0
}
 800c024:	4618      	mov	r0, r3
 800c026:	3720      	adds	r7, #32
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}
 800c02c:	40021000 	.word	0x40021000
 800c030:	feeefffc 	.word	0xfeeefffc

0800c034 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b084      	sub	sp, #16
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
 800c03c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d101      	bne.n	800c048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c044:	2301      	movs	r3, #1
 800c046:	e0e7      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c048:	4b75      	ldr	r3, [pc, #468]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f003 0307 	and.w	r3, r3, #7
 800c050:	683a      	ldr	r2, [r7, #0]
 800c052:	429a      	cmp	r2, r3
 800c054:	d910      	bls.n	800c078 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c056:	4b72      	ldr	r3, [pc, #456]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f023 0207 	bic.w	r2, r3, #7
 800c05e:	4970      	ldr	r1, [pc, #448]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	4313      	orrs	r3, r2
 800c064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c066:	4b6e      	ldr	r3, [pc, #440]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f003 0307 	and.w	r3, r3, #7
 800c06e:	683a      	ldr	r2, [r7, #0]
 800c070:	429a      	cmp	r2, r3
 800c072:	d001      	beq.n	800c078 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	e0cf      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 0302 	and.w	r3, r3, #2
 800c080:	2b00      	cmp	r3, #0
 800c082:	d010      	beq.n	800c0a6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	689a      	ldr	r2, [r3, #8]
 800c088:	4b66      	ldr	r3, [pc, #408]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c08a:	689b      	ldr	r3, [r3, #8]
 800c08c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c090:	429a      	cmp	r2, r3
 800c092:	d908      	bls.n	800c0a6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c094:	4b63      	ldr	r3, [pc, #396]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c096:	689b      	ldr	r3, [r3, #8]
 800c098:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	689b      	ldr	r3, [r3, #8]
 800c0a0:	4960      	ldr	r1, [pc, #384]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f003 0301 	and.w	r3, r3, #1
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d04c      	beq.n	800c14c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	685b      	ldr	r3, [r3, #4]
 800c0b6:	2b03      	cmp	r3, #3
 800c0b8:	d107      	bne.n	800c0ca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c0ba:	4b5a      	ldr	r3, [pc, #360]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d121      	bne.n	800c10a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	e0a6      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	2b02      	cmp	r3, #2
 800c0d0:	d107      	bne.n	800c0e2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c0d2:	4b54      	ldr	r3, [pc, #336]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d115      	bne.n	800c10a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	e09a      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d107      	bne.n	800c0fa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c0ea:	4b4e      	ldr	r3, [pc, #312]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f003 0302 	and.w	r3, r3, #2
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d109      	bne.n	800c10a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	e08e      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c0fa:	4b4a      	ldr	r3, [pc, #296]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c102:	2b00      	cmp	r3, #0
 800c104:	d101      	bne.n	800c10a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c106:	2301      	movs	r3, #1
 800c108:	e086      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c10a:	4b46      	ldr	r3, [pc, #280]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	f023 0203 	bic.w	r2, r3, #3
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	685b      	ldr	r3, [r3, #4]
 800c116:	4943      	ldr	r1, [pc, #268]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c118:	4313      	orrs	r3, r2
 800c11a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c11c:	f7fe fe80 	bl	800ae20 <HAL_GetTick>
 800c120:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c122:	e00a      	b.n	800c13a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c124:	f7fe fe7c 	bl	800ae20 <HAL_GetTick>
 800c128:	4602      	mov	r2, r0
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	1ad3      	subs	r3, r2, r3
 800c12e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c132:	4293      	cmp	r3, r2
 800c134:	d901      	bls.n	800c13a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800c136:	2303      	movs	r3, #3
 800c138:	e06e      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c13a:	4b3a      	ldr	r3, [pc, #232]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c13c:	689b      	ldr	r3, [r3, #8]
 800c13e:	f003 020c 	and.w	r2, r3, #12
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	429a      	cmp	r2, r3
 800c14a:	d1eb      	bne.n	800c124 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f003 0302 	and.w	r3, r3, #2
 800c154:	2b00      	cmp	r3, #0
 800c156:	d010      	beq.n	800c17a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	689a      	ldr	r2, [r3, #8]
 800c15c:	4b31      	ldr	r3, [pc, #196]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c15e:	689b      	ldr	r3, [r3, #8]
 800c160:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c164:	429a      	cmp	r2, r3
 800c166:	d208      	bcs.n	800c17a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c168:	4b2e      	ldr	r3, [pc, #184]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c16a:	689b      	ldr	r3, [r3, #8]
 800c16c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	689b      	ldr	r3, [r3, #8]
 800c174:	492b      	ldr	r1, [pc, #172]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c176:	4313      	orrs	r3, r2
 800c178:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c17a:	4b29      	ldr	r3, [pc, #164]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f003 0307 	and.w	r3, r3, #7
 800c182:	683a      	ldr	r2, [r7, #0]
 800c184:	429a      	cmp	r2, r3
 800c186:	d210      	bcs.n	800c1aa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c188:	4b25      	ldr	r3, [pc, #148]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f023 0207 	bic.w	r2, r3, #7
 800c190:	4923      	ldr	r1, [pc, #140]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	4313      	orrs	r3, r2
 800c196:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c198:	4b21      	ldr	r3, [pc, #132]	; (800c220 <HAL_RCC_ClockConfig+0x1ec>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f003 0307 	and.w	r3, r3, #7
 800c1a0:	683a      	ldr	r2, [r7, #0]
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d001      	beq.n	800c1aa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e036      	b.n	800c218 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f003 0304 	and.w	r3, r3, #4
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d008      	beq.n	800c1c8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c1b6:	4b1b      	ldr	r3, [pc, #108]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	4918      	ldr	r1, [pc, #96]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c1c4:	4313      	orrs	r3, r2
 800c1c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f003 0308 	and.w	r3, r3, #8
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d009      	beq.n	800c1e8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c1d4:	4b13      	ldr	r3, [pc, #76]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c1d6:	689b      	ldr	r3, [r3, #8]
 800c1d8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	00db      	lsls	r3, r3, #3
 800c1e2:	4910      	ldr	r1, [pc, #64]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c1e8:	f000 f824 	bl	800c234 <HAL_RCC_GetSysClockFreq>
 800c1ec:	4602      	mov	r2, r0
 800c1ee:	4b0d      	ldr	r3, [pc, #52]	; (800c224 <HAL_RCC_ClockConfig+0x1f0>)
 800c1f0:	689b      	ldr	r3, [r3, #8]
 800c1f2:	091b      	lsrs	r3, r3, #4
 800c1f4:	f003 030f 	and.w	r3, r3, #15
 800c1f8:	490b      	ldr	r1, [pc, #44]	; (800c228 <HAL_RCC_ClockConfig+0x1f4>)
 800c1fa:	5ccb      	ldrb	r3, [r1, r3]
 800c1fc:	f003 031f 	and.w	r3, r3, #31
 800c200:	fa22 f303 	lsr.w	r3, r2, r3
 800c204:	4a09      	ldr	r2, [pc, #36]	; (800c22c <HAL_RCC_ClockConfig+0x1f8>)
 800c206:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800c208:	4b09      	ldr	r3, [pc, #36]	; (800c230 <HAL_RCC_ClockConfig+0x1fc>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7fe fdb7 	bl	800ad80 <HAL_InitTick>
 800c212:	4603      	mov	r3, r0
 800c214:	72fb      	strb	r3, [r7, #11]

  return status;
 800c216:	7afb      	ldrb	r3, [r7, #11]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	40022000 	.word	0x40022000
 800c224:	40021000 	.word	0x40021000
 800c228:	080106e0 	.word	0x080106e0
 800c22c:	20000000 	.word	0x20000000
 800c230:	20000004 	.word	0x20000004

0800c234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c234:	b480      	push	{r7}
 800c236:	b089      	sub	sp, #36	; 0x24
 800c238:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800c23a:	2300      	movs	r3, #0
 800c23c:	61fb      	str	r3, [r7, #28]
 800c23e:	2300      	movs	r3, #0
 800c240:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c242:	4b3e      	ldr	r3, [pc, #248]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	f003 030c 	and.w	r3, r3, #12
 800c24a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c24c:	4b3b      	ldr	r3, [pc, #236]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c24e:	68db      	ldr	r3, [r3, #12]
 800c250:	f003 0303 	and.w	r3, r3, #3
 800c254:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d005      	beq.n	800c268 <HAL_RCC_GetSysClockFreq+0x34>
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	2b0c      	cmp	r3, #12
 800c260:	d121      	bne.n	800c2a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	2b01      	cmp	r3, #1
 800c266:	d11e      	bne.n	800c2a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800c268:	4b34      	ldr	r3, [pc, #208]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f003 0308 	and.w	r3, r3, #8
 800c270:	2b00      	cmp	r3, #0
 800c272:	d107      	bne.n	800c284 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800c274:	4b31      	ldr	r3, [pc, #196]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c27a:	0a1b      	lsrs	r3, r3, #8
 800c27c:	f003 030f 	and.w	r3, r3, #15
 800c280:	61fb      	str	r3, [r7, #28]
 800c282:	e005      	b.n	800c290 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800c284:	4b2d      	ldr	r3, [pc, #180]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	091b      	lsrs	r3, r3, #4
 800c28a:	f003 030f 	and.w	r3, r3, #15
 800c28e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c290:	4a2b      	ldr	r2, [pc, #172]	; (800c340 <HAL_RCC_GetSysClockFreq+0x10c>)
 800c292:	69fb      	ldr	r3, [r7, #28]
 800c294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c298:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d10d      	bne.n	800c2bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c2a0:	69fb      	ldr	r3, [r7, #28]
 800c2a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c2a4:	e00a      	b.n	800c2bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	2b04      	cmp	r3, #4
 800c2aa:	d102      	bne.n	800c2b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c2ac:	4b25      	ldr	r3, [pc, #148]	; (800c344 <HAL_RCC_GetSysClockFreq+0x110>)
 800c2ae:	61bb      	str	r3, [r7, #24]
 800c2b0:	e004      	b.n	800c2bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	2b08      	cmp	r3, #8
 800c2b6:	d101      	bne.n	800c2bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c2b8:	4b23      	ldr	r3, [pc, #140]	; (800c348 <HAL_RCC_GetSysClockFreq+0x114>)
 800c2ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	2b0c      	cmp	r3, #12
 800c2c0:	d134      	bne.n	800c32c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c2c2:	4b1e      	ldr	r3, [pc, #120]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c2c4:	68db      	ldr	r3, [r3, #12]
 800c2c6:	f003 0303 	and.w	r3, r3, #3
 800c2ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	2b02      	cmp	r3, #2
 800c2d0:	d003      	beq.n	800c2da <HAL_RCC_GetSysClockFreq+0xa6>
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	2b03      	cmp	r3, #3
 800c2d6:	d003      	beq.n	800c2e0 <HAL_RCC_GetSysClockFreq+0xac>
 800c2d8:	e005      	b.n	800c2e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800c2da:	4b1a      	ldr	r3, [pc, #104]	; (800c344 <HAL_RCC_GetSysClockFreq+0x110>)
 800c2dc:	617b      	str	r3, [r7, #20]
      break;
 800c2de:	e005      	b.n	800c2ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800c2e0:	4b19      	ldr	r3, [pc, #100]	; (800c348 <HAL_RCC_GetSysClockFreq+0x114>)
 800c2e2:	617b      	str	r3, [r7, #20]
      break;
 800c2e4:	e002      	b.n	800c2ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800c2e6:	69fb      	ldr	r3, [r7, #28]
 800c2e8:	617b      	str	r3, [r7, #20]
      break;
 800c2ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c2ec:	4b13      	ldr	r3, [pc, #76]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	091b      	lsrs	r3, r3, #4
 800c2f2:	f003 0307 	and.w	r3, r3, #7
 800c2f6:	3301      	adds	r3, #1
 800c2f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c2fa:	4b10      	ldr	r3, [pc, #64]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c2fc:	68db      	ldr	r3, [r3, #12]
 800c2fe:	0a1b      	lsrs	r3, r3, #8
 800c300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c304:	697a      	ldr	r2, [r7, #20]
 800c306:	fb03 f202 	mul.w	r2, r3, r2
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c310:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c312:	4b0a      	ldr	r3, [pc, #40]	; (800c33c <HAL_RCC_GetSysClockFreq+0x108>)
 800c314:	68db      	ldr	r3, [r3, #12]
 800c316:	0e5b      	lsrs	r3, r3, #25
 800c318:	f003 0303 	and.w	r3, r3, #3
 800c31c:	3301      	adds	r3, #1
 800c31e:	005b      	lsls	r3, r3, #1
 800c320:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800c322:	697a      	ldr	r2, [r7, #20]
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	fbb2 f3f3 	udiv	r3, r2, r3
 800c32a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800c32c:	69bb      	ldr	r3, [r7, #24]
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3724      	adds	r7, #36	; 0x24
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr
 800c33a:	bf00      	nop
 800c33c:	40021000 	.word	0x40021000
 800c340:	080106f8 	.word	0x080106f8
 800c344:	00f42400 	.word	0x00f42400
 800c348:	007a1200 	.word	0x007a1200

0800c34c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c34c:	b480      	push	{r7}
 800c34e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c350:	4b03      	ldr	r3, [pc, #12]	; (800c360 <HAL_RCC_GetHCLKFreq+0x14>)
 800c352:	681b      	ldr	r3, [r3, #0]
}
 800c354:	4618      	mov	r0, r3
 800c356:	46bd      	mov	sp, r7
 800c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35c:	4770      	bx	lr
 800c35e:	bf00      	nop
 800c360:	20000000 	.word	0x20000000

0800c364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c368:	f7ff fff0 	bl	800c34c <HAL_RCC_GetHCLKFreq>
 800c36c:	4602      	mov	r2, r0
 800c36e:	4b06      	ldr	r3, [pc, #24]	; (800c388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c370:	689b      	ldr	r3, [r3, #8]
 800c372:	0a1b      	lsrs	r3, r3, #8
 800c374:	f003 0307 	and.w	r3, r3, #7
 800c378:	4904      	ldr	r1, [pc, #16]	; (800c38c <HAL_RCC_GetPCLK1Freq+0x28>)
 800c37a:	5ccb      	ldrb	r3, [r1, r3]
 800c37c:	f003 031f 	and.w	r3, r3, #31
 800c380:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c384:	4618      	mov	r0, r3
 800c386:	bd80      	pop	{r7, pc}
 800c388:	40021000 	.word	0x40021000
 800c38c:	080106f0 	.word	0x080106f0

0800c390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c394:	f7ff ffda 	bl	800c34c <HAL_RCC_GetHCLKFreq>
 800c398:	4602      	mov	r2, r0
 800c39a:	4b06      	ldr	r3, [pc, #24]	; (800c3b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c39c:	689b      	ldr	r3, [r3, #8]
 800c39e:	0adb      	lsrs	r3, r3, #11
 800c3a0:	f003 0307 	and.w	r3, r3, #7
 800c3a4:	4904      	ldr	r1, [pc, #16]	; (800c3b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c3a6:	5ccb      	ldrb	r3, [r1, r3]
 800c3a8:	f003 031f 	and.w	r3, r3, #31
 800c3ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	bd80      	pop	{r7, pc}
 800c3b4:	40021000 	.word	0x40021000
 800c3b8:	080106f0 	.word	0x080106f0

0800c3bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b086      	sub	sp, #24
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c3c8:	4b2a      	ldr	r3, [pc, #168]	; (800c474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c3ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d003      	beq.n	800c3dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c3d4:	f7ff f9b6 	bl	800b744 <HAL_PWREx_GetVoltageRange>
 800c3d8:	6178      	str	r0, [r7, #20]
 800c3da:	e014      	b.n	800c406 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c3dc:	4b25      	ldr	r3, [pc, #148]	; (800c474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c3de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3e0:	4a24      	ldr	r2, [pc, #144]	; (800c474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c3e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c3e6:	6593      	str	r3, [r2, #88]	; 0x58
 800c3e8:	4b22      	ldr	r3, [pc, #136]	; (800c474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c3ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3f0:	60fb      	str	r3, [r7, #12]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c3f4:	f7ff f9a6 	bl	800b744 <HAL_PWREx_GetVoltageRange>
 800c3f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c3fa:	4b1e      	ldr	r3, [pc, #120]	; (800c474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c3fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3fe:	4a1d      	ldr	r2, [pc, #116]	; (800c474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c404:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c40c:	d10b      	bne.n	800c426 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2b80      	cmp	r3, #128	; 0x80
 800c412:	d919      	bls.n	800c448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2ba0      	cmp	r3, #160	; 0xa0
 800c418:	d902      	bls.n	800c420 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c41a:	2302      	movs	r3, #2
 800c41c:	613b      	str	r3, [r7, #16]
 800c41e:	e013      	b.n	800c448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c420:	2301      	movs	r3, #1
 800c422:	613b      	str	r3, [r7, #16]
 800c424:	e010      	b.n	800c448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	2b80      	cmp	r3, #128	; 0x80
 800c42a:	d902      	bls.n	800c432 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800c42c:	2303      	movs	r3, #3
 800c42e:	613b      	str	r3, [r7, #16]
 800c430:	e00a      	b.n	800c448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	2b80      	cmp	r3, #128	; 0x80
 800c436:	d102      	bne.n	800c43e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c438:	2302      	movs	r3, #2
 800c43a:	613b      	str	r3, [r7, #16]
 800c43c:	e004      	b.n	800c448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2b70      	cmp	r3, #112	; 0x70
 800c442:	d101      	bne.n	800c448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c444:	2301      	movs	r3, #1
 800c446:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c448:	4b0b      	ldr	r3, [pc, #44]	; (800c478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	f023 0207 	bic.w	r2, r3, #7
 800c450:	4909      	ldr	r1, [pc, #36]	; (800c478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	4313      	orrs	r3, r2
 800c456:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800c458:	4b07      	ldr	r3, [pc, #28]	; (800c478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f003 0307 	and.w	r3, r3, #7
 800c460:	693a      	ldr	r2, [r7, #16]
 800c462:	429a      	cmp	r2, r3
 800c464:	d001      	beq.n	800c46a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800c466:	2301      	movs	r3, #1
 800c468:	e000      	b.n	800c46c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800c46a:	2300      	movs	r3, #0
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3718      	adds	r7, #24
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}
 800c474:	40021000 	.word	0x40021000
 800c478:	40022000 	.word	0x40022000

0800c47c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b086      	sub	sp, #24
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c484:	2300      	movs	r3, #0
 800c486:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c488:	2300      	movs	r3, #0
 800c48a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c494:	2b00      	cmp	r3, #0
 800c496:	d031      	beq.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c49c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c4a0:	d01a      	beq.n	800c4d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800c4a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c4a6:	d814      	bhi.n	800c4d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d009      	beq.n	800c4c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c4ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c4b0:	d10f      	bne.n	800c4d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800c4b2:	4b5d      	ldr	r3, [pc, #372]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	4a5c      	ldr	r2, [pc, #368]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c4b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c4bc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c4be:	e00c      	b.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	3304      	adds	r3, #4
 800c4c4:	2100      	movs	r1, #0
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f000 fa22 	bl	800c910 <RCCEx_PLLSAI1_Config>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c4d0:	e003      	b.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	74fb      	strb	r3, [r7, #19]
      break;
 800c4d6:	e000      	b.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800c4d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c4da:	7cfb      	ldrb	r3, [r7, #19]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d10b      	bne.n	800c4f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c4e0:	4b51      	ldr	r3, [pc, #324]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c4e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4ee:	494e      	ldr	r1, [pc, #312]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c4f6:	e001      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4f8:	7cfb      	ldrb	r3, [r7, #19]
 800c4fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c504:	2b00      	cmp	r3, #0
 800c506:	f000 809e 	beq.w	800c646 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c50a:	2300      	movs	r3, #0
 800c50c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c50e:	4b46      	ldr	r3, [pc, #280]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c516:	2b00      	cmp	r3, #0
 800c518:	d101      	bne.n	800c51e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c51a:	2301      	movs	r3, #1
 800c51c:	e000      	b.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800c51e:	2300      	movs	r3, #0
 800c520:	2b00      	cmp	r3, #0
 800c522:	d00d      	beq.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c524:	4b40      	ldr	r3, [pc, #256]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c528:	4a3f      	ldr	r2, [pc, #252]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c52a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c52e:	6593      	str	r3, [r2, #88]	; 0x58
 800c530:	4b3d      	ldr	r3, [pc, #244]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c538:	60bb      	str	r3, [r7, #8]
 800c53a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c53c:	2301      	movs	r3, #1
 800c53e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c540:	4b3a      	ldr	r3, [pc, #232]	; (800c62c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	4a39      	ldr	r2, [pc, #228]	; (800c62c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c54a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c54c:	f7fe fc68 	bl	800ae20 <HAL_GetTick>
 800c550:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c552:	e009      	b.n	800c568 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c554:	f7fe fc64 	bl	800ae20 <HAL_GetTick>
 800c558:	4602      	mov	r2, r0
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	1ad3      	subs	r3, r2, r3
 800c55e:	2b02      	cmp	r3, #2
 800c560:	d902      	bls.n	800c568 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800c562:	2303      	movs	r3, #3
 800c564:	74fb      	strb	r3, [r7, #19]
        break;
 800c566:	e005      	b.n	800c574 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c568:	4b30      	ldr	r3, [pc, #192]	; (800c62c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c570:	2b00      	cmp	r3, #0
 800c572:	d0ef      	beq.n	800c554 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800c574:	7cfb      	ldrb	r3, [r7, #19]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d15a      	bne.n	800c630 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c57a:	4b2b      	ldr	r3, [pc, #172]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c57c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c580:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c584:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d01e      	beq.n	800c5ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c590:	697a      	ldr	r2, [r7, #20]
 800c592:	429a      	cmp	r2, r3
 800c594:	d019      	beq.n	800c5ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c596:	4b24      	ldr	r3, [pc, #144]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c59c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c5a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c5a2:	4b21      	ldr	r3, [pc, #132]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c5a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5a8:	4a1f      	ldr	r2, [pc, #124]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c5aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c5ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c5b2:	4b1d      	ldr	r3, [pc, #116]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c5b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5b8:	4a1b      	ldr	r2, [pc, #108]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c5ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c5be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c5c2:	4a19      	ldr	r2, [pc, #100]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c5c4:	697b      	ldr	r3, [r7, #20]
 800c5c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d016      	beq.n	800c602 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c5d4:	f7fe fc24 	bl	800ae20 <HAL_GetTick>
 800c5d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c5da:	e00b      	b.n	800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c5dc:	f7fe fc20 	bl	800ae20 <HAL_GetTick>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	1ad3      	subs	r3, r2, r3
 800c5e6:	f241 3288 	movw	r2, #5000	; 0x1388
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d902      	bls.n	800c5f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800c5ee:	2303      	movs	r3, #3
 800c5f0:	74fb      	strb	r3, [r7, #19]
            break;
 800c5f2:	e006      	b.n	800c602 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c5f4:	4b0c      	ldr	r3, [pc, #48]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c5f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5fa:	f003 0302 	and.w	r3, r3, #2
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d0ec      	beq.n	800c5dc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800c602:	7cfb      	ldrb	r3, [r7, #19]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d10b      	bne.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c608:	4b07      	ldr	r3, [pc, #28]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c60a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c60e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c616:	4904      	ldr	r1, [pc, #16]	; (800c628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c618:	4313      	orrs	r3, r2
 800c61a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c61e:	e009      	b.n	800c634 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c620:	7cfb      	ldrb	r3, [r7, #19]
 800c622:	74bb      	strb	r3, [r7, #18]
 800c624:	e006      	b.n	800c634 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800c626:	bf00      	nop
 800c628:	40021000 	.word	0x40021000
 800c62c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c630:	7cfb      	ldrb	r3, [r7, #19]
 800c632:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c634:	7c7b      	ldrb	r3, [r7, #17]
 800c636:	2b01      	cmp	r3, #1
 800c638:	d105      	bne.n	800c646 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c63a:	4b8d      	ldr	r3, [pc, #564]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c63c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c63e:	4a8c      	ldr	r2, [pc, #560]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c644:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	f003 0301 	and.w	r3, r3, #1
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d00a      	beq.n	800c668 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c652:	4b87      	ldr	r3, [pc, #540]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c658:	f023 0203 	bic.w	r2, r3, #3
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6a1b      	ldr	r3, [r3, #32]
 800c660:	4983      	ldr	r1, [pc, #524]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c662:	4313      	orrs	r3, r2
 800c664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f003 0302 	and.w	r3, r3, #2
 800c670:	2b00      	cmp	r3, #0
 800c672:	d00a      	beq.n	800c68a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c674:	4b7e      	ldr	r3, [pc, #504]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c67a:	f023 020c 	bic.w	r2, r3, #12
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c682:	497b      	ldr	r1, [pc, #492]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c684:	4313      	orrs	r3, r2
 800c686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f003 0304 	and.w	r3, r3, #4
 800c692:	2b00      	cmp	r3, #0
 800c694:	d00a      	beq.n	800c6ac <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c696:	4b76      	ldr	r3, [pc, #472]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c69c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6a4:	4972      	ldr	r1, [pc, #456]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c6a6:	4313      	orrs	r3, r2
 800c6a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 0320 	and.w	r3, r3, #32
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d00a      	beq.n	800c6ce <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c6b8:	4b6d      	ldr	r3, [pc, #436]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c6ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6c6:	496a      	ldr	r1, [pc, #424]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d00a      	beq.n	800c6f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c6da:	4b65      	ldr	r3, [pc, #404]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c6dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6e8:	4961      	ldr	r1, [pc, #388]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c6ea:	4313      	orrs	r3, r2
 800c6ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d00a      	beq.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c6fc:	4b5c      	ldr	r3, [pc, #368]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c6fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c702:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c70a:	4959      	ldr	r1, [pc, #356]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c70c:	4313      	orrs	r3, r2
 800c70e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d00a      	beq.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c71e:	4b54      	ldr	r3, [pc, #336]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c724:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c72c:	4950      	ldr	r1, [pc, #320]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c72e:	4313      	orrs	r3, r2
 800c730:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d00a      	beq.n	800c756 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c740:	4b4b      	ldr	r3, [pc, #300]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c746:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c74e:	4948      	ldr	r1, [pc, #288]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c750:	4313      	orrs	r3, r2
 800c752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d00a      	beq.n	800c778 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c762:	4b43      	ldr	r3, [pc, #268]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c768:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c770:	493f      	ldr	r1, [pc, #252]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c772:	4313      	orrs	r3, r2
 800c774:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c780:	2b00      	cmp	r3, #0
 800c782:	d028      	beq.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c784:	4b3a      	ldr	r3, [pc, #232]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c78a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c792:	4937      	ldr	r1, [pc, #220]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c794:	4313      	orrs	r3, r2
 800c796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c79e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c7a2:	d106      	bne.n	800c7b2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c7a4:	4b32      	ldr	r3, [pc, #200]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	4a31      	ldr	r2, [pc, #196]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7ae:	60d3      	str	r3, [r2, #12]
 800c7b0:	e011      	b.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c7b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c7ba:	d10c      	bne.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	3304      	adds	r3, #4
 800c7c0:	2101      	movs	r1, #1
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f000 f8a4 	bl	800c910 <RCCEx_PLLSAI1_Config>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c7cc:	7cfb      	ldrb	r3, [r7, #19]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d001      	beq.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800c7d2:	7cfb      	ldrb	r3, [r7, #19]
 800c7d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d028      	beq.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c7e2:	4b23      	ldr	r3, [pc, #140]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c7f0:	491f      	ldr	r1, [pc, #124]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7f2:	4313      	orrs	r3, r2
 800c7f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c7fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c800:	d106      	bne.n	800c810 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c802:	4b1b      	ldr	r3, [pc, #108]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c804:	68db      	ldr	r3, [r3, #12]
 800c806:	4a1a      	ldr	r2, [pc, #104]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c80c:	60d3      	str	r3, [r2, #12]
 800c80e:	e011      	b.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c814:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c818:	d10c      	bne.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	3304      	adds	r3, #4
 800c81e:	2101      	movs	r1, #1
 800c820:	4618      	mov	r0, r3
 800c822:	f000 f875 	bl	800c910 <RCCEx_PLLSAI1_Config>
 800c826:	4603      	mov	r3, r0
 800c828:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c82a:	7cfb      	ldrb	r3, [r7, #19]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d001      	beq.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800c830:	7cfb      	ldrb	r3, [r7, #19]
 800c832:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d02b      	beq.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c840:	4b0b      	ldr	r3, [pc, #44]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c846:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c84e:	4908      	ldr	r1, [pc, #32]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c850:	4313      	orrs	r3, r2
 800c852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c85a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c85e:	d109      	bne.n	800c874 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c860:	4b03      	ldr	r3, [pc, #12]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c862:	68db      	ldr	r3, [r3, #12]
 800c864:	4a02      	ldr	r2, [pc, #8]	; (800c870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c866:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c86a:	60d3      	str	r3, [r2, #12]
 800c86c:	e014      	b.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c86e:	bf00      	nop
 800c870:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c878:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c87c:	d10c      	bne.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	3304      	adds	r3, #4
 800c882:	2101      	movs	r1, #1
 800c884:	4618      	mov	r0, r3
 800c886:	f000 f843 	bl	800c910 <RCCEx_PLLSAI1_Config>
 800c88a:	4603      	mov	r3, r0
 800c88c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c88e:	7cfb      	ldrb	r3, [r7, #19]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d001      	beq.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800c894:	7cfb      	ldrb	r3, [r7, #19]
 800c896:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d01c      	beq.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c8a4:	4b19      	ldr	r3, [pc, #100]	; (800c90c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c8a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8b2:	4916      	ldr	r1, [pc, #88]	; (800c90c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c8b4:	4313      	orrs	r3, r2
 800c8b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c8c2:	d10c      	bne.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	3304      	adds	r3, #4
 800c8c8:	2102      	movs	r1, #2
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f000 f820 	bl	800c910 <RCCEx_PLLSAI1_Config>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c8d4:	7cfb      	ldrb	r3, [r7, #19]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d001      	beq.n	800c8de <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800c8da:	7cfb      	ldrb	r3, [r7, #19]
 800c8dc:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d00a      	beq.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c8ea:	4b08      	ldr	r3, [pc, #32]	; (800c90c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c8ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8f0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8f8:	4904      	ldr	r1, [pc, #16]	; (800c90c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c900:	7cbb      	ldrb	r3, [r7, #18]
}
 800c902:	4618      	mov	r0, r3
 800c904:	3718      	adds	r7, #24
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	40021000 	.word	0x40021000

0800c910 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b084      	sub	sp, #16
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c91a:	2300      	movs	r3, #0
 800c91c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c91e:	4b74      	ldr	r3, [pc, #464]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c920:	68db      	ldr	r3, [r3, #12]
 800c922:	f003 0303 	and.w	r3, r3, #3
 800c926:	2b00      	cmp	r3, #0
 800c928:	d018      	beq.n	800c95c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c92a:	4b71      	ldr	r3, [pc, #452]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c92c:	68db      	ldr	r3, [r3, #12]
 800c92e:	f003 0203 	and.w	r2, r3, #3
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	429a      	cmp	r2, r3
 800c938:	d10d      	bne.n	800c956 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
       ||
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d009      	beq.n	800c956 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c942:	4b6b      	ldr	r3, [pc, #428]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c944:	68db      	ldr	r3, [r3, #12]
 800c946:	091b      	lsrs	r3, r3, #4
 800c948:	f003 0307 	and.w	r3, r3, #7
 800c94c:	1c5a      	adds	r2, r3, #1
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	685b      	ldr	r3, [r3, #4]
       ||
 800c952:	429a      	cmp	r2, r3
 800c954:	d047      	beq.n	800c9e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c956:	2301      	movs	r3, #1
 800c958:	73fb      	strb	r3, [r7, #15]
 800c95a:	e044      	b.n	800c9e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	2b03      	cmp	r3, #3
 800c962:	d018      	beq.n	800c996 <RCCEx_PLLSAI1_Config+0x86>
 800c964:	2b03      	cmp	r3, #3
 800c966:	d825      	bhi.n	800c9b4 <RCCEx_PLLSAI1_Config+0xa4>
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d002      	beq.n	800c972 <RCCEx_PLLSAI1_Config+0x62>
 800c96c:	2b02      	cmp	r3, #2
 800c96e:	d009      	beq.n	800c984 <RCCEx_PLLSAI1_Config+0x74>
 800c970:	e020      	b.n	800c9b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c972:	4b5f      	ldr	r3, [pc, #380]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	f003 0302 	and.w	r3, r3, #2
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d11d      	bne.n	800c9ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c97e:	2301      	movs	r3, #1
 800c980:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c982:	e01a      	b.n	800c9ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c984:	4b5a      	ldr	r3, [pc, #360]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d116      	bne.n	800c9be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c990:	2301      	movs	r3, #1
 800c992:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c994:	e013      	b.n	800c9be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c996:	4b56      	ldr	r3, [pc, #344]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d10f      	bne.n	800c9c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c9a2:	4b53      	ldr	r3, [pc, #332]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d109      	bne.n	800c9c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c9b2:	e006      	b.n	800c9c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c9b4:	2301      	movs	r3, #1
 800c9b6:	73fb      	strb	r3, [r7, #15]
      break;
 800c9b8:	e004      	b.n	800c9c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c9ba:	bf00      	nop
 800c9bc:	e002      	b.n	800c9c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c9be:	bf00      	nop
 800c9c0:	e000      	b.n	800c9c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c9c2:	bf00      	nop
    }

    if(status == HAL_OK)
 800c9c4:	7bfb      	ldrb	r3, [r7, #15]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d10d      	bne.n	800c9e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c9ca:	4b49      	ldr	r3, [pc, #292]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c9cc:	68db      	ldr	r3, [r3, #12]
 800c9ce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	6819      	ldr	r1, [r3, #0]
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	3b01      	subs	r3, #1
 800c9dc:	011b      	lsls	r3, r3, #4
 800c9de:	430b      	orrs	r3, r1
 800c9e0:	4943      	ldr	r1, [pc, #268]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c9e6:	7bfb      	ldrb	r3, [r7, #15]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d17c      	bne.n	800cae6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c9ec:	4b40      	ldr	r3, [pc, #256]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a3f      	ldr	r2, [pc, #252]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c9f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c9f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c9f8:	f7fe fa12 	bl	800ae20 <HAL_GetTick>
 800c9fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c9fe:	e009      	b.n	800ca14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ca00:	f7fe fa0e 	bl	800ae20 <HAL_GetTick>
 800ca04:	4602      	mov	r2, r0
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	1ad3      	subs	r3, r2, r3
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	d902      	bls.n	800ca14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ca0e:	2303      	movs	r3, #3
 800ca10:	73fb      	strb	r3, [r7, #15]
        break;
 800ca12:	e005      	b.n	800ca20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ca14:	4b36      	ldr	r3, [pc, #216]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d1ef      	bne.n	800ca00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ca20:	7bfb      	ldrb	r3, [r7, #15]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d15f      	bne.n	800cae6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d110      	bne.n	800ca4e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ca2c:	4b30      	ldr	r3, [pc, #192]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca2e:	691b      	ldr	r3, [r3, #16]
 800ca30:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800ca34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ca38:	687a      	ldr	r2, [r7, #4]
 800ca3a:	6892      	ldr	r2, [r2, #8]
 800ca3c:	0211      	lsls	r1, r2, #8
 800ca3e:	687a      	ldr	r2, [r7, #4]
 800ca40:	68d2      	ldr	r2, [r2, #12]
 800ca42:	06d2      	lsls	r2, r2, #27
 800ca44:	430a      	orrs	r2, r1
 800ca46:	492a      	ldr	r1, [pc, #168]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	610b      	str	r3, [r1, #16]
 800ca4c:	e027      	b.n	800ca9e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d112      	bne.n	800ca7a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ca54:	4b26      	ldr	r3, [pc, #152]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca56:	691b      	ldr	r3, [r3, #16]
 800ca58:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800ca5c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	6892      	ldr	r2, [r2, #8]
 800ca64:	0211      	lsls	r1, r2, #8
 800ca66:	687a      	ldr	r2, [r7, #4]
 800ca68:	6912      	ldr	r2, [r2, #16]
 800ca6a:	0852      	lsrs	r2, r2, #1
 800ca6c:	3a01      	subs	r2, #1
 800ca6e:	0552      	lsls	r2, r2, #21
 800ca70:	430a      	orrs	r2, r1
 800ca72:	491f      	ldr	r1, [pc, #124]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca74:	4313      	orrs	r3, r2
 800ca76:	610b      	str	r3, [r1, #16]
 800ca78:	e011      	b.n	800ca9e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ca7a:	4b1d      	ldr	r3, [pc, #116]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca7c:	691b      	ldr	r3, [r3, #16]
 800ca7e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ca82:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ca86:	687a      	ldr	r2, [r7, #4]
 800ca88:	6892      	ldr	r2, [r2, #8]
 800ca8a:	0211      	lsls	r1, r2, #8
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	6952      	ldr	r2, [r2, #20]
 800ca90:	0852      	lsrs	r2, r2, #1
 800ca92:	3a01      	subs	r2, #1
 800ca94:	0652      	lsls	r2, r2, #25
 800ca96:	430a      	orrs	r2, r1
 800ca98:	4915      	ldr	r1, [pc, #84]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800ca9e:	4b14      	ldr	r3, [pc, #80]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	4a13      	ldr	r2, [pc, #76]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800caa4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800caa8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800caaa:	f7fe f9b9 	bl	800ae20 <HAL_GetTick>
 800caae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800cab0:	e009      	b.n	800cac6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cab2:	f7fe f9b5 	bl	800ae20 <HAL_GetTick>
 800cab6:	4602      	mov	r2, r0
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	1ad3      	subs	r3, r2, r3
 800cabc:	2b02      	cmp	r3, #2
 800cabe:	d902      	bls.n	800cac6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800cac0:	2303      	movs	r3, #3
 800cac2:	73fb      	strb	r3, [r7, #15]
          break;
 800cac4:	e005      	b.n	800cad2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800cac6:	4b0a      	ldr	r3, [pc, #40]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d0ef      	beq.n	800cab2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800cad2:	7bfb      	ldrb	r3, [r7, #15]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d106      	bne.n	800cae6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800cad8:	4b05      	ldr	r3, [pc, #20]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cada:	691a      	ldr	r2, [r3, #16]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	699b      	ldr	r3, [r3, #24]
 800cae0:	4903      	ldr	r1, [pc, #12]	; (800caf0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800cae2:	4313      	orrs	r3, r2
 800cae4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800cae6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3710      	adds	r7, #16
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}
 800caf0:	40021000 	.word	0x40021000

0800caf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b084      	sub	sp, #16
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d101      	bne.n	800cb06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cb02:	2301      	movs	r3, #1
 800cb04:	e095      	b.n	800cc32 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d108      	bne.n	800cb20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	685b      	ldr	r3, [r3, #4]
 800cb12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb16:	d009      	beq.n	800cb2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	61da      	str	r2, [r3, #28]
 800cb1e:	e005      	b.n	800cb2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2200      	movs	r2, #0
 800cb24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cb38:	b2db      	uxtb	r3, r3
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d106      	bne.n	800cb4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2200      	movs	r2, #0
 800cb42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f7f6 f896 	bl	8002c78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2202      	movs	r2, #2
 800cb50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	681a      	ldr	r2, [r3, #0]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	68db      	ldr	r3, [r3, #12]
 800cb68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cb6c:	d902      	bls.n	800cb74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cb6e:	2300      	movs	r3, #0
 800cb70:	60fb      	str	r3, [r7, #12]
 800cb72:	e002      	b.n	800cb7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cb74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cb78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	68db      	ldr	r3, [r3, #12]
 800cb7e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800cb82:	d007      	beq.n	800cb94 <HAL_SPI_Init+0xa0>
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	68db      	ldr	r3, [r3, #12]
 800cb88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cb8c:	d002      	beq.n	800cb94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2200      	movs	r2, #0
 800cb92:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	685b      	ldr	r3, [r3, #4]
 800cb98:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	689b      	ldr	r3, [r3, #8]
 800cba0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800cba4:	431a      	orrs	r2, r3
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	691b      	ldr	r3, [r3, #16]
 800cbaa:	f003 0302 	and.w	r3, r3, #2
 800cbae:	431a      	orrs	r2, r3
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	695b      	ldr	r3, [r3, #20]
 800cbb4:	f003 0301 	and.w	r3, r3, #1
 800cbb8:	431a      	orrs	r2, r3
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	699b      	ldr	r3, [r3, #24]
 800cbbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cbc2:	431a      	orrs	r2, r3
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	69db      	ldr	r3, [r3, #28]
 800cbc8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800cbcc:	431a      	orrs	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	6a1b      	ldr	r3, [r3, #32]
 800cbd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cbd6:	ea42 0103 	orr.w	r1, r2, r3
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbde:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	430a      	orrs	r2, r1
 800cbe8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	699b      	ldr	r3, [r3, #24]
 800cbee:	0c1b      	lsrs	r3, r3, #16
 800cbf0:	f003 0204 	and.w	r2, r3, #4
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbf8:	f003 0310 	and.w	r3, r3, #16
 800cbfc:	431a      	orrs	r2, r3
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc02:	f003 0308 	and.w	r3, r3, #8
 800cc06:	431a      	orrs	r2, r3
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	68db      	ldr	r3, [r3, #12]
 800cc0c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800cc10:	ea42 0103 	orr.w	r1, r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	430a      	orrs	r2, r1
 800cc20:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2200      	movs	r2, #0
 800cc26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}

0800cc3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc3a:	b580      	push	{r7, lr}
 800cc3c:	b088      	sub	sp, #32
 800cc3e:	af00      	add	r7, sp, #0
 800cc40:	60f8      	str	r0, [r7, #12]
 800cc42:	60b9      	str	r1, [r7, #8]
 800cc44:	603b      	str	r3, [r7, #0]
 800cc46:	4613      	mov	r3, r2
 800cc48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800cc54:	2b01      	cmp	r3, #1
 800cc56:	d101      	bne.n	800cc5c <HAL_SPI_Transmit+0x22>
 800cc58:	2302      	movs	r3, #2
 800cc5a:	e158      	b.n	800cf0e <HAL_SPI_Transmit+0x2d4>
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cc64:	f7fe f8dc 	bl	800ae20 <HAL_GetTick>
 800cc68:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800cc6a:	88fb      	ldrh	r3, [r7, #6]
 800cc6c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cc74:	b2db      	uxtb	r3, r3
 800cc76:	2b01      	cmp	r3, #1
 800cc78:	d002      	beq.n	800cc80 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800cc7a:	2302      	movs	r3, #2
 800cc7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800cc7e:	e13d      	b.n	800cefc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d002      	beq.n	800cc8c <HAL_SPI_Transmit+0x52>
 800cc86:	88fb      	ldrh	r3, [r7, #6]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d102      	bne.n	800cc92 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800cc8c:	2301      	movs	r3, #1
 800cc8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800cc90:	e134      	b.n	800cefc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	2203      	movs	r2, #3
 800cc96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	68ba      	ldr	r2, [r7, #8]
 800cca4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	88fa      	ldrh	r2, [r7, #6]
 800ccaa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	88fa      	ldrh	r2, [r7, #6]
 800ccb0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2200      	movs	r2, #0
 800cccc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	689b      	ldr	r3, [r3, #8]
 800ccd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ccdc:	d10f      	bne.n	800ccfe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	681a      	ldr	r2, [r3, #0]
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	681a      	ldr	r2, [r3, #0]
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ccfc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd08:	2b40      	cmp	r3, #64	; 0x40
 800cd0a:	d007      	beq.n	800cd1c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	68db      	ldr	r3, [r3, #12]
 800cd20:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cd24:	d94b      	bls.n	800cdbe <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	685b      	ldr	r3, [r3, #4]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d002      	beq.n	800cd34 <HAL_SPI_Transmit+0xfa>
 800cd2e:	8afb      	ldrh	r3, [r7, #22]
 800cd30:	2b01      	cmp	r3, #1
 800cd32:	d13e      	bne.n	800cdb2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd38:	881a      	ldrh	r2, [r3, #0]
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd44:	1c9a      	adds	r2, r3, #2
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd4e:	b29b      	uxth	r3, r3
 800cd50:	3b01      	subs	r3, #1
 800cd52:	b29a      	uxth	r2, r3
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800cd58:	e02b      	b.n	800cdb2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	689b      	ldr	r3, [r3, #8]
 800cd60:	f003 0302 	and.w	r3, r3, #2
 800cd64:	2b02      	cmp	r3, #2
 800cd66:	d112      	bne.n	800cd8e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd6c:	881a      	ldrh	r2, [r3, #0]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd78:	1c9a      	adds	r2, r3, #2
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd82:	b29b      	uxth	r3, r3
 800cd84:	3b01      	subs	r3, #1
 800cd86:	b29a      	uxth	r2, r3
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cd8c:	e011      	b.n	800cdb2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cd8e:	f7fe f847 	bl	800ae20 <HAL_GetTick>
 800cd92:	4602      	mov	r2, r0
 800cd94:	69bb      	ldr	r3, [r7, #24]
 800cd96:	1ad3      	subs	r3, r2, r3
 800cd98:	683a      	ldr	r2, [r7, #0]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d803      	bhi.n	800cda6 <HAL_SPI_Transmit+0x16c>
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cda4:	d102      	bne.n	800cdac <HAL_SPI_Transmit+0x172>
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d102      	bne.n	800cdb2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800cdac:	2303      	movs	r3, #3
 800cdae:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cdb0:	e0a4      	b.n	800cefc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdb6:	b29b      	uxth	r3, r3
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d1ce      	bne.n	800cd5a <HAL_SPI_Transmit+0x120>
 800cdbc:	e07c      	b.n	800ceb8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	685b      	ldr	r3, [r3, #4]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d002      	beq.n	800cdcc <HAL_SPI_Transmit+0x192>
 800cdc6:	8afb      	ldrh	r3, [r7, #22]
 800cdc8:	2b01      	cmp	r3, #1
 800cdca:	d170      	bne.n	800ceae <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdd0:	b29b      	uxth	r3, r3
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d912      	bls.n	800cdfc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdda:	881a      	ldrh	r2, [r3, #0]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cde6:	1c9a      	adds	r2, r3, #2
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	3b02      	subs	r3, #2
 800cdf4:	b29a      	uxth	r2, r3
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cdfa:	e058      	b.n	800ceae <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	330c      	adds	r3, #12
 800ce06:	7812      	ldrb	r2, [r2, #0]
 800ce08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce0e:	1c5a      	adds	r2, r3, #1
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce18:	b29b      	uxth	r3, r3
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	b29a      	uxth	r2, r3
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800ce22:	e044      	b.n	800ceae <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	689b      	ldr	r3, [r3, #8]
 800ce2a:	f003 0302 	and.w	r3, r3, #2
 800ce2e:	2b02      	cmp	r3, #2
 800ce30:	d12b      	bne.n	800ce8a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	2b01      	cmp	r3, #1
 800ce3a:	d912      	bls.n	800ce62 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce40:	881a      	ldrh	r2, [r3, #0]
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce4c:	1c9a      	adds	r2, r3, #2
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce56:	b29b      	uxth	r3, r3
 800ce58:	3b02      	subs	r3, #2
 800ce5a:	b29a      	uxth	r2, r3
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ce60:	e025      	b.n	800ceae <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	330c      	adds	r3, #12
 800ce6c:	7812      	ldrb	r2, [r2, #0]
 800ce6e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce74:	1c5a      	adds	r2, r3, #1
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce7e:	b29b      	uxth	r3, r3
 800ce80:	3b01      	subs	r3, #1
 800ce82:	b29a      	uxth	r2, r3
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ce88:	e011      	b.n	800ceae <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ce8a:	f7fd ffc9 	bl	800ae20 <HAL_GetTick>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	69bb      	ldr	r3, [r7, #24]
 800ce92:	1ad3      	subs	r3, r2, r3
 800ce94:	683a      	ldr	r2, [r7, #0]
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d803      	bhi.n	800cea2 <HAL_SPI_Transmit+0x268>
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cea0:	d102      	bne.n	800cea8 <HAL_SPI_Transmit+0x26e>
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d102      	bne.n	800ceae <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800cea8:	2303      	movs	r3, #3
 800ceaa:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ceac:	e026      	b.n	800cefc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ceb2:	b29b      	uxth	r3, r3
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d1b5      	bne.n	800ce24 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ceb8:	69ba      	ldr	r2, [r7, #24]
 800ceba:	6839      	ldr	r1, [r7, #0]
 800cebc:	68f8      	ldr	r0, [r7, #12]
 800cebe:	f000 fce3 	bl	800d888 <SPI_EndRxTxTransaction>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	2220      	movs	r2, #32
 800cecc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	689b      	ldr	r3, [r3, #8]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d10a      	bne.n	800ceec <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ced6:	2300      	movs	r3, #0
 800ced8:	613b      	str	r3, [r7, #16]
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	68db      	ldr	r3, [r3, #12]
 800cee0:	613b      	str	r3, [r7, #16]
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	689b      	ldr	r3, [r3, #8]
 800cee8:	613b      	str	r3, [r7, #16]
 800ceea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d002      	beq.n	800cefa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800cef4:	2301      	movs	r3, #1
 800cef6:	77fb      	strb	r3, [r7, #31]
 800cef8:	e000      	b.n	800cefc <HAL_SPI_Transmit+0x2c2>
  }

error:
 800cefa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	2201      	movs	r2, #1
 800cf00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	2200      	movs	r2, #0
 800cf08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800cf0c:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	3720      	adds	r7, #32
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}

0800cf16 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cf16:	b580      	push	{r7, lr}
 800cf18:	b088      	sub	sp, #32
 800cf1a:	af02      	add	r7, sp, #8
 800cf1c:	60f8      	str	r0, [r7, #12]
 800cf1e:	60b9      	str	r1, [r7, #8]
 800cf20:	603b      	str	r3, [r7, #0]
 800cf22:	4613      	mov	r3, r2
 800cf24:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cf26:	2300      	movs	r3, #0
 800cf28:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf32:	d112      	bne.n	800cf5a <HAL_SPI_Receive+0x44>
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	689b      	ldr	r3, [r3, #8]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d10e      	bne.n	800cf5a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	2204      	movs	r2, #4
 800cf40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800cf44:	88fa      	ldrh	r2, [r7, #6]
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	9300      	str	r3, [sp, #0]
 800cf4a:	4613      	mov	r3, r2
 800cf4c:	68ba      	ldr	r2, [r7, #8]
 800cf4e:	68b9      	ldr	r1, [r7, #8]
 800cf50:	68f8      	ldr	r0, [r7, #12]
 800cf52:	f000 f910 	bl	800d176 <HAL_SPI_TransmitReceive>
 800cf56:	4603      	mov	r3, r0
 800cf58:	e109      	b.n	800d16e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d101      	bne.n	800cf68 <HAL_SPI_Receive+0x52>
 800cf64:	2302      	movs	r3, #2
 800cf66:	e102      	b.n	800d16e <HAL_SPI_Receive+0x258>
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cf70:	f7fd ff56 	bl	800ae20 <HAL_GetTick>
 800cf74:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cf7c:	b2db      	uxtb	r3, r3
 800cf7e:	2b01      	cmp	r3, #1
 800cf80:	d002      	beq.n	800cf88 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800cf82:	2302      	movs	r3, #2
 800cf84:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cf86:	e0e9      	b.n	800d15c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d002      	beq.n	800cf94 <HAL_SPI_Receive+0x7e>
 800cf8e:	88fb      	ldrh	r3, [r7, #6]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d102      	bne.n	800cf9a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800cf94:	2301      	movs	r3, #1
 800cf96:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cf98:	e0e0      	b.n	800d15c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	2204      	movs	r2, #4
 800cf9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	68ba      	ldr	r2, [r7, #8]
 800cfac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	88fa      	ldrh	r2, [r7, #6]
 800cfb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	88fa      	ldrh	r2, [r7, #6]
 800cfba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2200      	movs	r2, #0
 800cfce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	2200      	movs	r2, #0
 800cfda:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	68db      	ldr	r3, [r3, #12]
 800cfe0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cfe4:	d908      	bls.n	800cff8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	685a      	ldr	r2, [r3, #4]
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cff4:	605a      	str	r2, [r3, #4]
 800cff6:	e007      	b.n	800d008 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	685a      	ldr	r2, [r3, #4]
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d006:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	689b      	ldr	r3, [r3, #8]
 800d00c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d010:	d10f      	bne.n	800d032 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	681a      	ldr	r2, [r3, #0]
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d020:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	681a      	ldr	r2, [r3, #0]
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d030:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d03c:	2b40      	cmp	r3, #64	; 0x40
 800d03e:	d007      	beq.n	800d050 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	681a      	ldr	r2, [r3, #0]
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d04e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	68db      	ldr	r3, [r3, #12]
 800d054:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d058:	d867      	bhi.n	800d12a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d05a:	e030      	b.n	800d0be <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	689b      	ldr	r3, [r3, #8]
 800d062:	f003 0301 	and.w	r3, r3, #1
 800d066:	2b01      	cmp	r3, #1
 800d068:	d117      	bne.n	800d09a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	f103 020c 	add.w	r2, r3, #12
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d076:	7812      	ldrb	r2, [r2, #0]
 800d078:	b2d2      	uxtb	r2, r2
 800d07a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d080:	1c5a      	adds	r2, r3, #1
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d08c:	b29b      	uxth	r3, r3
 800d08e:	3b01      	subs	r3, #1
 800d090:	b29a      	uxth	r2, r3
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d098:	e011      	b.n	800d0be <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d09a:	f7fd fec1 	bl	800ae20 <HAL_GetTick>
 800d09e:	4602      	mov	r2, r0
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	1ad3      	subs	r3, r2, r3
 800d0a4:	683a      	ldr	r2, [r7, #0]
 800d0a6:	429a      	cmp	r2, r3
 800d0a8:	d803      	bhi.n	800d0b2 <HAL_SPI_Receive+0x19c>
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0b0:	d102      	bne.n	800d0b8 <HAL_SPI_Receive+0x1a2>
 800d0b2:	683b      	ldr	r3, [r7, #0]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d102      	bne.n	800d0be <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800d0b8:	2303      	movs	r3, #3
 800d0ba:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d0bc:	e04e      	b.n	800d15c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d0c4:	b29b      	uxth	r3, r3
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1c8      	bne.n	800d05c <HAL_SPI_Receive+0x146>
 800d0ca:	e034      	b.n	800d136 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	689b      	ldr	r3, [r3, #8]
 800d0d2:	f003 0301 	and.w	r3, r3, #1
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d115      	bne.n	800d106 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	68da      	ldr	r2, [r3, #12]
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0e4:	b292      	uxth	r2, r2
 800d0e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ec:	1c9a      	adds	r2, r3, #2
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	3b01      	subs	r3, #1
 800d0fc:	b29a      	uxth	r2, r3
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d104:	e011      	b.n	800d12a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d106:	f7fd fe8b 	bl	800ae20 <HAL_GetTick>
 800d10a:	4602      	mov	r2, r0
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	1ad3      	subs	r3, r2, r3
 800d110:	683a      	ldr	r2, [r7, #0]
 800d112:	429a      	cmp	r2, r3
 800d114:	d803      	bhi.n	800d11e <HAL_SPI_Receive+0x208>
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d11c:	d102      	bne.n	800d124 <HAL_SPI_Receive+0x20e>
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d102      	bne.n	800d12a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800d124:	2303      	movs	r3, #3
 800d126:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d128:	e018      	b.n	800d15c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d130:	b29b      	uxth	r3, r3
 800d132:	2b00      	cmp	r3, #0
 800d134:	d1ca      	bne.n	800d0cc <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d136:	693a      	ldr	r2, [r7, #16]
 800d138:	6839      	ldr	r1, [r7, #0]
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f000 fb4c 	bl	800d7d8 <SPI_EndRxTransaction>
 800d140:	4603      	mov	r3, r0
 800d142:	2b00      	cmp	r3, #0
 800d144:	d002      	beq.n	800d14c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2220      	movs	r2, #32
 800d14a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d150:	2b00      	cmp	r3, #0
 800d152:	d002      	beq.n	800d15a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800d154:	2301      	movs	r3, #1
 800d156:	75fb      	strb	r3, [r7, #23]
 800d158:	e000      	b.n	800d15c <HAL_SPI_Receive+0x246>
  }

error :
 800d15a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	2201      	movs	r2, #1
 800d160:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	2200      	movs	r2, #0
 800d168:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d16c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d16e:	4618      	mov	r0, r3
 800d170:	3718      	adds	r7, #24
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}

0800d176 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800d176:	b580      	push	{r7, lr}
 800d178:	b08a      	sub	sp, #40	; 0x28
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	60f8      	str	r0, [r7, #12]
 800d17e:	60b9      	str	r1, [r7, #8]
 800d180:	607a      	str	r2, [r7, #4]
 800d182:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d184:	2301      	movs	r3, #1
 800d186:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800d188:	2300      	movs	r3, #0
 800d18a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d194:	2b01      	cmp	r3, #1
 800d196:	d101      	bne.n	800d19c <HAL_SPI_TransmitReceive+0x26>
 800d198:	2302      	movs	r3, #2
 800d19a:	e1fb      	b.n	800d594 <HAL_SPI_TransmitReceive+0x41e>
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	2201      	movs	r2, #1
 800d1a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d1a4:	f7fd fe3c 	bl	800ae20 <HAL_GetTick>
 800d1a8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d1b0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	685b      	ldr	r3, [r3, #4]
 800d1b6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800d1b8:	887b      	ldrh	r3, [r7, #2]
 800d1ba:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800d1bc:	887b      	ldrh	r3, [r7, #2]
 800d1be:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d1c0:	7efb      	ldrb	r3, [r7, #27]
 800d1c2:	2b01      	cmp	r3, #1
 800d1c4:	d00e      	beq.n	800d1e4 <HAL_SPI_TransmitReceive+0x6e>
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d1cc:	d106      	bne.n	800d1dc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	689b      	ldr	r3, [r3, #8]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d102      	bne.n	800d1dc <HAL_SPI_TransmitReceive+0x66>
 800d1d6:	7efb      	ldrb	r3, [r7, #27]
 800d1d8:	2b04      	cmp	r3, #4
 800d1da:	d003      	beq.n	800d1e4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800d1dc:	2302      	movs	r3, #2
 800d1de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d1e2:	e1cd      	b.n	800d580 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d005      	beq.n	800d1f6 <HAL_SPI_TransmitReceive+0x80>
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d002      	beq.n	800d1f6 <HAL_SPI_TransmitReceive+0x80>
 800d1f0:	887b      	ldrh	r3, [r7, #2]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d103      	bne.n	800d1fe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800d1f6:	2301      	movs	r3, #1
 800d1f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d1fc:	e1c0      	b.n	800d580 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d204:	b2db      	uxtb	r3, r3
 800d206:	2b04      	cmp	r3, #4
 800d208:	d003      	beq.n	800d212 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	2205      	movs	r2, #5
 800d20e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2200      	movs	r2, #0
 800d216:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	687a      	ldr	r2, [r7, #4]
 800d21c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	887a      	ldrh	r2, [r7, #2]
 800d222:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	887a      	ldrh	r2, [r7, #2]
 800d22a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	68ba      	ldr	r2, [r7, #8]
 800d232:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	887a      	ldrh	r2, [r7, #2]
 800d238:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	887a      	ldrh	r2, [r7, #2]
 800d23e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2200      	movs	r2, #0
 800d244:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	2200      	movs	r2, #0
 800d24a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	68db      	ldr	r3, [r3, #12]
 800d250:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d254:	d802      	bhi.n	800d25c <HAL_SPI_TransmitReceive+0xe6>
 800d256:	8a3b      	ldrh	r3, [r7, #16]
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d908      	bls.n	800d26e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	685a      	ldr	r2, [r3, #4]
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d26a:	605a      	str	r2, [r3, #4]
 800d26c:	e007      	b.n	800d27e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	685a      	ldr	r2, [r3, #4]
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d27c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d288:	2b40      	cmp	r3, #64	; 0x40
 800d28a:	d007      	beq.n	800d29c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	681a      	ldr	r2, [r3, #0]
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d29a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	68db      	ldr	r3, [r3, #12]
 800d2a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d2a4:	d97c      	bls.n	800d3a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	685b      	ldr	r3, [r3, #4]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d002      	beq.n	800d2b4 <HAL_SPI_TransmitReceive+0x13e>
 800d2ae:	8a7b      	ldrh	r3, [r7, #18]
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d169      	bne.n	800d388 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2b8:	881a      	ldrh	r2, [r3, #0]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2c4:	1c9a      	adds	r2, r3, #2
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	3b01      	subs	r3, #1
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d2d8:	e056      	b.n	800d388 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	689b      	ldr	r3, [r3, #8]
 800d2e0:	f003 0302 	and.w	r3, r3, #2
 800d2e4:	2b02      	cmp	r3, #2
 800d2e6:	d11b      	bne.n	800d320 <HAL_SPI_TransmitReceive+0x1aa>
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d016      	beq.n	800d320 <HAL_SPI_TransmitReceive+0x1aa>
 800d2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2f4:	2b01      	cmp	r3, #1
 800d2f6:	d113      	bne.n	800d320 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2fc:	881a      	ldrh	r2, [r3, #0]
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d308:	1c9a      	adds	r2, r3, #2
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d312:	b29b      	uxth	r3, r3
 800d314:	3b01      	subs	r3, #1
 800d316:	b29a      	uxth	r2, r3
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d31c:	2300      	movs	r3, #0
 800d31e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	689b      	ldr	r3, [r3, #8]
 800d326:	f003 0301 	and.w	r3, r3, #1
 800d32a:	2b01      	cmp	r3, #1
 800d32c:	d11c      	bne.n	800d368 <HAL_SPI_TransmitReceive+0x1f2>
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d334:	b29b      	uxth	r3, r3
 800d336:	2b00      	cmp	r3, #0
 800d338:	d016      	beq.n	800d368 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	68da      	ldr	r2, [r3, #12]
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d344:	b292      	uxth	r2, r2
 800d346:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d34c:	1c9a      	adds	r2, r3, #2
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d358:	b29b      	uxth	r3, r3
 800d35a:	3b01      	subs	r3, #1
 800d35c:	b29a      	uxth	r2, r3
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d364:	2301      	movs	r3, #1
 800d366:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d368:	f7fd fd5a 	bl	800ae20 <HAL_GetTick>
 800d36c:	4602      	mov	r2, r0
 800d36e:	69fb      	ldr	r3, [r7, #28]
 800d370:	1ad3      	subs	r3, r2, r3
 800d372:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d374:	429a      	cmp	r2, r3
 800d376:	d807      	bhi.n	800d388 <HAL_SPI_TransmitReceive+0x212>
 800d378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d37a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d37e:	d003      	beq.n	800d388 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800d380:	2303      	movs	r3, #3
 800d382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d386:	e0fb      	b.n	800d580 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d38c:	b29b      	uxth	r3, r3
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d1a3      	bne.n	800d2da <HAL_SPI_TransmitReceive+0x164>
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d398:	b29b      	uxth	r3, r3
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d19d      	bne.n	800d2da <HAL_SPI_TransmitReceive+0x164>
 800d39e:	e0df      	b.n	800d560 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	685b      	ldr	r3, [r3, #4]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d003      	beq.n	800d3b0 <HAL_SPI_TransmitReceive+0x23a>
 800d3a8:	8a7b      	ldrh	r3, [r7, #18]
 800d3aa:	2b01      	cmp	r3, #1
 800d3ac:	f040 80cb 	bne.w	800d546 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d3b4:	b29b      	uxth	r3, r3
 800d3b6:	2b01      	cmp	r3, #1
 800d3b8:	d912      	bls.n	800d3e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3be:	881a      	ldrh	r2, [r3, #0]
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3ca:	1c9a      	adds	r2, r3, #2
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d3d4:	b29b      	uxth	r3, r3
 800d3d6:	3b02      	subs	r3, #2
 800d3d8:	b29a      	uxth	r2, r3
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d3de:	e0b2      	b.n	800d546 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	330c      	adds	r3, #12
 800d3ea:	7812      	ldrb	r2, [r2, #0]
 800d3ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3f2:	1c5a      	adds	r2, r3, #1
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	3b01      	subs	r3, #1
 800d400:	b29a      	uxth	r2, r3
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d406:	e09e      	b.n	800d546 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	689b      	ldr	r3, [r3, #8]
 800d40e:	f003 0302 	and.w	r3, r3, #2
 800d412:	2b02      	cmp	r3, #2
 800d414:	d134      	bne.n	800d480 <HAL_SPI_TransmitReceive+0x30a>
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d41a:	b29b      	uxth	r3, r3
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d02f      	beq.n	800d480 <HAL_SPI_TransmitReceive+0x30a>
 800d420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d422:	2b01      	cmp	r3, #1
 800d424:	d12c      	bne.n	800d480 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d42a:	b29b      	uxth	r3, r3
 800d42c:	2b01      	cmp	r3, #1
 800d42e:	d912      	bls.n	800d456 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d434:	881a      	ldrh	r2, [r3, #0]
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d440:	1c9a      	adds	r2, r3, #2
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d44a:	b29b      	uxth	r3, r3
 800d44c:	3b02      	subs	r3, #2
 800d44e:	b29a      	uxth	r2, r3
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d454:	e012      	b.n	800d47c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	330c      	adds	r3, #12
 800d460:	7812      	ldrb	r2, [r2, #0]
 800d462:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d468:	1c5a      	adds	r2, r3, #1
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d472:	b29b      	uxth	r3, r3
 800d474:	3b01      	subs	r3, #1
 800d476:	b29a      	uxth	r2, r3
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d47c:	2300      	movs	r3, #0
 800d47e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	689b      	ldr	r3, [r3, #8]
 800d486:	f003 0301 	and.w	r3, r3, #1
 800d48a:	2b01      	cmp	r3, #1
 800d48c:	d148      	bne.n	800d520 <HAL_SPI_TransmitReceive+0x3aa>
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d494:	b29b      	uxth	r3, r3
 800d496:	2b00      	cmp	r3, #0
 800d498:	d042      	beq.n	800d520 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d4a0:	b29b      	uxth	r3, r3
 800d4a2:	2b01      	cmp	r3, #1
 800d4a4:	d923      	bls.n	800d4ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	68da      	ldr	r2, [r3, #12]
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4b0:	b292      	uxth	r2, r2
 800d4b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4b8:	1c9a      	adds	r2, r3, #2
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d4c4:	b29b      	uxth	r3, r3
 800d4c6:	3b02      	subs	r3, #2
 800d4c8:	b29a      	uxth	r2, r3
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d4d6:	b29b      	uxth	r3, r3
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d81f      	bhi.n	800d51c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	685a      	ldr	r2, [r3, #4]
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d4ea:	605a      	str	r2, [r3, #4]
 800d4ec:	e016      	b.n	800d51c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f103 020c 	add.w	r2, r3, #12
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4fa:	7812      	ldrb	r2, [r2, #0]
 800d4fc:	b2d2      	uxtb	r2, r2
 800d4fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d504:	1c5a      	adds	r2, r3, #1
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d510:	b29b      	uxth	r3, r3
 800d512:	3b01      	subs	r3, #1
 800d514:	b29a      	uxth	r2, r3
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d51c:	2301      	movs	r3, #1
 800d51e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d520:	f7fd fc7e 	bl	800ae20 <HAL_GetTick>
 800d524:	4602      	mov	r2, r0
 800d526:	69fb      	ldr	r3, [r7, #28]
 800d528:	1ad3      	subs	r3, r2, r3
 800d52a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d803      	bhi.n	800d538 <HAL_SPI_TransmitReceive+0x3c2>
 800d530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d532:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d536:	d102      	bne.n	800d53e <HAL_SPI_TransmitReceive+0x3c8>
 800d538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d103      	bne.n	800d546 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800d53e:	2303      	movs	r3, #3
 800d540:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d544:	e01c      	b.n	800d580 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	f47f af5b 	bne.w	800d408 <HAL_SPI_TransmitReceive+0x292>
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d558:	b29b      	uxth	r3, r3
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	f47f af54 	bne.w	800d408 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d560:	69fa      	ldr	r2, [r7, #28]
 800d562:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d564:	68f8      	ldr	r0, [r7, #12]
 800d566:	f000 f98f 	bl	800d888 <SPI_EndRxTxTransaction>
 800d56a:	4603      	mov	r3, r0
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d006      	beq.n	800d57e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800d570:	2301      	movs	r3, #1
 800d572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	2220      	movs	r2, #32
 800d57a:	661a      	str	r2, [r3, #96]	; 0x60
 800d57c:	e000      	b.n	800d580 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800d57e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2201      	movs	r2, #1
 800d584:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	2200      	movs	r2, #0
 800d58c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d590:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800d594:	4618      	mov	r0, r3
 800d596:	3728      	adds	r7, #40	; 0x28
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}

0800d59c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b088      	sub	sp, #32
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	60f8      	str	r0, [r7, #12]
 800d5a4:	60b9      	str	r1, [r7, #8]
 800d5a6:	603b      	str	r3, [r7, #0]
 800d5a8:	4613      	mov	r3, r2
 800d5aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d5ac:	f7fd fc38 	bl	800ae20 <HAL_GetTick>
 800d5b0:	4602      	mov	r2, r0
 800d5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5b4:	1a9b      	subs	r3, r3, r2
 800d5b6:	683a      	ldr	r2, [r7, #0]
 800d5b8:	4413      	add	r3, r2
 800d5ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d5bc:	f7fd fc30 	bl	800ae20 <HAL_GetTick>
 800d5c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d5c2:	4b39      	ldr	r3, [pc, #228]	; (800d6a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	015b      	lsls	r3, r3, #5
 800d5c8:	0d1b      	lsrs	r3, r3, #20
 800d5ca:	69fa      	ldr	r2, [r7, #28]
 800d5cc:	fb02 f303 	mul.w	r3, r2, r3
 800d5d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d5d2:	e054      	b.n	800d67e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5da:	d050      	beq.n	800d67e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d5dc:	f7fd fc20 	bl	800ae20 <HAL_GetTick>
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	69bb      	ldr	r3, [r7, #24]
 800d5e4:	1ad3      	subs	r3, r2, r3
 800d5e6:	69fa      	ldr	r2, [r7, #28]
 800d5e8:	429a      	cmp	r2, r3
 800d5ea:	d902      	bls.n	800d5f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d5ec:	69fb      	ldr	r3, [r7, #28]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d13d      	bne.n	800d66e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	685a      	ldr	r2, [r3, #4]
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d600:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	685b      	ldr	r3, [r3, #4]
 800d606:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d60a:	d111      	bne.n	800d630 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	689b      	ldr	r3, [r3, #8]
 800d610:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d614:	d004      	beq.n	800d620 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d61e:	d107      	bne.n	800d630 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	681a      	ldr	r2, [r3, #0]
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d62e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d634:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d638:	d10f      	bne.n	800d65a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	681a      	ldr	r2, [r3, #0]
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d648:	601a      	str	r2, [r3, #0]
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d658:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2201      	movs	r2, #1
 800d65e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	2200      	movs	r2, #0
 800d666:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d66a:	2303      	movs	r3, #3
 800d66c:	e017      	b.n	800d69e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d101      	bne.n	800d678 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d674:	2300      	movs	r3, #0
 800d676:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	3b01      	subs	r3, #1
 800d67c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	689a      	ldr	r2, [r3, #8]
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	4013      	ands	r3, r2
 800d688:	68ba      	ldr	r2, [r7, #8]
 800d68a:	429a      	cmp	r2, r3
 800d68c:	bf0c      	ite	eq
 800d68e:	2301      	moveq	r3, #1
 800d690:	2300      	movne	r3, #0
 800d692:	b2db      	uxtb	r3, r3
 800d694:	461a      	mov	r2, r3
 800d696:	79fb      	ldrb	r3, [r7, #7]
 800d698:	429a      	cmp	r2, r3
 800d69a:	d19b      	bne.n	800d5d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d69c:	2300      	movs	r3, #0
}
 800d69e:	4618      	mov	r0, r3
 800d6a0:	3720      	adds	r7, #32
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20000000 	.word	0x20000000

0800d6ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b08a      	sub	sp, #40	; 0x28
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	60f8      	str	r0, [r7, #12]
 800d6b4:	60b9      	str	r1, [r7, #8]
 800d6b6:	607a      	str	r2, [r7, #4]
 800d6b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d6be:	f7fd fbaf 	bl	800ae20 <HAL_GetTick>
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c6:	1a9b      	subs	r3, r3, r2
 800d6c8:	683a      	ldr	r2, [r7, #0]
 800d6ca:	4413      	add	r3, r2
 800d6cc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d6ce:	f7fd fba7 	bl	800ae20 <HAL_GetTick>
 800d6d2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	330c      	adds	r3, #12
 800d6da:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d6dc:	4b3d      	ldr	r3, [pc, #244]	; (800d7d4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d6de:	681a      	ldr	r2, [r3, #0]
 800d6e0:	4613      	mov	r3, r2
 800d6e2:	009b      	lsls	r3, r3, #2
 800d6e4:	4413      	add	r3, r2
 800d6e6:	00da      	lsls	r2, r3, #3
 800d6e8:	1ad3      	subs	r3, r2, r3
 800d6ea:	0d1b      	lsrs	r3, r3, #20
 800d6ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6ee:	fb02 f303 	mul.w	r3, r2, r3
 800d6f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d6f4:	e060      	b.n	800d7b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d6f6:	68bb      	ldr	r3, [r7, #8]
 800d6f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d6fc:	d107      	bne.n	800d70e <SPI_WaitFifoStateUntilTimeout+0x62>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d104      	bne.n	800d70e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d704:	69fb      	ldr	r3, [r7, #28]
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	b2db      	uxtb	r3, r3
 800d70a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d70c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d714:	d050      	beq.n	800d7b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d716:	f7fd fb83 	bl	800ae20 <HAL_GetTick>
 800d71a:	4602      	mov	r2, r0
 800d71c:	6a3b      	ldr	r3, [r7, #32]
 800d71e:	1ad3      	subs	r3, r2, r3
 800d720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d722:	429a      	cmp	r2, r3
 800d724:	d902      	bls.n	800d72c <SPI_WaitFifoStateUntilTimeout+0x80>
 800d726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d13d      	bne.n	800d7a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	685a      	ldr	r2, [r3, #4]
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d73a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d744:	d111      	bne.n	800d76a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	689b      	ldr	r3, [r3, #8]
 800d74a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d74e:	d004      	beq.n	800d75a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	689b      	ldr	r3, [r3, #8]
 800d754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d758:	d107      	bne.n	800d76a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	681a      	ldr	r2, [r3, #0]
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d768:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d76e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d772:	d10f      	bne.n	800d794 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	681a      	ldr	r2, [r3, #0]
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d782:	601a      	str	r2, [r3, #0]
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	681a      	ldr	r2, [r3, #0]
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d792:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2201      	movs	r2, #1
 800d798:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	2200      	movs	r2, #0
 800d7a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d7a4:	2303      	movs	r3, #3
 800d7a6:	e010      	b.n	800d7ca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d7a8:	69bb      	ldr	r3, [r7, #24]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d101      	bne.n	800d7b2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d7b2:	69bb      	ldr	r3, [r7, #24]
 800d7b4:	3b01      	subs	r3, #1
 800d7b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	689a      	ldr	r2, [r3, #8]
 800d7be:	68bb      	ldr	r3, [r7, #8]
 800d7c0:	4013      	ands	r3, r2
 800d7c2:	687a      	ldr	r2, [r7, #4]
 800d7c4:	429a      	cmp	r2, r3
 800d7c6:	d196      	bne.n	800d6f6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d7c8:	2300      	movs	r3, #0
}
 800d7ca:	4618      	mov	r0, r3
 800d7cc:	3728      	adds	r7, #40	; 0x28
 800d7ce:	46bd      	mov	sp, r7
 800d7d0:	bd80      	pop	{r7, pc}
 800d7d2:	bf00      	nop
 800d7d4:	20000000 	.word	0x20000000

0800d7d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b086      	sub	sp, #24
 800d7dc:	af02      	add	r7, sp, #8
 800d7de:	60f8      	str	r0, [r7, #12]
 800d7e0:	60b9      	str	r1, [r7, #8]
 800d7e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d7ec:	d111      	bne.n	800d812 <SPI_EndRxTransaction+0x3a>
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	689b      	ldr	r3, [r3, #8]
 800d7f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d7f6:	d004      	beq.n	800d802 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	689b      	ldr	r3, [r3, #8]
 800d7fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d800:	d107      	bne.n	800d812 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	681a      	ldr	r2, [r3, #0]
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d810:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	9300      	str	r3, [sp, #0]
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	2200      	movs	r2, #0
 800d81a:	2180      	movs	r1, #128	; 0x80
 800d81c:	68f8      	ldr	r0, [r7, #12]
 800d81e:	f7ff febd 	bl	800d59c <SPI_WaitFlagStateUntilTimeout>
 800d822:	4603      	mov	r3, r0
 800d824:	2b00      	cmp	r3, #0
 800d826:	d007      	beq.n	800d838 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d82c:	f043 0220 	orr.w	r2, r3, #32
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d834:	2303      	movs	r3, #3
 800d836:	e023      	b.n	800d880 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d840:	d11d      	bne.n	800d87e <SPI_EndRxTransaction+0xa6>
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	689b      	ldr	r3, [r3, #8]
 800d846:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d84a:	d004      	beq.n	800d856 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	689b      	ldr	r3, [r3, #8]
 800d850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d854:	d113      	bne.n	800d87e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	9300      	str	r3, [sp, #0]
 800d85a:	68bb      	ldr	r3, [r7, #8]
 800d85c:	2200      	movs	r2, #0
 800d85e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d862:	68f8      	ldr	r0, [r7, #12]
 800d864:	f7ff ff22 	bl	800d6ac <SPI_WaitFifoStateUntilTimeout>
 800d868:	4603      	mov	r3, r0
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d007      	beq.n	800d87e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d872:	f043 0220 	orr.w	r2, r3, #32
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800d87a:	2303      	movs	r3, #3
 800d87c:	e000      	b.n	800d880 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d87e:	2300      	movs	r3, #0
}
 800d880:	4618      	mov	r0, r3
 800d882:	3710      	adds	r7, #16
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}

0800d888 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b086      	sub	sp, #24
 800d88c:	af02      	add	r7, sp, #8
 800d88e:	60f8      	str	r0, [r7, #12]
 800d890:	60b9      	str	r1, [r7, #8]
 800d892:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	9300      	str	r3, [sp, #0]
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	2200      	movs	r2, #0
 800d89c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d8a0:	68f8      	ldr	r0, [r7, #12]
 800d8a2:	f7ff ff03 	bl	800d6ac <SPI_WaitFifoStateUntilTimeout>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d007      	beq.n	800d8bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8b0:	f043 0220 	orr.w	r2, r3, #32
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d8b8:	2303      	movs	r3, #3
 800d8ba:	e027      	b.n	800d90c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	9300      	str	r3, [sp, #0]
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	2180      	movs	r1, #128	; 0x80
 800d8c6:	68f8      	ldr	r0, [r7, #12]
 800d8c8:	f7ff fe68 	bl	800d59c <SPI_WaitFlagStateUntilTimeout>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d007      	beq.n	800d8e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8d6:	f043 0220 	orr.w	r2, r3, #32
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d8de:	2303      	movs	r3, #3
 800d8e0:	e014      	b.n	800d90c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	9300      	str	r3, [sp, #0]
 800d8e6:	68bb      	ldr	r3, [r7, #8]
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d8ee:	68f8      	ldr	r0, [r7, #12]
 800d8f0:	f7ff fedc 	bl	800d6ac <SPI_WaitFifoStateUntilTimeout>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d007      	beq.n	800d90a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8fe:	f043 0220 	orr.w	r2, r3, #32
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d906:	2303      	movs	r3, #3
 800d908:	e000      	b.n	800d90c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d90a:	2300      	movs	r3, #0
}
 800d90c:	4618      	mov	r0, r3
 800d90e:	3710      	adds	r7, #16
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}

0800d914 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b082      	sub	sp, #8
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d101      	bne.n	800d926 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d922:	2301      	movs	r3, #1
 800d924:	e049      	b.n	800d9ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d92c:	b2db      	uxtb	r3, r3
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d106      	bne.n	800d940 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d93a:	6878      	ldr	r0, [r7, #4]
 800d93c:	f7f5 fa12 	bl	8002d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2202      	movs	r2, #2
 800d944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681a      	ldr	r2, [r3, #0]
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	3304      	adds	r3, #4
 800d950:	4619      	mov	r1, r3
 800d952:	4610      	mov	r0, r2
 800d954:	f000 fae6 	bl	800df24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2201      	movs	r2, #1
 800d95c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2201      	movs	r2, #1
 800d964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	2201      	movs	r2, #1
 800d96c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2201      	movs	r2, #1
 800d974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2201      	movs	r2, #1
 800d97c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2201      	movs	r2, #1
 800d984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2201      	movs	r2, #1
 800d98c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2201      	movs	r2, #1
 800d994:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2201      	movs	r2, #1
 800d99c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2201      	movs	r2, #1
 800d9b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d9b8:	2300      	movs	r3, #0
}
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	3708      	adds	r7, #8
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	bd80      	pop	{r7, pc}
	...

0800d9c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b085      	sub	sp, #20
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d9d2:	b2db      	uxtb	r3, r3
 800d9d4:	2b01      	cmp	r3, #1
 800d9d6:	d001      	beq.n	800d9dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d9d8:	2301      	movs	r3, #1
 800d9da:	e033      	b.n	800da44 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2202      	movs	r2, #2
 800d9e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4a19      	ldr	r2, [pc, #100]	; (800da50 <HAL_TIM_Base_Start+0x8c>)
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	d009      	beq.n	800da02 <HAL_TIM_Base_Start+0x3e>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d9f6:	d004      	beq.n	800da02 <HAL_TIM_Base_Start+0x3e>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	4a15      	ldr	r2, [pc, #84]	; (800da54 <HAL_TIM_Base_Start+0x90>)
 800d9fe:	4293      	cmp	r3, r2
 800da00:	d115      	bne.n	800da2e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	689a      	ldr	r2, [r3, #8]
 800da08:	4b13      	ldr	r3, [pc, #76]	; (800da58 <HAL_TIM_Base_Start+0x94>)
 800da0a:	4013      	ands	r3, r2
 800da0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2b06      	cmp	r3, #6
 800da12:	d015      	beq.n	800da40 <HAL_TIM_Base_Start+0x7c>
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da1a:	d011      	beq.n	800da40 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	681a      	ldr	r2, [r3, #0]
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	f042 0201 	orr.w	r2, r2, #1
 800da2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da2c:	e008      	b.n	800da40 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	681a      	ldr	r2, [r3, #0]
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	f042 0201 	orr.w	r2, r2, #1
 800da3c:	601a      	str	r2, [r3, #0]
 800da3e:	e000      	b.n	800da42 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800da42:	2300      	movs	r3, #0
}
 800da44:	4618      	mov	r0, r3
 800da46:	3714      	adds	r7, #20
 800da48:	46bd      	mov	sp, r7
 800da4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4e:	4770      	bx	lr
 800da50:	40012c00 	.word	0x40012c00
 800da54:	40014000 	.word	0x40014000
 800da58:	00010007 	.word	0x00010007

0800da5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800da5c:	b480      	push	{r7}
 800da5e:	b085      	sub	sp, #20
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da6a:	b2db      	uxtb	r3, r3
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d001      	beq.n	800da74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800da70:	2301      	movs	r3, #1
 800da72:	e03b      	b.n	800daec <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2202      	movs	r2, #2
 800da78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	68da      	ldr	r2, [r3, #12]
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	f042 0201 	orr.w	r2, r2, #1
 800da8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a19      	ldr	r2, [pc, #100]	; (800daf8 <HAL_TIM_Base_Start_IT+0x9c>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d009      	beq.n	800daaa <HAL_TIM_Base_Start_IT+0x4e>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da9e:	d004      	beq.n	800daaa <HAL_TIM_Base_Start_IT+0x4e>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	4a15      	ldr	r2, [pc, #84]	; (800dafc <HAL_TIM_Base_Start_IT+0xa0>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d115      	bne.n	800dad6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	689a      	ldr	r2, [r3, #8]
 800dab0:	4b13      	ldr	r3, [pc, #76]	; (800db00 <HAL_TIM_Base_Start_IT+0xa4>)
 800dab2:	4013      	ands	r3, r2
 800dab4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2b06      	cmp	r3, #6
 800daba:	d015      	beq.n	800dae8 <HAL_TIM_Base_Start_IT+0x8c>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dac2:	d011      	beq.n	800dae8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	681a      	ldr	r2, [r3, #0]
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f042 0201 	orr.w	r2, r2, #1
 800dad2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dad4:	e008      	b.n	800dae8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	681a      	ldr	r2, [r3, #0]
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	f042 0201 	orr.w	r2, r2, #1
 800dae4:	601a      	str	r2, [r3, #0]
 800dae6:	e000      	b.n	800daea <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dae8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800daea:	2300      	movs	r3, #0
}
 800daec:	4618      	mov	r0, r3
 800daee:	3714      	adds	r7, #20
 800daf0:	46bd      	mov	sp, r7
 800daf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf6:	4770      	bx	lr
 800daf8:	40012c00 	.word	0x40012c00
 800dafc:	40014000 	.word	0x40014000
 800db00:	00010007 	.word	0x00010007

0800db04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b082      	sub	sp, #8
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	f003 0302 	and.w	r3, r3, #2
 800db16:	2b02      	cmp	r3, #2
 800db18:	d122      	bne.n	800db60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	68db      	ldr	r3, [r3, #12]
 800db20:	f003 0302 	and.w	r3, r3, #2
 800db24:	2b02      	cmp	r3, #2
 800db26:	d11b      	bne.n	800db60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	f06f 0202 	mvn.w	r2, #2
 800db30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	2201      	movs	r2, #1
 800db36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	699b      	ldr	r3, [r3, #24]
 800db3e:	f003 0303 	and.w	r3, r3, #3
 800db42:	2b00      	cmp	r3, #0
 800db44:	d003      	beq.n	800db4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db46:	6878      	ldr	r0, [r7, #4]
 800db48:	f000 f9ce 	bl	800dee8 <HAL_TIM_IC_CaptureCallback>
 800db4c:	e005      	b.n	800db5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 f9c0 	bl	800ded4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db54:	6878      	ldr	r0, [r7, #4]
 800db56:	f000 f9d1 	bl	800defc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2200      	movs	r2, #0
 800db5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	691b      	ldr	r3, [r3, #16]
 800db66:	f003 0304 	and.w	r3, r3, #4
 800db6a:	2b04      	cmp	r3, #4
 800db6c:	d122      	bne.n	800dbb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	68db      	ldr	r3, [r3, #12]
 800db74:	f003 0304 	and.w	r3, r3, #4
 800db78:	2b04      	cmp	r3, #4
 800db7a:	d11b      	bne.n	800dbb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	f06f 0204 	mvn.w	r2, #4
 800db84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2202      	movs	r2, #2
 800db8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	699b      	ldr	r3, [r3, #24]
 800db92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800db96:	2b00      	cmp	r3, #0
 800db98:	d003      	beq.n	800dba2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 f9a4 	bl	800dee8 <HAL_TIM_IC_CaptureCallback>
 800dba0:	e005      	b.n	800dbae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	f000 f996 	bl	800ded4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f000 f9a7 	bl	800defc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	691b      	ldr	r3, [r3, #16]
 800dbba:	f003 0308 	and.w	r3, r3, #8
 800dbbe:	2b08      	cmp	r3, #8
 800dbc0:	d122      	bne.n	800dc08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	68db      	ldr	r3, [r3, #12]
 800dbc8:	f003 0308 	and.w	r3, r3, #8
 800dbcc:	2b08      	cmp	r3, #8
 800dbce:	d11b      	bne.n	800dc08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	f06f 0208 	mvn.w	r2, #8
 800dbd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	2204      	movs	r2, #4
 800dbde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	69db      	ldr	r3, [r3, #28]
 800dbe6:	f003 0303 	and.w	r3, r3, #3
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d003      	beq.n	800dbf6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f97a 	bl	800dee8 <HAL_TIM_IC_CaptureCallback>
 800dbf4:	e005      	b.n	800dc02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbf6:	6878      	ldr	r0, [r7, #4]
 800dbf8:	f000 f96c 	bl	800ded4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f000 f97d 	bl	800defc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2200      	movs	r2, #0
 800dc06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	691b      	ldr	r3, [r3, #16]
 800dc0e:	f003 0310 	and.w	r3, r3, #16
 800dc12:	2b10      	cmp	r3, #16
 800dc14:	d122      	bne.n	800dc5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	68db      	ldr	r3, [r3, #12]
 800dc1c:	f003 0310 	and.w	r3, r3, #16
 800dc20:	2b10      	cmp	r3, #16
 800dc22:	d11b      	bne.n	800dc5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f06f 0210 	mvn.w	r2, #16
 800dc2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2208      	movs	r2, #8
 800dc32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	69db      	ldr	r3, [r3, #28]
 800dc3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d003      	beq.n	800dc4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 f950 	bl	800dee8 <HAL_TIM_IC_CaptureCallback>
 800dc48:	e005      	b.n	800dc56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f000 f942 	bl	800ded4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f000 f953 	bl	800defc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	2200      	movs	r2, #0
 800dc5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	691b      	ldr	r3, [r3, #16]
 800dc62:	f003 0301 	and.w	r3, r3, #1
 800dc66:	2b01      	cmp	r3, #1
 800dc68:	d10e      	bne.n	800dc88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	68db      	ldr	r3, [r3, #12]
 800dc70:	f003 0301 	and.w	r3, r3, #1
 800dc74:	2b01      	cmp	r3, #1
 800dc76:	d107      	bne.n	800dc88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f06f 0201 	mvn.w	r2, #1
 800dc80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f7f3 fffe 	bl	8001c84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	691b      	ldr	r3, [r3, #16]
 800dc8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc92:	2b80      	cmp	r3, #128	; 0x80
 800dc94:	d10e      	bne.n	800dcb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	68db      	ldr	r3, [r3, #12]
 800dc9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dca0:	2b80      	cmp	r3, #128	; 0x80
 800dca2:	d107      	bne.n	800dcb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800dcac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	f000 faa6 	bl	800e200 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	691b      	ldr	r3, [r3, #16]
 800dcba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dcc2:	d10e      	bne.n	800dce2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	68db      	ldr	r3, [r3, #12]
 800dcca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcce:	2b80      	cmp	r3, #128	; 0x80
 800dcd0:	d107      	bne.n	800dce2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800dcda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dcdc:	6878      	ldr	r0, [r7, #4]
 800dcde:	f000 fa99 	bl	800e214 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	691b      	ldr	r3, [r3, #16]
 800dce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcec:	2b40      	cmp	r3, #64	; 0x40
 800dcee:	d10e      	bne.n	800dd0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	68db      	ldr	r3, [r3, #12]
 800dcf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcfa:	2b40      	cmp	r3, #64	; 0x40
 800dcfc:	d107      	bne.n	800dd0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dd06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f000 f901 	bl	800df10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	691b      	ldr	r3, [r3, #16]
 800dd14:	f003 0320 	and.w	r3, r3, #32
 800dd18:	2b20      	cmp	r3, #32
 800dd1a:	d10e      	bne.n	800dd3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	68db      	ldr	r3, [r3, #12]
 800dd22:	f003 0320 	and.w	r3, r3, #32
 800dd26:	2b20      	cmp	r3, #32
 800dd28:	d107      	bne.n	800dd3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f06f 0220 	mvn.w	r2, #32
 800dd32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f000 fa59 	bl	800e1ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dd3a:	bf00      	nop
 800dd3c:	3708      	adds	r7, #8
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	bd80      	pop	{r7, pc}

0800dd42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dd42:	b580      	push	{r7, lr}
 800dd44:	b084      	sub	sp, #16
 800dd46:	af00      	add	r7, sp, #0
 800dd48:	6078      	str	r0, [r7, #4]
 800dd4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd56:	2b01      	cmp	r3, #1
 800dd58:	d101      	bne.n	800dd5e <HAL_TIM_ConfigClockSource+0x1c>
 800dd5a:	2302      	movs	r3, #2
 800dd5c:	e0b6      	b.n	800decc <HAL_TIM_ConfigClockSource+0x18a>
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	2201      	movs	r2, #1
 800dd62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	2202      	movs	r2, #2
 800dd6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	689b      	ldr	r3, [r3, #8]
 800dd74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dd7c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800dd80:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dd88:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	68ba      	ldr	r2, [r7, #8]
 800dd90:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dd9a:	d03e      	beq.n	800de1a <HAL_TIM_ConfigClockSource+0xd8>
 800dd9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dda0:	f200 8087 	bhi.w	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800dda4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dda8:	f000 8086 	beq.w	800deb8 <HAL_TIM_ConfigClockSource+0x176>
 800ddac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddb0:	d87f      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800ddb2:	2b70      	cmp	r3, #112	; 0x70
 800ddb4:	d01a      	beq.n	800ddec <HAL_TIM_ConfigClockSource+0xaa>
 800ddb6:	2b70      	cmp	r3, #112	; 0x70
 800ddb8:	d87b      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800ddba:	2b60      	cmp	r3, #96	; 0x60
 800ddbc:	d050      	beq.n	800de60 <HAL_TIM_ConfigClockSource+0x11e>
 800ddbe:	2b60      	cmp	r3, #96	; 0x60
 800ddc0:	d877      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800ddc2:	2b50      	cmp	r3, #80	; 0x50
 800ddc4:	d03c      	beq.n	800de40 <HAL_TIM_ConfigClockSource+0xfe>
 800ddc6:	2b50      	cmp	r3, #80	; 0x50
 800ddc8:	d873      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800ddca:	2b40      	cmp	r3, #64	; 0x40
 800ddcc:	d058      	beq.n	800de80 <HAL_TIM_ConfigClockSource+0x13e>
 800ddce:	2b40      	cmp	r3, #64	; 0x40
 800ddd0:	d86f      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800ddd2:	2b30      	cmp	r3, #48	; 0x30
 800ddd4:	d064      	beq.n	800dea0 <HAL_TIM_ConfigClockSource+0x15e>
 800ddd6:	2b30      	cmp	r3, #48	; 0x30
 800ddd8:	d86b      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800ddda:	2b20      	cmp	r3, #32
 800dddc:	d060      	beq.n	800dea0 <HAL_TIM_ConfigClockSource+0x15e>
 800ddde:	2b20      	cmp	r3, #32
 800dde0:	d867      	bhi.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d05c      	beq.n	800dea0 <HAL_TIM_ConfigClockSource+0x15e>
 800dde6:	2b10      	cmp	r3, #16
 800dde8:	d05a      	beq.n	800dea0 <HAL_TIM_ConfigClockSource+0x15e>
 800ddea:	e062      	b.n	800deb2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6818      	ldr	r0, [r3, #0]
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	6899      	ldr	r1, [r3, #8]
 800ddf4:	683b      	ldr	r3, [r7, #0]
 800ddf6:	685a      	ldr	r2, [r3, #4]
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	f000 f970 	bl	800e0e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	689b      	ldr	r3, [r3, #8]
 800de06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800de0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	68ba      	ldr	r2, [r7, #8]
 800de16:	609a      	str	r2, [r3, #8]
      break;
 800de18:	e04f      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	6899      	ldr	r1, [r3, #8]
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	685a      	ldr	r2, [r3, #4]
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	f000 f959 	bl	800e0e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	689a      	ldr	r2, [r3, #8]
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800de3c:	609a      	str	r2, [r3, #8]
      break;
 800de3e:	e03c      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	6818      	ldr	r0, [r3, #0]
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	6859      	ldr	r1, [r3, #4]
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	461a      	mov	r2, r3
 800de4e:	f000 f8cd 	bl	800dfec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	2150      	movs	r1, #80	; 0x50
 800de58:	4618      	mov	r0, r3
 800de5a:	f000 f926 	bl	800e0aa <TIM_ITRx_SetConfig>
      break;
 800de5e:	e02c      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6818      	ldr	r0, [r3, #0]
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	6859      	ldr	r1, [r3, #4]
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	68db      	ldr	r3, [r3, #12]
 800de6c:	461a      	mov	r2, r3
 800de6e:	f000 f8ec 	bl	800e04a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	2160      	movs	r1, #96	; 0x60
 800de78:	4618      	mov	r0, r3
 800de7a:	f000 f916 	bl	800e0aa <TIM_ITRx_SetConfig>
      break;
 800de7e:	e01c      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	6818      	ldr	r0, [r3, #0]
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	6859      	ldr	r1, [r3, #4]
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	68db      	ldr	r3, [r3, #12]
 800de8c:	461a      	mov	r2, r3
 800de8e:	f000 f8ad 	bl	800dfec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	2140      	movs	r1, #64	; 0x40
 800de98:	4618      	mov	r0, r3
 800de9a:	f000 f906 	bl	800e0aa <TIM_ITRx_SetConfig>
      break;
 800de9e:	e00c      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681a      	ldr	r2, [r3, #0]
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	4619      	mov	r1, r3
 800deaa:	4610      	mov	r0, r2
 800deac:	f000 f8fd 	bl	800e0aa <TIM_ITRx_SetConfig>
      break;
 800deb0:	e003      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800deb2:	2301      	movs	r3, #1
 800deb4:	73fb      	strb	r3, [r7, #15]
      break;
 800deb6:	e000      	b.n	800deba <HAL_TIM_ConfigClockSource+0x178>
      break;
 800deb8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2201      	movs	r2, #1
 800debe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	2200      	movs	r2, #0
 800dec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800deca:	7bfb      	ldrb	r3, [r7, #15]
}
 800decc:	4618      	mov	r0, r3
 800dece:	3710      	adds	r7, #16
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b083      	sub	sp, #12
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dedc:	bf00      	nop
 800dede:	370c      	adds	r7, #12
 800dee0:	46bd      	mov	sp, r7
 800dee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee6:	4770      	bx	lr

0800dee8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dee8:	b480      	push	{r7}
 800deea:	b083      	sub	sp, #12
 800deec:	af00      	add	r7, sp, #0
 800deee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800def0:	bf00      	nop
 800def2:	370c      	adds	r7, #12
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr

0800defc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800defc:	b480      	push	{r7}
 800defe:	b083      	sub	sp, #12
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df04:	bf00      	nop
 800df06:	370c      	adds	r7, #12
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800df10:	b480      	push	{r7}
 800df12:	b083      	sub	sp, #12
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800df18:	bf00      	nop
 800df1a:	370c      	adds	r7, #12
 800df1c:	46bd      	mov	sp, r7
 800df1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df22:	4770      	bx	lr

0800df24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800df24:	b480      	push	{r7}
 800df26:	b085      	sub	sp, #20
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
 800df2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	4a2a      	ldr	r2, [pc, #168]	; (800dfe0 <TIM_Base_SetConfig+0xbc>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d003      	beq.n	800df44 <TIM_Base_SetConfig+0x20>
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df42:	d108      	bne.n	800df56 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	685b      	ldr	r3, [r3, #4]
 800df50:	68fa      	ldr	r2, [r7, #12]
 800df52:	4313      	orrs	r3, r2
 800df54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	4a21      	ldr	r2, [pc, #132]	; (800dfe0 <TIM_Base_SetConfig+0xbc>)
 800df5a:	4293      	cmp	r3, r2
 800df5c:	d00b      	beq.n	800df76 <TIM_Base_SetConfig+0x52>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df64:	d007      	beq.n	800df76 <TIM_Base_SetConfig+0x52>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	4a1e      	ldr	r2, [pc, #120]	; (800dfe4 <TIM_Base_SetConfig+0xc0>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d003      	beq.n	800df76 <TIM_Base_SetConfig+0x52>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	4a1d      	ldr	r2, [pc, #116]	; (800dfe8 <TIM_Base_SetConfig+0xc4>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d108      	bne.n	800df88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800df7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	68db      	ldr	r3, [r3, #12]
 800df82:	68fa      	ldr	r2, [r7, #12]
 800df84:	4313      	orrs	r3, r2
 800df86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	695b      	ldr	r3, [r3, #20]
 800df92:	4313      	orrs	r3, r2
 800df94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	68fa      	ldr	r2, [r7, #12]
 800df9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	689a      	ldr	r2, [r3, #8]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	681a      	ldr	r2, [r3, #0]
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	4a0c      	ldr	r2, [pc, #48]	; (800dfe0 <TIM_Base_SetConfig+0xbc>)
 800dfb0:	4293      	cmp	r3, r2
 800dfb2:	d007      	beq.n	800dfc4 <TIM_Base_SetConfig+0xa0>
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	4a0b      	ldr	r2, [pc, #44]	; (800dfe4 <TIM_Base_SetConfig+0xc0>)
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d003      	beq.n	800dfc4 <TIM_Base_SetConfig+0xa0>
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	4a0a      	ldr	r2, [pc, #40]	; (800dfe8 <TIM_Base_SetConfig+0xc4>)
 800dfc0:	4293      	cmp	r3, r2
 800dfc2:	d103      	bne.n	800dfcc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	691a      	ldr	r2, [r3, #16]
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2201      	movs	r2, #1
 800dfd0:	615a      	str	r2, [r3, #20]
}
 800dfd2:	bf00      	nop
 800dfd4:	3714      	adds	r7, #20
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfdc:	4770      	bx	lr
 800dfde:	bf00      	nop
 800dfe0:	40012c00 	.word	0x40012c00
 800dfe4:	40014000 	.word	0x40014000
 800dfe8:	40014400 	.word	0x40014400

0800dfec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dfec:	b480      	push	{r7}
 800dfee:	b087      	sub	sp, #28
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	60f8      	str	r0, [r7, #12]
 800dff4:	60b9      	str	r1, [r7, #8]
 800dff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	6a1b      	ldr	r3, [r3, #32]
 800dffc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	6a1b      	ldr	r3, [r3, #32]
 800e002:	f023 0201 	bic.w	r2, r3, #1
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	699b      	ldr	r3, [r3, #24]
 800e00e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e016:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	011b      	lsls	r3, r3, #4
 800e01c:	693a      	ldr	r2, [r7, #16]
 800e01e:	4313      	orrs	r3, r2
 800e020:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e022:	697b      	ldr	r3, [r7, #20]
 800e024:	f023 030a 	bic.w	r3, r3, #10
 800e028:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e02a:	697a      	ldr	r2, [r7, #20]
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	4313      	orrs	r3, r2
 800e030:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	693a      	ldr	r2, [r7, #16]
 800e036:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	697a      	ldr	r2, [r7, #20]
 800e03c:	621a      	str	r2, [r3, #32]
}
 800e03e:	bf00      	nop
 800e040:	371c      	adds	r7, #28
 800e042:	46bd      	mov	sp, r7
 800e044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e048:	4770      	bx	lr

0800e04a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e04a:	b480      	push	{r7}
 800e04c:	b087      	sub	sp, #28
 800e04e:	af00      	add	r7, sp, #0
 800e050:	60f8      	str	r0, [r7, #12]
 800e052:	60b9      	str	r1, [r7, #8]
 800e054:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	6a1b      	ldr	r3, [r3, #32]
 800e05a:	f023 0210 	bic.w	r2, r3, #16
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	699b      	ldr	r3, [r3, #24]
 800e066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	6a1b      	ldr	r3, [r3, #32]
 800e06c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e074:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	031b      	lsls	r3, r3, #12
 800e07a:	697a      	ldr	r2, [r7, #20]
 800e07c:	4313      	orrs	r3, r2
 800e07e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e080:	693b      	ldr	r3, [r7, #16]
 800e082:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e086:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	011b      	lsls	r3, r3, #4
 800e08c:	693a      	ldr	r2, [r7, #16]
 800e08e:	4313      	orrs	r3, r2
 800e090:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	697a      	ldr	r2, [r7, #20]
 800e096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	693a      	ldr	r2, [r7, #16]
 800e09c:	621a      	str	r2, [r3, #32]
}
 800e09e:	bf00      	nop
 800e0a0:	371c      	adds	r7, #28
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a8:	4770      	bx	lr

0800e0aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e0aa:	b480      	push	{r7}
 800e0ac:	b085      	sub	sp, #20
 800e0ae:	af00      	add	r7, sp, #0
 800e0b0:	6078      	str	r0, [r7, #4]
 800e0b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e0c2:	683a      	ldr	r2, [r7, #0]
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	f043 0307 	orr.w	r3, r3, #7
 800e0cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	68fa      	ldr	r2, [r7, #12]
 800e0d2:	609a      	str	r2, [r3, #8]
}
 800e0d4:	bf00      	nop
 800e0d6:	3714      	adds	r7, #20
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0de:	4770      	bx	lr

0800e0e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b087      	sub	sp, #28
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	60f8      	str	r0, [r7, #12]
 800e0e8:	60b9      	str	r1, [r7, #8]
 800e0ea:	607a      	str	r2, [r7, #4]
 800e0ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	689b      	ldr	r3, [r3, #8]
 800e0f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e0fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	021a      	lsls	r2, r3, #8
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	431a      	orrs	r2, r3
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	4313      	orrs	r3, r2
 800e108:	697a      	ldr	r2, [r7, #20]
 800e10a:	4313      	orrs	r3, r2
 800e10c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	697a      	ldr	r2, [r7, #20]
 800e112:	609a      	str	r2, [r3, #8]
}
 800e114:	bf00      	nop
 800e116:	371c      	adds	r7, #28
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr

0800e120 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e120:	b480      	push	{r7}
 800e122:	b085      	sub	sp, #20
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
 800e128:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e130:	2b01      	cmp	r3, #1
 800e132:	d101      	bne.n	800e138 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e134:	2302      	movs	r3, #2
 800e136:	e04f      	b.n	800e1d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	2201      	movs	r2, #1
 800e13c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2202      	movs	r2, #2
 800e144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	4a21      	ldr	r2, [pc, #132]	; (800e1e4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e15e:	4293      	cmp	r3, r2
 800e160:	d108      	bne.n	800e174 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e168:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	685b      	ldr	r3, [r3, #4]
 800e16e:	68fa      	ldr	r2, [r7, #12]
 800e170:	4313      	orrs	r3, r2
 800e172:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e17a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	68fa      	ldr	r2, [r7, #12]
 800e182:	4313      	orrs	r3, r2
 800e184:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	68fa      	ldr	r2, [r7, #12]
 800e18c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	4a14      	ldr	r2, [pc, #80]	; (800e1e4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e194:	4293      	cmp	r3, r2
 800e196:	d009      	beq.n	800e1ac <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e1a0:	d004      	beq.n	800e1ac <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	4a10      	ldr	r2, [pc, #64]	; (800e1e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800e1a8:	4293      	cmp	r3, r2
 800e1aa:	d10c      	bne.n	800e1c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e1b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	689b      	ldr	r3, [r3, #8]
 800e1b8:	68ba      	ldr	r2, [r7, #8]
 800e1ba:	4313      	orrs	r3, r2
 800e1bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	68ba      	ldr	r2, [r7, #8]
 800e1c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	2201      	movs	r2, #1
 800e1ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e1d6:	2300      	movs	r3, #0
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	3714      	adds	r7, #20
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr
 800e1e4:	40012c00 	.word	0x40012c00
 800e1e8:	40014000 	.word	0x40014000

0800e1ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e1ec:	b480      	push	{r7}
 800e1ee:	b083      	sub	sp, #12
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e1f4:	bf00      	nop
 800e1f6:	370c      	adds	r7, #12
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fe:	4770      	bx	lr

0800e200 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e200:	b480      	push	{r7}
 800e202:	b083      	sub	sp, #12
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e208:	bf00      	nop
 800e20a:	370c      	adds	r7, #12
 800e20c:	46bd      	mov	sp, r7
 800e20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e212:	4770      	bx	lr

0800e214 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e214:	b480      	push	{r7}
 800e216:	b083      	sub	sp, #12
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e21c:	bf00      	nop
 800e21e:	370c      	adds	r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr

0800e228 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d101      	bne.n	800e23a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e236:	2301      	movs	r3, #1
 800e238:	e040      	b.n	800e2bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d106      	bne.n	800e250 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2200      	movs	r2, #0
 800e246:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f7f4 fc1e 	bl	8002a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2224      	movs	r2, #36	; 0x24
 800e254:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	681a      	ldr	r2, [r3, #0]
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f022 0201 	bic.w	r2, r2, #1
 800e264:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f000 fbe8 	bl	800ea3c <UART_SetConfig>
 800e26c:	4603      	mov	r3, r0
 800e26e:	2b01      	cmp	r3, #1
 800e270:	d101      	bne.n	800e276 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800e272:	2301      	movs	r3, #1
 800e274:	e022      	b.n	800e2bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d002      	beq.n	800e284 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f000 fe36 	bl	800eef0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	685a      	ldr	r2, [r3, #4]
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e292:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	689a      	ldr	r2, [r3, #8]
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e2a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	681a      	ldr	r2, [r3, #0]
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	f042 0201 	orr.w	r2, r2, #1
 800e2b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 febd 	bl	800f034 <UART_CheckIdleState>
 800e2ba:	4603      	mov	r3, r0
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	3708      	adds	r7, #8
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}

0800e2c4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e2c4:	b480      	push	{r7}
 800e2c6:	b08b      	sub	sp, #44	; 0x2c
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	60f8      	str	r0, [r7, #12]
 800e2cc:	60b9      	str	r1, [r7, #8]
 800e2ce:	4613      	mov	r3, r2
 800e2d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e2d6:	2b20      	cmp	r3, #32
 800e2d8:	d156      	bne.n	800e388 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800e2da:	68bb      	ldr	r3, [r7, #8]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d002      	beq.n	800e2e6 <HAL_UART_Transmit_IT+0x22>
 800e2e0:	88fb      	ldrh	r3, [r7, #6]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d101      	bne.n	800e2ea <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800e2e6:	2301      	movs	r3, #1
 800e2e8:	e04f      	b.n	800e38a <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800e2f0:	2b01      	cmp	r3, #1
 800e2f2:	d101      	bne.n	800e2f8 <HAL_UART_Transmit_IT+0x34>
 800e2f4:	2302      	movs	r3, #2
 800e2f6:	e048      	b.n	800e38a <HAL_UART_Transmit_IT+0xc6>
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	2201      	movs	r2, #1
 800e2fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	68ba      	ldr	r2, [r7, #8]
 800e304:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	88fa      	ldrh	r2, [r7, #6]
 800e30a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	88fa      	ldrh	r2, [r7, #6]
 800e312:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	2200      	movs	r2, #0
 800e31a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	2200      	movs	r2, #0
 800e320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	2221      	movs	r2, #33	; 0x21
 800e328:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	689b      	ldr	r3, [r3, #8]
 800e32e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e332:	d107      	bne.n	800e344 <HAL_UART_Transmit_IT+0x80>
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	691b      	ldr	r3, [r3, #16]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d103      	bne.n	800e344 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	4a16      	ldr	r2, [pc, #88]	; (800e398 <HAL_UART_Transmit_IT+0xd4>)
 800e340:	669a      	str	r2, [r3, #104]	; 0x68
 800e342:	e002      	b.n	800e34a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	4a15      	ldr	r2, [pc, #84]	; (800e39c <HAL_UART_Transmit_IT+0xd8>)
 800e348:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	2200      	movs	r2, #0
 800e34e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e358:	697b      	ldr	r3, [r7, #20]
 800e35a:	e853 3f00 	ldrex	r3, [r3]
 800e35e:	613b      	str	r3, [r7, #16]
   return(result);
 800e360:	693b      	ldr	r3, [r7, #16]
 800e362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e366:	627b      	str	r3, [r7, #36]	; 0x24
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	461a      	mov	r2, r3
 800e36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e370:	623b      	str	r3, [r7, #32]
 800e372:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e374:	69f9      	ldr	r1, [r7, #28]
 800e376:	6a3a      	ldr	r2, [r7, #32]
 800e378:	e841 2300 	strex	r3, r2, [r1]
 800e37c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e37e:	69bb      	ldr	r3, [r7, #24]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d1e6      	bne.n	800e352 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	e000      	b.n	800e38a <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800e388:	2302      	movs	r3, #2
  }
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	372c      	adds	r7, #44	; 0x2c
 800e38e:	46bd      	mov	sp, r7
 800e390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e394:	4770      	bx	lr
 800e396:	bf00      	nop
 800e398:	0800f58f 	.word	0x0800f58f
 800e39c:	0800f4d7 	.word	0x0800f4d7

0800e3a0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b08a      	sub	sp, #40	; 0x28
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	60f8      	str	r0, [r7, #12]
 800e3a8:	60b9      	str	r1, [r7, #8]
 800e3aa:	4613      	mov	r3, r2
 800e3ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e3b2:	2b20      	cmp	r3, #32
 800e3b4:	d142      	bne.n	800e43c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e3b6:	68bb      	ldr	r3, [r7, #8]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d002      	beq.n	800e3c2 <HAL_UART_Receive_IT+0x22>
 800e3bc:	88fb      	ldrh	r3, [r7, #6]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d101      	bne.n	800e3c6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800e3c2:	2301      	movs	r3, #1
 800e3c4:	e03b      	b.n	800e43e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800e3cc:	2b01      	cmp	r3, #1
 800e3ce:	d101      	bne.n	800e3d4 <HAL_UART_Receive_IT+0x34>
 800e3d0:	2302      	movs	r3, #2
 800e3d2:	e034      	b.n	800e43e <HAL_UART_Receive_IT+0x9e>
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	2201      	movs	r2, #1
 800e3d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	2200      	movs	r2, #0
 800e3e0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	4a18      	ldr	r2, [pc, #96]	; (800e448 <HAL_UART_Receive_IT+0xa8>)
 800e3e8:	4293      	cmp	r3, r2
 800e3ea:	d01f      	beq.n	800e42c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	685b      	ldr	r3, [r3, #4]
 800e3f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d018      	beq.n	800e42c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e400:	697b      	ldr	r3, [r7, #20]
 800e402:	e853 3f00 	ldrex	r3, [r3]
 800e406:	613b      	str	r3, [r7, #16]
   return(result);
 800e408:	693b      	ldr	r3, [r7, #16]
 800e40a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e40e:	627b      	str	r3, [r7, #36]	; 0x24
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	461a      	mov	r2, r3
 800e416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e418:	623b      	str	r3, [r7, #32]
 800e41a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e41c:	69f9      	ldr	r1, [r7, #28]
 800e41e:	6a3a      	ldr	r2, [r7, #32]
 800e420:	e841 2300 	strex	r3, r2, [r1]
 800e424:	61bb      	str	r3, [r7, #24]
   return(result);
 800e426:	69bb      	ldr	r3, [r7, #24]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d1e6      	bne.n	800e3fa <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e42c:	88fb      	ldrh	r3, [r7, #6]
 800e42e:	461a      	mov	r2, r3
 800e430:	68b9      	ldr	r1, [r7, #8]
 800e432:	68f8      	ldr	r0, [r7, #12]
 800e434:	f000 ff0c 	bl	800f250 <UART_Start_Receive_IT>
 800e438:	4603      	mov	r3, r0
 800e43a:	e000      	b.n	800e43e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800e43c:	2302      	movs	r3, #2
  }
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3728      	adds	r7, #40	; 0x28
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}
 800e446:	bf00      	nop
 800e448:	40008000 	.word	0x40008000

0800e44c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b0ba      	sub	sp, #232	; 0xe8
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	69db      	ldr	r3, [r3, #28]
 800e45a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	689b      	ldr	r3, [r3, #8]
 800e46e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e472:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e476:	f640 030f 	movw	r3, #2063	; 0x80f
 800e47a:	4013      	ands	r3, r2
 800e47c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e480:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e484:	2b00      	cmp	r3, #0
 800e486:	d115      	bne.n	800e4b4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800e488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e48c:	f003 0320 	and.w	r3, r3, #32
 800e490:	2b00      	cmp	r3, #0
 800e492:	d00f      	beq.n	800e4b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e498:	f003 0320 	and.w	r3, r3, #32
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d009      	beq.n	800e4b4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	f000 82a6 	beq.w	800e9f6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	4798      	blx	r3
      }
      return;
 800e4b2:	e2a0      	b.n	800e9f6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800e4b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	f000 8117 	beq.w	800e6ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800e4be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e4c2:	f003 0301 	and.w	r3, r3, #1
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d106      	bne.n	800e4d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800e4ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e4ce:	4b85      	ldr	r3, [pc, #532]	; (800e6e4 <HAL_UART_IRQHandler+0x298>)
 800e4d0:	4013      	ands	r3, r2
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	f000 810a 	beq.w	800e6ec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e4d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e4dc:	f003 0301 	and.w	r3, r3, #1
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d011      	beq.n	800e508 <HAL_UART_IRQHandler+0xbc>
 800e4e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e4e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d00b      	beq.n	800e508 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	2201      	movs	r2, #1
 800e4f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e4fe:	f043 0201 	orr.w	r2, r3, #1
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e50c:	f003 0302 	and.w	r3, r3, #2
 800e510:	2b00      	cmp	r3, #0
 800e512:	d011      	beq.n	800e538 <HAL_UART_IRQHandler+0xec>
 800e514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e518:	f003 0301 	and.w	r3, r3, #1
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d00b      	beq.n	800e538 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	2202      	movs	r2, #2
 800e526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e52e:	f043 0204 	orr.w	r2, r3, #4
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e53c:	f003 0304 	and.w	r3, r3, #4
 800e540:	2b00      	cmp	r3, #0
 800e542:	d011      	beq.n	800e568 <HAL_UART_IRQHandler+0x11c>
 800e544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e548:	f003 0301 	and.w	r3, r3, #1
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d00b      	beq.n	800e568 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	2204      	movs	r2, #4
 800e556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e55e:	f043 0202 	orr.w	r2, r3, #2
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e56c:	f003 0308 	and.w	r3, r3, #8
 800e570:	2b00      	cmp	r3, #0
 800e572:	d017      	beq.n	800e5a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e578:	f003 0320 	and.w	r3, r3, #32
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d105      	bne.n	800e58c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800e580:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e584:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d00b      	beq.n	800e5a4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	2208      	movs	r2, #8
 800e592:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e59a:	f043 0208 	orr.w	r2, r3, #8
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e5a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d012      	beq.n	800e5d6 <HAL_UART_IRQHandler+0x18a>
 800e5b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d00c      	beq.n	800e5d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e5c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e5cc:	f043 0220 	orr.w	r2, r3, #32
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	f000 820c 	beq.w	800e9fa <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e5e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5e6:	f003 0320 	and.w	r3, r3, #32
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d00d      	beq.n	800e60a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e5ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5f2:	f003 0320 	and.w	r3, r3, #32
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d007      	beq.n	800e60a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d003      	beq.n	800e60a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e610:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	689b      	ldr	r3, [r3, #8]
 800e61a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e61e:	2b40      	cmp	r3, #64	; 0x40
 800e620:	d005      	beq.n	800e62e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e622:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e626:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d04f      	beq.n	800e6ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e62e:	6878      	ldr	r0, [r7, #4]
 800e630:	f000 fed8 	bl	800f3e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	689b      	ldr	r3, [r3, #8]
 800e63a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e63e:	2b40      	cmp	r3, #64	; 0x40
 800e640:	d141      	bne.n	800e6c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	3308      	adds	r3, #8
 800e648:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e64c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e650:	e853 3f00 	ldrex	r3, [r3]
 800e654:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e658:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e65c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e660:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	3308      	adds	r3, #8
 800e66a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e66e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e672:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e676:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e67a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e67e:	e841 2300 	strex	r3, r2, [r1]
 800e682:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e686:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d1d9      	bne.n	800e642 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e692:	2b00      	cmp	r3, #0
 800e694:	d013      	beq.n	800e6be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e69a:	4a13      	ldr	r2, [pc, #76]	; (800e6e8 <HAL_UART_IRQHandler+0x29c>)
 800e69c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	f7fc fd3b 	bl	800b11e <HAL_DMA_Abort_IT>
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d017      	beq.n	800e6de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e6b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800e6b8:	4610      	mov	r0, r2
 800e6ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6bc:	e00f      	b.n	800e6de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e6be:	6878      	ldr	r0, [r7, #4]
 800e6c0:	f000 f9a6 	bl	800ea10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6c4:	e00b      	b.n	800e6de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f000 f9a2 	bl	800ea10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6cc:	e007      	b.n	800e6de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f000 f99e 	bl	800ea10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800e6dc:	e18d      	b.n	800e9fa <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e6de:	bf00      	nop
    return;
 800e6e0:	e18b      	b.n	800e9fa <HAL_UART_IRQHandler+0x5ae>
 800e6e2:	bf00      	nop
 800e6e4:	04000120 	.word	0x04000120
 800e6e8:	0800f4ab 	.word	0x0800f4ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e6f0:	2b01      	cmp	r3, #1
 800e6f2:	f040 8146 	bne.w	800e982 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e6f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e6fa:	f003 0310 	and.w	r3, r3, #16
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	f000 813f 	beq.w	800e982 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e708:	f003 0310 	and.w	r3, r3, #16
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	f000 8138 	beq.w	800e982 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	2210      	movs	r2, #16
 800e718:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	689b      	ldr	r3, [r3, #8]
 800e720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e724:	2b40      	cmp	r3, #64	; 0x40
 800e726:	f040 80b4 	bne.w	800e892 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	685b      	ldr	r3, [r3, #4]
 800e732:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e736:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	f000 815f 	beq.w	800e9fe <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e746:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e74a:	429a      	cmp	r2, r3
 800e74c:	f080 8157 	bcs.w	800e9fe <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e756:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	f003 0320 	and.w	r3, r3, #32
 800e766:	2b00      	cmp	r3, #0
 800e768:	f040 8085 	bne.w	800e876 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e774:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e778:	e853 3f00 	ldrex	r3, [r3]
 800e77c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e780:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e784:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e788:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	461a      	mov	r2, r3
 800e792:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e796:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e79a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e79e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e7a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e7a6:	e841 2300 	strex	r3, r2, [r1]
 800e7aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e7ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d1da      	bne.n	800e76c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	3308      	adds	r3, #8
 800e7bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e7c0:	e853 3f00 	ldrex	r3, [r3]
 800e7c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e7c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e7c8:	f023 0301 	bic.w	r3, r3, #1
 800e7cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	3308      	adds	r3, #8
 800e7d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e7da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e7de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e7e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e7e6:	e841 2300 	strex	r3, r2, [r1]
 800e7ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e7ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d1e1      	bne.n	800e7b6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	3308      	adds	r3, #8
 800e7f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e7fc:	e853 3f00 	ldrex	r3, [r3]
 800e800:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e802:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e804:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e808:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	3308      	adds	r3, #8
 800e812:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e816:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e818:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e81a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e81c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e81e:	e841 2300 	strex	r3, r2, [r1]
 800e822:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e824:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e826:	2b00      	cmp	r3, #0
 800e828:	d1e3      	bne.n	800e7f2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	2220      	movs	r2, #32
 800e82e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	2200      	movs	r2, #0
 800e834:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e83c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e83e:	e853 3f00 	ldrex	r3, [r3]
 800e842:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e844:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e846:	f023 0310 	bic.w	r3, r3, #16
 800e84a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	461a      	mov	r2, r3
 800e854:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e858:	65bb      	str	r3, [r7, #88]	; 0x58
 800e85a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e85c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e85e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e860:	e841 2300 	strex	r3, r2, [r1]
 800e864:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e866:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d1e4      	bne.n	800e836 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e870:	4618      	mov	r0, r3
 800e872:	f7fc fc16 	bl	800b0a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e882:	b29b      	uxth	r3, r3
 800e884:	1ad3      	subs	r3, r2, r3
 800e886:	b29b      	uxth	r3, r3
 800e888:	4619      	mov	r1, r3
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f000 f8ca 	bl	800ea24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e890:	e0b5      	b.n	800e9fe <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e89e:	b29b      	uxth	r3, r3
 800e8a0:	1ad3      	subs	r3, r2, r3
 800e8a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	f000 80a7 	beq.w	800ea02 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800e8b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	f000 80a2 	beq.w	800ea02 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8c6:	e853 3f00 	ldrex	r3, [r3]
 800e8ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e8cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e8d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	461a      	mov	r2, r3
 800e8dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e8e0:	647b      	str	r3, [r7, #68]	; 0x44
 800e8e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e8e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e8e8:	e841 2300 	strex	r3, r2, [r1]
 800e8ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e8ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d1e4      	bne.n	800e8be <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	3308      	adds	r3, #8
 800e8fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8fe:	e853 3f00 	ldrex	r3, [r3]
 800e902:	623b      	str	r3, [r7, #32]
   return(result);
 800e904:	6a3b      	ldr	r3, [r7, #32]
 800e906:	f023 0301 	bic.w	r3, r3, #1
 800e90a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	3308      	adds	r3, #8
 800e914:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e918:	633a      	str	r2, [r7, #48]	; 0x30
 800e91a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e91c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e91e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e920:	e841 2300 	strex	r3, r2, [r1]
 800e924:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d1e3      	bne.n	800e8f4 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	2220      	movs	r2, #32
 800e930:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2200      	movs	r2, #0
 800e936:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	2200      	movs	r2, #0
 800e93c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e944:	693b      	ldr	r3, [r7, #16]
 800e946:	e853 3f00 	ldrex	r3, [r3]
 800e94a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	f023 0310 	bic.w	r3, r3, #16
 800e952:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	461a      	mov	r2, r3
 800e95c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e960:	61fb      	str	r3, [r7, #28]
 800e962:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e964:	69b9      	ldr	r1, [r7, #24]
 800e966:	69fa      	ldr	r2, [r7, #28]
 800e968:	e841 2300 	strex	r3, r2, [r1]
 800e96c:	617b      	str	r3, [r7, #20]
   return(result);
 800e96e:	697b      	ldr	r3, [r7, #20]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d1e4      	bne.n	800e93e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e974:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e978:	4619      	mov	r1, r3
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f000 f852 	bl	800ea24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e980:	e03f      	b.n	800ea02 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e986:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d00e      	beq.n	800e9ac <HAL_UART_IRQHandler+0x560>
 800e98e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e996:	2b00      	cmp	r3, #0
 800e998:	d008      	beq.n	800e9ac <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e9a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f000 ffdc 	bl	800f962 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e9aa:	e02d      	b.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e9ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e9b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d00e      	beq.n	800e9d6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e9b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e9bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d008      	beq.n	800e9d6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d01c      	beq.n	800ea06 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	4798      	blx	r3
    }
    return;
 800e9d4:	e017      	b.n	800ea06 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e9d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e9da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d012      	beq.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
 800e9e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e9e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d00c      	beq.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f000 fe2d 	bl	800f64e <UART_EndTransmit_IT>
    return;
 800e9f4:	e008      	b.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e9f6:	bf00      	nop
 800e9f8:	e006      	b.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e9fa:	bf00      	nop
 800e9fc:	e004      	b.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e9fe:	bf00      	nop
 800ea00:	e002      	b.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
      return;
 800ea02:	bf00      	nop
 800ea04:	e000      	b.n	800ea08 <HAL_UART_IRQHandler+0x5bc>
    return;
 800ea06:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800ea08:	37e8      	adds	r7, #232	; 0xe8
 800ea0a:	46bd      	mov	sp, r7
 800ea0c:	bd80      	pop	{r7, pc}
 800ea0e:	bf00      	nop

0800ea10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b083      	sub	sp, #12
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ea18:	bf00      	nop
 800ea1a:	370c      	adds	r7, #12
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea22:	4770      	bx	lr

0800ea24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ea24:	b480      	push	{r7}
 800ea26:	b083      	sub	sp, #12
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
 800ea2c:	460b      	mov	r3, r1
 800ea2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ea30:	bf00      	nop
 800ea32:	370c      	adds	r7, #12
 800ea34:	46bd      	mov	sp, r7
 800ea36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3a:	4770      	bx	lr

0800ea3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ea3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ea40:	b08a      	sub	sp, #40	; 0x28
 800ea42:	af00      	add	r7, sp, #0
 800ea44:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ea46:	2300      	movs	r3, #0
 800ea48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	689a      	ldr	r2, [r3, #8]
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	691b      	ldr	r3, [r3, #16]
 800ea54:	431a      	orrs	r2, r3
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	695b      	ldr	r3, [r3, #20]
 800ea5a:	431a      	orrs	r2, r3
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	69db      	ldr	r3, [r3, #28]
 800ea60:	4313      	orrs	r3, r2
 800ea62:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	681a      	ldr	r2, [r3, #0]
 800ea6a:	4b9e      	ldr	r3, [pc, #632]	; (800ece4 <UART_SetConfig+0x2a8>)
 800ea6c:	4013      	ands	r3, r2
 800ea6e:	68fa      	ldr	r2, [r7, #12]
 800ea70:	6812      	ldr	r2, [r2, #0]
 800ea72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ea74:	430b      	orrs	r3, r1
 800ea76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	685b      	ldr	r3, [r3, #4]
 800ea7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	68da      	ldr	r2, [r3, #12]
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	430a      	orrs	r2, r1
 800ea8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	699b      	ldr	r3, [r3, #24]
 800ea92:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	4a93      	ldr	r2, [pc, #588]	; (800ece8 <UART_SetConfig+0x2ac>)
 800ea9a:	4293      	cmp	r3, r2
 800ea9c:	d004      	beq.n	800eaa8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	6a1b      	ldr	r3, [r3, #32]
 800eaa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eaa4:	4313      	orrs	r3, r2
 800eaa6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	689b      	ldr	r3, [r3, #8]
 800eaae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eab8:	430a      	orrs	r2, r1
 800eaba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4a8a      	ldr	r2, [pc, #552]	; (800ecec <UART_SetConfig+0x2b0>)
 800eac2:	4293      	cmp	r3, r2
 800eac4:	d126      	bne.n	800eb14 <UART_SetConfig+0xd8>
 800eac6:	4b8a      	ldr	r3, [pc, #552]	; (800ecf0 <UART_SetConfig+0x2b4>)
 800eac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eacc:	f003 0303 	and.w	r3, r3, #3
 800ead0:	2b03      	cmp	r3, #3
 800ead2:	d81b      	bhi.n	800eb0c <UART_SetConfig+0xd0>
 800ead4:	a201      	add	r2, pc, #4	; (adr r2, 800eadc <UART_SetConfig+0xa0>)
 800ead6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eada:	bf00      	nop
 800eadc:	0800eaed 	.word	0x0800eaed
 800eae0:	0800eafd 	.word	0x0800eafd
 800eae4:	0800eaf5 	.word	0x0800eaf5
 800eae8:	0800eb05 	.word	0x0800eb05
 800eaec:	2301      	movs	r3, #1
 800eaee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eaf2:	e0ab      	b.n	800ec4c <UART_SetConfig+0x210>
 800eaf4:	2302      	movs	r3, #2
 800eaf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eafa:	e0a7      	b.n	800ec4c <UART_SetConfig+0x210>
 800eafc:	2304      	movs	r3, #4
 800eafe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb02:	e0a3      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb04:	2308      	movs	r3, #8
 800eb06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb0a:	e09f      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb0c:	2310      	movs	r3, #16
 800eb0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb12:	e09b      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4a76      	ldr	r2, [pc, #472]	; (800ecf4 <UART_SetConfig+0x2b8>)
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	d138      	bne.n	800eb90 <UART_SetConfig+0x154>
 800eb1e:	4b74      	ldr	r3, [pc, #464]	; (800ecf0 <UART_SetConfig+0x2b4>)
 800eb20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb24:	f003 030c 	and.w	r3, r3, #12
 800eb28:	2b0c      	cmp	r3, #12
 800eb2a:	d82d      	bhi.n	800eb88 <UART_SetConfig+0x14c>
 800eb2c:	a201      	add	r2, pc, #4	; (adr r2, 800eb34 <UART_SetConfig+0xf8>)
 800eb2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb32:	bf00      	nop
 800eb34:	0800eb69 	.word	0x0800eb69
 800eb38:	0800eb89 	.word	0x0800eb89
 800eb3c:	0800eb89 	.word	0x0800eb89
 800eb40:	0800eb89 	.word	0x0800eb89
 800eb44:	0800eb79 	.word	0x0800eb79
 800eb48:	0800eb89 	.word	0x0800eb89
 800eb4c:	0800eb89 	.word	0x0800eb89
 800eb50:	0800eb89 	.word	0x0800eb89
 800eb54:	0800eb71 	.word	0x0800eb71
 800eb58:	0800eb89 	.word	0x0800eb89
 800eb5c:	0800eb89 	.word	0x0800eb89
 800eb60:	0800eb89 	.word	0x0800eb89
 800eb64:	0800eb81 	.word	0x0800eb81
 800eb68:	2300      	movs	r3, #0
 800eb6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb6e:	e06d      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb70:	2302      	movs	r3, #2
 800eb72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb76:	e069      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb78:	2304      	movs	r3, #4
 800eb7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb7e:	e065      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb80:	2308      	movs	r3, #8
 800eb82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb86:	e061      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb88:	2310      	movs	r3, #16
 800eb8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800eb8e:	e05d      	b.n	800ec4c <UART_SetConfig+0x210>
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	4a58      	ldr	r2, [pc, #352]	; (800ecf8 <UART_SetConfig+0x2bc>)
 800eb96:	4293      	cmp	r3, r2
 800eb98:	d125      	bne.n	800ebe6 <UART_SetConfig+0x1aa>
 800eb9a:	4b55      	ldr	r3, [pc, #340]	; (800ecf0 <UART_SetConfig+0x2b4>)
 800eb9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eba0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800eba4:	2b30      	cmp	r3, #48	; 0x30
 800eba6:	d016      	beq.n	800ebd6 <UART_SetConfig+0x19a>
 800eba8:	2b30      	cmp	r3, #48	; 0x30
 800ebaa:	d818      	bhi.n	800ebde <UART_SetConfig+0x1a2>
 800ebac:	2b20      	cmp	r3, #32
 800ebae:	d00a      	beq.n	800ebc6 <UART_SetConfig+0x18a>
 800ebb0:	2b20      	cmp	r3, #32
 800ebb2:	d814      	bhi.n	800ebde <UART_SetConfig+0x1a2>
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d002      	beq.n	800ebbe <UART_SetConfig+0x182>
 800ebb8:	2b10      	cmp	r3, #16
 800ebba:	d008      	beq.n	800ebce <UART_SetConfig+0x192>
 800ebbc:	e00f      	b.n	800ebde <UART_SetConfig+0x1a2>
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ebc4:	e042      	b.n	800ec4c <UART_SetConfig+0x210>
 800ebc6:	2302      	movs	r3, #2
 800ebc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ebcc:	e03e      	b.n	800ec4c <UART_SetConfig+0x210>
 800ebce:	2304      	movs	r3, #4
 800ebd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ebd4:	e03a      	b.n	800ec4c <UART_SetConfig+0x210>
 800ebd6:	2308      	movs	r3, #8
 800ebd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ebdc:	e036      	b.n	800ec4c <UART_SetConfig+0x210>
 800ebde:	2310      	movs	r3, #16
 800ebe0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ebe4:	e032      	b.n	800ec4c <UART_SetConfig+0x210>
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	4a3f      	ldr	r2, [pc, #252]	; (800ece8 <UART_SetConfig+0x2ac>)
 800ebec:	4293      	cmp	r3, r2
 800ebee:	d12a      	bne.n	800ec46 <UART_SetConfig+0x20a>
 800ebf0:	4b3f      	ldr	r3, [pc, #252]	; (800ecf0 <UART_SetConfig+0x2b4>)
 800ebf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ebf6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ebfa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ebfe:	d01a      	beq.n	800ec36 <UART_SetConfig+0x1fa>
 800ec00:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ec04:	d81b      	bhi.n	800ec3e <UART_SetConfig+0x202>
 800ec06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ec0a:	d00c      	beq.n	800ec26 <UART_SetConfig+0x1ea>
 800ec0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ec10:	d815      	bhi.n	800ec3e <UART_SetConfig+0x202>
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d003      	beq.n	800ec1e <UART_SetConfig+0x1e2>
 800ec16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ec1a:	d008      	beq.n	800ec2e <UART_SetConfig+0x1f2>
 800ec1c:	e00f      	b.n	800ec3e <UART_SetConfig+0x202>
 800ec1e:	2300      	movs	r3, #0
 800ec20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec24:	e012      	b.n	800ec4c <UART_SetConfig+0x210>
 800ec26:	2302      	movs	r3, #2
 800ec28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec2c:	e00e      	b.n	800ec4c <UART_SetConfig+0x210>
 800ec2e:	2304      	movs	r3, #4
 800ec30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec34:	e00a      	b.n	800ec4c <UART_SetConfig+0x210>
 800ec36:	2308      	movs	r3, #8
 800ec38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec3c:	e006      	b.n	800ec4c <UART_SetConfig+0x210>
 800ec3e:	2310      	movs	r3, #16
 800ec40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ec44:	e002      	b.n	800ec4c <UART_SetConfig+0x210>
 800ec46:	2310      	movs	r3, #16
 800ec48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	4a25      	ldr	r2, [pc, #148]	; (800ece8 <UART_SetConfig+0x2ac>)
 800ec52:	4293      	cmp	r3, r2
 800ec54:	f040 808a 	bne.w	800ed6c <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ec58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ec5c:	2b08      	cmp	r3, #8
 800ec5e:	d824      	bhi.n	800ecaa <UART_SetConfig+0x26e>
 800ec60:	a201      	add	r2, pc, #4	; (adr r2, 800ec68 <UART_SetConfig+0x22c>)
 800ec62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec66:	bf00      	nop
 800ec68:	0800ec8d 	.word	0x0800ec8d
 800ec6c:	0800ecab 	.word	0x0800ecab
 800ec70:	0800ec95 	.word	0x0800ec95
 800ec74:	0800ecab 	.word	0x0800ecab
 800ec78:	0800ec9b 	.word	0x0800ec9b
 800ec7c:	0800ecab 	.word	0x0800ecab
 800ec80:	0800ecab 	.word	0x0800ecab
 800ec84:	0800ecab 	.word	0x0800ecab
 800ec88:	0800eca3 	.word	0x0800eca3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec8c:	f7fd fb6a 	bl	800c364 <HAL_RCC_GetPCLK1Freq>
 800ec90:	61f8      	str	r0, [r7, #28]
        break;
 800ec92:	e010      	b.n	800ecb6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ec94:	4b19      	ldr	r3, [pc, #100]	; (800ecfc <UART_SetConfig+0x2c0>)
 800ec96:	61fb      	str	r3, [r7, #28]
        break;
 800ec98:	e00d      	b.n	800ecb6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ec9a:	f7fd facb 	bl	800c234 <HAL_RCC_GetSysClockFreq>
 800ec9e:	61f8      	str	r0, [r7, #28]
        break;
 800eca0:	e009      	b.n	800ecb6 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eca6:	61fb      	str	r3, [r7, #28]
        break;
 800eca8:	e005      	b.n	800ecb6 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800ecaa:	2300      	movs	r3, #0
 800ecac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ecae:	2301      	movs	r3, #1
 800ecb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ecb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ecb6:	69fb      	ldr	r3, [r7, #28]
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	f000 8109 	beq.w	800eed0 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	685a      	ldr	r2, [r3, #4]
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	005b      	lsls	r3, r3, #1
 800ecc6:	4413      	add	r3, r2
 800ecc8:	69fa      	ldr	r2, [r7, #28]
 800ecca:	429a      	cmp	r2, r3
 800eccc:	d305      	bcc.n	800ecda <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	685b      	ldr	r3, [r3, #4]
 800ecd2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ecd4:	69fa      	ldr	r2, [r7, #28]
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	d912      	bls.n	800ed00 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800ecda:	2301      	movs	r3, #1
 800ecdc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ece0:	e0f6      	b.n	800eed0 <UART_SetConfig+0x494>
 800ece2:	bf00      	nop
 800ece4:	efff69f3 	.word	0xefff69f3
 800ece8:	40008000 	.word	0x40008000
 800ecec:	40013800 	.word	0x40013800
 800ecf0:	40021000 	.word	0x40021000
 800ecf4:	40004400 	.word	0x40004400
 800ecf8:	40004800 	.word	0x40004800
 800ecfc:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ed00:	69fb      	ldr	r3, [r7, #28]
 800ed02:	2200      	movs	r2, #0
 800ed04:	461c      	mov	r4, r3
 800ed06:	4615      	mov	r5, r2
 800ed08:	f04f 0200 	mov.w	r2, #0
 800ed0c:	f04f 0300 	mov.w	r3, #0
 800ed10:	022b      	lsls	r3, r5, #8
 800ed12:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800ed16:	0222      	lsls	r2, r4, #8
 800ed18:	68f9      	ldr	r1, [r7, #12]
 800ed1a:	6849      	ldr	r1, [r1, #4]
 800ed1c:	0849      	lsrs	r1, r1, #1
 800ed1e:	2000      	movs	r0, #0
 800ed20:	4688      	mov	r8, r1
 800ed22:	4681      	mov	r9, r0
 800ed24:	eb12 0a08 	adds.w	sl, r2, r8
 800ed28:	eb43 0b09 	adc.w	fp, r3, r9
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	685b      	ldr	r3, [r3, #4]
 800ed30:	2200      	movs	r2, #0
 800ed32:	603b      	str	r3, [r7, #0]
 800ed34:	607a      	str	r2, [r7, #4]
 800ed36:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed3a:	4650      	mov	r0, sl
 800ed3c:	4659      	mov	r1, fp
 800ed3e:	f7f1 fa97 	bl	8000270 <__aeabi_uldivmod>
 800ed42:	4602      	mov	r2, r0
 800ed44:	460b      	mov	r3, r1
 800ed46:	4613      	mov	r3, r2
 800ed48:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ed4a:	69bb      	ldr	r3, [r7, #24]
 800ed4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ed50:	d308      	bcc.n	800ed64 <UART_SetConfig+0x328>
 800ed52:	69bb      	ldr	r3, [r7, #24]
 800ed54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed58:	d204      	bcs.n	800ed64 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	69ba      	ldr	r2, [r7, #24]
 800ed60:	60da      	str	r2, [r3, #12]
 800ed62:	e0b5      	b.n	800eed0 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800ed64:	2301      	movs	r3, #1
 800ed66:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ed6a:	e0b1      	b.n	800eed0 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	69db      	ldr	r3, [r3, #28]
 800ed70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed74:	d15d      	bne.n	800ee32 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800ed76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ed7a:	2b08      	cmp	r3, #8
 800ed7c:	d827      	bhi.n	800edce <UART_SetConfig+0x392>
 800ed7e:	a201      	add	r2, pc, #4	; (adr r2, 800ed84 <UART_SetConfig+0x348>)
 800ed80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed84:	0800eda9 	.word	0x0800eda9
 800ed88:	0800edb1 	.word	0x0800edb1
 800ed8c:	0800edb9 	.word	0x0800edb9
 800ed90:	0800edcf 	.word	0x0800edcf
 800ed94:	0800edbf 	.word	0x0800edbf
 800ed98:	0800edcf 	.word	0x0800edcf
 800ed9c:	0800edcf 	.word	0x0800edcf
 800eda0:	0800edcf 	.word	0x0800edcf
 800eda4:	0800edc7 	.word	0x0800edc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eda8:	f7fd fadc 	bl	800c364 <HAL_RCC_GetPCLK1Freq>
 800edac:	61f8      	str	r0, [r7, #28]
        break;
 800edae:	e014      	b.n	800edda <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800edb0:	f7fd faee 	bl	800c390 <HAL_RCC_GetPCLK2Freq>
 800edb4:	61f8      	str	r0, [r7, #28]
        break;
 800edb6:	e010      	b.n	800edda <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800edb8:	4b4c      	ldr	r3, [pc, #304]	; (800eeec <UART_SetConfig+0x4b0>)
 800edba:	61fb      	str	r3, [r7, #28]
        break;
 800edbc:	e00d      	b.n	800edda <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800edbe:	f7fd fa39 	bl	800c234 <HAL_RCC_GetSysClockFreq>
 800edc2:	61f8      	str	r0, [r7, #28]
        break;
 800edc4:	e009      	b.n	800edda <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800edc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800edca:	61fb      	str	r3, [r7, #28]
        break;
 800edcc:	e005      	b.n	800edda <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800edce:	2300      	movs	r3, #0
 800edd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800edd2:	2301      	movs	r3, #1
 800edd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800edd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800edda:	69fb      	ldr	r3, [r7, #28]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d077      	beq.n	800eed0 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ede0:	69fb      	ldr	r3, [r7, #28]
 800ede2:	005a      	lsls	r2, r3, #1
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	685b      	ldr	r3, [r3, #4]
 800ede8:	085b      	lsrs	r3, r3, #1
 800edea:	441a      	add	r2, r3
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	685b      	ldr	r3, [r3, #4]
 800edf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800edf4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800edf6:	69bb      	ldr	r3, [r7, #24]
 800edf8:	2b0f      	cmp	r3, #15
 800edfa:	d916      	bls.n	800ee2a <UART_SetConfig+0x3ee>
 800edfc:	69bb      	ldr	r3, [r7, #24]
 800edfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ee02:	d212      	bcs.n	800ee2a <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ee04:	69bb      	ldr	r3, [r7, #24]
 800ee06:	b29b      	uxth	r3, r3
 800ee08:	f023 030f 	bic.w	r3, r3, #15
 800ee0c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ee0e:	69bb      	ldr	r3, [r7, #24]
 800ee10:	085b      	lsrs	r3, r3, #1
 800ee12:	b29b      	uxth	r3, r3
 800ee14:	f003 0307 	and.w	r3, r3, #7
 800ee18:	b29a      	uxth	r2, r3
 800ee1a:	8afb      	ldrh	r3, [r7, #22]
 800ee1c:	4313      	orrs	r3, r2
 800ee1e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	8afa      	ldrh	r2, [r7, #22]
 800ee26:	60da      	str	r2, [r3, #12]
 800ee28:	e052      	b.n	800eed0 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800ee2a:	2301      	movs	r3, #1
 800ee2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ee30:	e04e      	b.n	800eed0 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ee32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ee36:	2b08      	cmp	r3, #8
 800ee38:	d827      	bhi.n	800ee8a <UART_SetConfig+0x44e>
 800ee3a:	a201      	add	r2, pc, #4	; (adr r2, 800ee40 <UART_SetConfig+0x404>)
 800ee3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee40:	0800ee65 	.word	0x0800ee65
 800ee44:	0800ee6d 	.word	0x0800ee6d
 800ee48:	0800ee75 	.word	0x0800ee75
 800ee4c:	0800ee8b 	.word	0x0800ee8b
 800ee50:	0800ee7b 	.word	0x0800ee7b
 800ee54:	0800ee8b 	.word	0x0800ee8b
 800ee58:	0800ee8b 	.word	0x0800ee8b
 800ee5c:	0800ee8b 	.word	0x0800ee8b
 800ee60:	0800ee83 	.word	0x0800ee83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ee64:	f7fd fa7e 	bl	800c364 <HAL_RCC_GetPCLK1Freq>
 800ee68:	61f8      	str	r0, [r7, #28]
        break;
 800ee6a:	e014      	b.n	800ee96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ee6c:	f7fd fa90 	bl	800c390 <HAL_RCC_GetPCLK2Freq>
 800ee70:	61f8      	str	r0, [r7, #28]
        break;
 800ee72:	e010      	b.n	800ee96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ee74:	4b1d      	ldr	r3, [pc, #116]	; (800eeec <UART_SetConfig+0x4b0>)
 800ee76:	61fb      	str	r3, [r7, #28]
        break;
 800ee78:	e00d      	b.n	800ee96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ee7a:	f7fd f9db 	bl	800c234 <HAL_RCC_GetSysClockFreq>
 800ee7e:	61f8      	str	r0, [r7, #28]
        break;
 800ee80:	e009      	b.n	800ee96 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ee86:	61fb      	str	r3, [r7, #28]
        break;
 800ee88:	e005      	b.n	800ee96 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ee8e:	2301      	movs	r3, #1
 800ee90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ee94:	bf00      	nop
    }

    if (pclk != 0U)
 800ee96:	69fb      	ldr	r3, [r7, #28]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d019      	beq.n	800eed0 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	685b      	ldr	r3, [r3, #4]
 800eea0:	085a      	lsrs	r2, r3, #1
 800eea2:	69fb      	ldr	r3, [r7, #28]
 800eea4:	441a      	add	r2, r3
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	685b      	ldr	r3, [r3, #4]
 800eeaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800eeae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eeb0:	69bb      	ldr	r3, [r7, #24]
 800eeb2:	2b0f      	cmp	r3, #15
 800eeb4:	d909      	bls.n	800eeca <UART_SetConfig+0x48e>
 800eeb6:	69bb      	ldr	r3, [r7, #24]
 800eeb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eebc:	d205      	bcs.n	800eeca <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800eebe:	69bb      	ldr	r3, [r7, #24]
 800eec0:	b29a      	uxth	r2, r3
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	60da      	str	r2, [r3, #12]
 800eec8:	e002      	b.n	800eed0 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800eeca:	2301      	movs	r3, #1
 800eecc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	2200      	movs	r2, #0
 800eed4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	2200      	movs	r2, #0
 800eeda:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800eedc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3728      	adds	r7, #40	; 0x28
 800eee4:	46bd      	mov	sp, r7
 800eee6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eeea:	bf00      	nop
 800eeec:	00f42400 	.word	0x00f42400

0800eef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eef0:	b480      	push	{r7}
 800eef2:	b083      	sub	sp, #12
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eefc:	f003 0301 	and.w	r3, r3, #1
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d00a      	beq.n	800ef1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	685b      	ldr	r3, [r3, #4]
 800ef0a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	430a      	orrs	r2, r1
 800ef18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef1e:	f003 0302 	and.w	r3, r3, #2
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d00a      	beq.n	800ef3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	685b      	ldr	r3, [r3, #4]
 800ef2c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	430a      	orrs	r2, r1
 800ef3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef40:	f003 0304 	and.w	r3, r3, #4
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d00a      	beq.n	800ef5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	685b      	ldr	r3, [r3, #4]
 800ef4e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	430a      	orrs	r2, r1
 800ef5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef62:	f003 0308 	and.w	r3, r3, #8
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d00a      	beq.n	800ef80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	685b      	ldr	r3, [r3, #4]
 800ef70:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	430a      	orrs	r2, r1
 800ef7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef84:	f003 0310 	and.w	r3, r3, #16
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d00a      	beq.n	800efa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	689b      	ldr	r3, [r3, #8]
 800ef92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	430a      	orrs	r2, r1
 800efa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efa6:	f003 0320 	and.w	r3, r3, #32
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d00a      	beq.n	800efc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	689b      	ldr	r3, [r3, #8]
 800efb4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	430a      	orrs	r2, r1
 800efc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d01a      	beq.n	800f006 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	685b      	ldr	r3, [r3, #4]
 800efd6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	430a      	orrs	r2, r1
 800efe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800efee:	d10a      	bne.n	800f006 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	685b      	ldr	r3, [r3, #4]
 800eff6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	430a      	orrs	r2, r1
 800f004:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f00a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d00a      	beq.n	800f028 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	685b      	ldr	r3, [r3, #4]
 800f018:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	430a      	orrs	r2, r1
 800f026:	605a      	str	r2, [r3, #4]
  }
}
 800f028:	bf00      	nop
 800f02a:	370c      	adds	r7, #12
 800f02c:	46bd      	mov	sp, r7
 800f02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b086      	sub	sp, #24
 800f038:	af02      	add	r7, sp, #8
 800f03a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2200      	movs	r2, #0
 800f040:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f044:	f7fb feec 	bl	800ae20 <HAL_GetTick>
 800f048:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	f003 0308 	and.w	r3, r3, #8
 800f054:	2b08      	cmp	r3, #8
 800f056:	d10e      	bne.n	800f076 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f058:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f05c:	9300      	str	r3, [sp, #0]
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	2200      	movs	r2, #0
 800f062:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f000 f82d 	bl	800f0c6 <UART_WaitOnFlagUntilTimeout>
 800f06c:	4603      	mov	r3, r0
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d001      	beq.n	800f076 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f072:	2303      	movs	r3, #3
 800f074:	e023      	b.n	800f0be <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	f003 0304 	and.w	r3, r3, #4
 800f080:	2b04      	cmp	r3, #4
 800f082:	d10e      	bne.n	800f0a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f084:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f088:	9300      	str	r3, [sp, #0]
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	2200      	movs	r2, #0
 800f08e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f092:	6878      	ldr	r0, [r7, #4]
 800f094:	f000 f817 	bl	800f0c6 <UART_WaitOnFlagUntilTimeout>
 800f098:	4603      	mov	r3, r0
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d001      	beq.n	800f0a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f09e:	2303      	movs	r3, #3
 800f0a0:	e00d      	b.n	800f0be <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	2220      	movs	r2, #32
 800f0a6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	2220      	movs	r2, #32
 800f0ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800f0bc:	2300      	movs	r3, #0
}
 800f0be:	4618      	mov	r0, r3
 800f0c0:	3710      	adds	r7, #16
 800f0c2:	46bd      	mov	sp, r7
 800f0c4:	bd80      	pop	{r7, pc}

0800f0c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f0c6:	b580      	push	{r7, lr}
 800f0c8:	b09c      	sub	sp, #112	; 0x70
 800f0ca:	af00      	add	r7, sp, #0
 800f0cc:	60f8      	str	r0, [r7, #12]
 800f0ce:	60b9      	str	r1, [r7, #8]
 800f0d0:	603b      	str	r3, [r7, #0]
 800f0d2:	4613      	mov	r3, r2
 800f0d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f0d6:	e0a5      	b.n	800f224 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f0d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0de:	f000 80a1 	beq.w	800f224 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f0e2:	f7fb fe9d 	bl	800ae20 <HAL_GetTick>
 800f0e6:	4602      	mov	r2, r0
 800f0e8:	683b      	ldr	r3, [r7, #0]
 800f0ea:	1ad3      	subs	r3, r2, r3
 800f0ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f0ee:	429a      	cmp	r2, r3
 800f0f0:	d302      	bcc.n	800f0f8 <UART_WaitOnFlagUntilTimeout+0x32>
 800f0f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d13e      	bne.n	800f176 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f100:	e853 3f00 	ldrex	r3, [r3]
 800f104:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f108:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f10c:	667b      	str	r3, [r7, #100]	; 0x64
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	461a      	mov	r2, r3
 800f114:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f116:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f118:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f11a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f11c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f11e:	e841 2300 	strex	r3, r2, [r1]
 800f122:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f124:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f126:	2b00      	cmp	r3, #0
 800f128:	d1e6      	bne.n	800f0f8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	3308      	adds	r3, #8
 800f130:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f134:	e853 3f00 	ldrex	r3, [r3]
 800f138:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f13c:	f023 0301 	bic.w	r3, r3, #1
 800f140:	663b      	str	r3, [r7, #96]	; 0x60
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	3308      	adds	r3, #8
 800f148:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f14a:	64ba      	str	r2, [r7, #72]	; 0x48
 800f14c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f14e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f150:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f152:	e841 2300 	strex	r3, r2, [r1]
 800f156:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d1e5      	bne.n	800f12a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	2220      	movs	r2, #32
 800f162:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	2220      	movs	r2, #32
 800f168:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	2200      	movs	r2, #0
 800f16e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800f172:	2303      	movs	r3, #3
 800f174:	e067      	b.n	800f246 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	f003 0304 	and.w	r3, r3, #4
 800f180:	2b00      	cmp	r3, #0
 800f182:	d04f      	beq.n	800f224 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	69db      	ldr	r3, [r3, #28]
 800f18a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f18e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f192:	d147      	bne.n	800f224 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f19c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1a6:	e853 3f00 	ldrex	r3, [r3]
 800f1aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f1b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	461a      	mov	r2, r3
 800f1ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f1bc:	637b      	str	r3, [r7, #52]	; 0x34
 800f1be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f1c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f1c4:	e841 2300 	strex	r3, r2, [r1]
 800f1c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f1ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d1e6      	bne.n	800f19e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	3308      	adds	r3, #8
 800f1d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	e853 3f00 	ldrex	r3, [r3]
 800f1de:	613b      	str	r3, [r7, #16]
   return(result);
 800f1e0:	693b      	ldr	r3, [r7, #16]
 800f1e2:	f023 0301 	bic.w	r3, r3, #1
 800f1e6:	66bb      	str	r3, [r7, #104]	; 0x68
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	3308      	adds	r3, #8
 800f1ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f1f0:	623a      	str	r2, [r7, #32]
 800f1f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1f4:	69f9      	ldr	r1, [r7, #28]
 800f1f6:	6a3a      	ldr	r2, [r7, #32]
 800f1f8:	e841 2300 	strex	r3, r2, [r1]
 800f1fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800f1fe:	69bb      	ldr	r3, [r7, #24]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d1e5      	bne.n	800f1d0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	2220      	movs	r2, #32
 800f208:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	2220      	movs	r2, #32
 800f20e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	2220      	movs	r2, #32
 800f214:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	2200      	movs	r2, #0
 800f21c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800f220:	2303      	movs	r3, #3
 800f222:	e010      	b.n	800f246 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	69da      	ldr	r2, [r3, #28]
 800f22a:	68bb      	ldr	r3, [r7, #8]
 800f22c:	4013      	ands	r3, r2
 800f22e:	68ba      	ldr	r2, [r7, #8]
 800f230:	429a      	cmp	r2, r3
 800f232:	bf0c      	ite	eq
 800f234:	2301      	moveq	r3, #1
 800f236:	2300      	movne	r3, #0
 800f238:	b2db      	uxtb	r3, r3
 800f23a:	461a      	mov	r2, r3
 800f23c:	79fb      	ldrb	r3, [r7, #7]
 800f23e:	429a      	cmp	r2, r3
 800f240:	f43f af4a 	beq.w	800f0d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f244:	2300      	movs	r3, #0
}
 800f246:	4618      	mov	r0, r3
 800f248:	3770      	adds	r7, #112	; 0x70
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
	...

0800f250 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f250:	b480      	push	{r7}
 800f252:	b097      	sub	sp, #92	; 0x5c
 800f254:	af00      	add	r7, sp, #0
 800f256:	60f8      	str	r0, [r7, #12]
 800f258:	60b9      	str	r1, [r7, #8]
 800f25a:	4613      	mov	r3, r2
 800f25c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	68ba      	ldr	r2, [r7, #8]
 800f262:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	88fa      	ldrh	r2, [r7, #6]
 800f268:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	88fa      	ldrh	r2, [r7, #6]
 800f270:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	2200      	movs	r2, #0
 800f278:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	689b      	ldr	r3, [r3, #8]
 800f27e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f282:	d10e      	bne.n	800f2a2 <UART_Start_Receive_IT+0x52>
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	691b      	ldr	r3, [r3, #16]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d105      	bne.n	800f298 <UART_Start_Receive_IT+0x48>
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f292:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f296:	e02d      	b.n	800f2f4 <UART_Start_Receive_IT+0xa4>
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	22ff      	movs	r2, #255	; 0xff
 800f29c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f2a0:	e028      	b.n	800f2f4 <UART_Start_Receive_IT+0xa4>
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d10d      	bne.n	800f2c6 <UART_Start_Receive_IT+0x76>
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	691b      	ldr	r3, [r3, #16]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d104      	bne.n	800f2bc <UART_Start_Receive_IT+0x6c>
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	22ff      	movs	r2, #255	; 0xff
 800f2b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f2ba:	e01b      	b.n	800f2f4 <UART_Start_Receive_IT+0xa4>
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	227f      	movs	r2, #127	; 0x7f
 800f2c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f2c4:	e016      	b.n	800f2f4 <UART_Start_Receive_IT+0xa4>
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	689b      	ldr	r3, [r3, #8]
 800f2ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f2ce:	d10d      	bne.n	800f2ec <UART_Start_Receive_IT+0x9c>
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	691b      	ldr	r3, [r3, #16]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d104      	bne.n	800f2e2 <UART_Start_Receive_IT+0x92>
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	227f      	movs	r2, #127	; 0x7f
 800f2dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f2e0:	e008      	b.n	800f2f4 <UART_Start_Receive_IT+0xa4>
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	223f      	movs	r2, #63	; 0x3f
 800f2e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800f2ea:	e003      	b.n	800f2f4 <UART_Start_Receive_IT+0xa4>
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	2222      	movs	r2, #34	; 0x22
 800f300:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	3308      	adds	r3, #8
 800f308:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f30a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f30c:	e853 3f00 	ldrex	r3, [r3]
 800f310:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f314:	f043 0301 	orr.w	r3, r3, #1
 800f318:	657b      	str	r3, [r7, #84]	; 0x54
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	3308      	adds	r3, #8
 800f320:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f322:	64ba      	str	r2, [r7, #72]	; 0x48
 800f324:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f326:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f328:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f32a:	e841 2300 	strex	r3, r2, [r1]
 800f32e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f332:	2b00      	cmp	r3, #0
 800f334:	d1e5      	bne.n	800f302 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	689b      	ldr	r3, [r3, #8]
 800f33a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f33e:	d107      	bne.n	800f350 <UART_Start_Receive_IT+0x100>
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	691b      	ldr	r3, [r3, #16]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d103      	bne.n	800f350 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	4a24      	ldr	r2, [pc, #144]	; (800f3dc <UART_Start_Receive_IT+0x18c>)
 800f34c:	665a      	str	r2, [r3, #100]	; 0x64
 800f34e:	e002      	b.n	800f356 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	4a23      	ldr	r2, [pc, #140]	; (800f3e0 <UART_Start_Receive_IT+0x190>)
 800f354:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	2200      	movs	r2, #0
 800f35a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	691b      	ldr	r3, [r3, #16]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d019      	beq.n	800f39a <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f36c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f36e:	e853 3f00 	ldrex	r3, [r3]
 800f372:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f376:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f37a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	461a      	mov	r2, r3
 800f382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f384:	637b      	str	r3, [r7, #52]	; 0x34
 800f386:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f388:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f38a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f38c:	e841 2300 	strex	r3, r2, [r1]
 800f390:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f394:	2b00      	cmp	r3, #0
 800f396:	d1e6      	bne.n	800f366 <UART_Start_Receive_IT+0x116>
 800f398:	e018      	b.n	800f3cc <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3a0:	697b      	ldr	r3, [r7, #20]
 800f3a2:	e853 3f00 	ldrex	r3, [r3]
 800f3a6:	613b      	str	r3, [r7, #16]
   return(result);
 800f3a8:	693b      	ldr	r3, [r7, #16]
 800f3aa:	f043 0320 	orr.w	r3, r3, #32
 800f3ae:	653b      	str	r3, [r7, #80]	; 0x50
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	461a      	mov	r2, r3
 800f3b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f3b8:	623b      	str	r3, [r7, #32]
 800f3ba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3bc:	69f9      	ldr	r1, [r7, #28]
 800f3be:	6a3a      	ldr	r2, [r7, #32]
 800f3c0:	e841 2300 	strex	r3, r2, [r1]
 800f3c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800f3c6:	69bb      	ldr	r3, [r7, #24]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d1e6      	bne.n	800f39a <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800f3cc:	2300      	movs	r3, #0
}
 800f3ce:	4618      	mov	r0, r3
 800f3d0:	375c      	adds	r7, #92	; 0x5c
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop
 800f3dc:	0800f803 	.word	0x0800f803
 800f3e0:	0800f6a3 	.word	0x0800f6a3

0800f3e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f3e4:	b480      	push	{r7}
 800f3e6:	b095      	sub	sp, #84	; 0x54
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f3f4:	e853 3f00 	ldrex	r3, [r3]
 800f3f8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f400:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	461a      	mov	r2, r3
 800f408:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f40a:	643b      	str	r3, [r7, #64]	; 0x40
 800f40c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f40e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f410:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f412:	e841 2300 	strex	r3, r2, [r1]
 800f416:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d1e6      	bne.n	800f3ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	3308      	adds	r3, #8
 800f424:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f426:	6a3b      	ldr	r3, [r7, #32]
 800f428:	e853 3f00 	ldrex	r3, [r3]
 800f42c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f42e:	69fb      	ldr	r3, [r7, #28]
 800f430:	f023 0301 	bic.w	r3, r3, #1
 800f434:	64bb      	str	r3, [r7, #72]	; 0x48
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	3308      	adds	r3, #8
 800f43c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f43e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f440:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f442:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f444:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f446:	e841 2300 	strex	r3, r2, [r1]
 800f44a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d1e5      	bne.n	800f41e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f456:	2b01      	cmp	r3, #1
 800f458:	d118      	bne.n	800f48c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	e853 3f00 	ldrex	r3, [r3]
 800f466:	60bb      	str	r3, [r7, #8]
   return(result);
 800f468:	68bb      	ldr	r3, [r7, #8]
 800f46a:	f023 0310 	bic.w	r3, r3, #16
 800f46e:	647b      	str	r3, [r7, #68]	; 0x44
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	461a      	mov	r2, r3
 800f476:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f478:	61bb      	str	r3, [r7, #24]
 800f47a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f47c:	6979      	ldr	r1, [r7, #20]
 800f47e:	69ba      	ldr	r2, [r7, #24]
 800f480:	e841 2300 	strex	r3, r2, [r1]
 800f484:	613b      	str	r3, [r7, #16]
   return(result);
 800f486:	693b      	ldr	r3, [r7, #16]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d1e6      	bne.n	800f45a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2220      	movs	r2, #32
 800f490:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	2200      	movs	r2, #0
 800f496:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2200      	movs	r2, #0
 800f49c:	665a      	str	r2, [r3, #100]	; 0x64
}
 800f49e:	bf00      	nop
 800f4a0:	3754      	adds	r7, #84	; 0x54
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a8:	4770      	bx	lr

0800f4aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f4aa:	b580      	push	{r7, lr}
 800f4ac:	b084      	sub	sp, #16
 800f4ae:	af00      	add	r7, sp, #0
 800f4b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	2200      	movs	r2, #0
 800f4c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f4c8:	68f8      	ldr	r0, [r7, #12]
 800f4ca:	f7ff faa1 	bl	800ea10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f4ce:	bf00      	nop
 800f4d0:	3710      	adds	r7, #16
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}

0800f4d6 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f4d6:	b480      	push	{r7}
 800f4d8:	b08f      	sub	sp, #60	; 0x3c
 800f4da:	af00      	add	r7, sp, #0
 800f4dc:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f4e2:	2b21      	cmp	r3, #33	; 0x21
 800f4e4:	d14d      	bne.n	800f582 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d132      	bne.n	800f558 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4f8:	6a3b      	ldr	r3, [r7, #32]
 800f4fa:	e853 3f00 	ldrex	r3, [r3]
 800f4fe:	61fb      	str	r3, [r7, #28]
   return(result);
 800f500:	69fb      	ldr	r3, [r7, #28]
 800f502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f506:	637b      	str	r3, [r7, #52]	; 0x34
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	461a      	mov	r2, r3
 800f50e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f510:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f512:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f514:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f516:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f518:	e841 2300 	strex	r3, r2, [r1]
 800f51c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f520:	2b00      	cmp	r3, #0
 800f522:	d1e6      	bne.n	800f4f2 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	e853 3f00 	ldrex	r3, [r3]
 800f530:	60bb      	str	r3, [r7, #8]
   return(result);
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f538:	633b      	str	r3, [r7, #48]	; 0x30
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	461a      	mov	r2, r3
 800f540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f542:	61bb      	str	r3, [r7, #24]
 800f544:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f546:	6979      	ldr	r1, [r7, #20]
 800f548:	69ba      	ldr	r2, [r7, #24]
 800f54a:	e841 2300 	strex	r3, r2, [r1]
 800f54e:	613b      	str	r3, [r7, #16]
   return(result);
 800f550:	693b      	ldr	r3, [r7, #16]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d1e6      	bne.n	800f524 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f556:	e014      	b.n	800f582 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f55c:	781a      	ldrb	r2, [r3, #0]
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	b292      	uxth	r2, r2
 800f564:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f56a:	1c5a      	adds	r2, r3, #1
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f576:	b29b      	uxth	r3, r3
 800f578:	3b01      	subs	r3, #1
 800f57a:	b29a      	uxth	r2, r3
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800f582:	bf00      	nop
 800f584:	373c      	adds	r7, #60	; 0x3c
 800f586:	46bd      	mov	sp, r7
 800f588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58c:	4770      	bx	lr

0800f58e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f58e:	b480      	push	{r7}
 800f590:	b091      	sub	sp, #68	; 0x44
 800f592:	af00      	add	r7, sp, #0
 800f594:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f59a:	2b21      	cmp	r3, #33	; 0x21
 800f59c:	d151      	bne.n	800f642 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f5a4:	b29b      	uxth	r3, r3
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d132      	bne.n	800f610 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5b2:	e853 3f00 	ldrex	r3, [r3]
 800f5b6:	623b      	str	r3, [r7, #32]
   return(result);
 800f5b8:	6a3b      	ldr	r3, [r7, #32]
 800f5ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f5be:	63bb      	str	r3, [r7, #56]	; 0x38
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	461a      	mov	r2, r3
 800f5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5c8:	633b      	str	r3, [r7, #48]	; 0x30
 800f5ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f5ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f5d0:	e841 2300 	strex	r3, r2, [r1]
 800f5d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f5d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d1e6      	bne.n	800f5aa <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5e2:	693b      	ldr	r3, [r7, #16]
 800f5e4:	e853 3f00 	ldrex	r3, [r3]
 800f5e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f5f0:	637b      	str	r3, [r7, #52]	; 0x34
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	461a      	mov	r2, r3
 800f5f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5fa:	61fb      	str	r3, [r7, #28]
 800f5fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5fe:	69b9      	ldr	r1, [r7, #24]
 800f600:	69fa      	ldr	r2, [r7, #28]
 800f602:	e841 2300 	strex	r3, r2, [r1]
 800f606:	617b      	str	r3, [r7, #20]
   return(result);
 800f608:	697b      	ldr	r3, [r7, #20]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d1e6      	bne.n	800f5dc <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f60e:	e018      	b.n	800f642 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f614:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f618:	881a      	ldrh	r2, [r3, #0]
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f622:	b292      	uxth	r2, r2
 800f624:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f62a:	1c9a      	adds	r2, r3, #2
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f636:	b29b      	uxth	r3, r3
 800f638:	3b01      	subs	r3, #1
 800f63a:	b29a      	uxth	r2, r3
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800f642:	bf00      	nop
 800f644:	3744      	adds	r7, #68	; 0x44
 800f646:	46bd      	mov	sp, r7
 800f648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64c:	4770      	bx	lr

0800f64e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f64e:	b580      	push	{r7, lr}
 800f650:	b088      	sub	sp, #32
 800f652:	af00      	add	r7, sp, #0
 800f654:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	e853 3f00 	ldrex	r3, [r3]
 800f662:	60bb      	str	r3, [r7, #8]
   return(result);
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f66a:	61fb      	str	r3, [r7, #28]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	461a      	mov	r2, r3
 800f672:	69fb      	ldr	r3, [r7, #28]
 800f674:	61bb      	str	r3, [r7, #24]
 800f676:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f678:	6979      	ldr	r1, [r7, #20]
 800f67a:	69ba      	ldr	r2, [r7, #24]
 800f67c:	e841 2300 	strex	r3, r2, [r1]
 800f680:	613b      	str	r3, [r7, #16]
   return(result);
 800f682:	693b      	ldr	r3, [r7, #16]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d1e6      	bne.n	800f656 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	2220      	movs	r2, #32
 800f68c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	2200      	movs	r2, #0
 800f692:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f7f9 fdad 	bl	80091f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f69a:	bf00      	nop
 800f69c:	3720      	adds	r7, #32
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	bd80      	pop	{r7, pc}

0800f6a2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f6a2:	b580      	push	{r7, lr}
 800f6a4:	b096      	sub	sp, #88	; 0x58
 800f6a6:	af00      	add	r7, sp, #0
 800f6a8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f6b0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f6b8:	2b22      	cmp	r3, #34	; 0x22
 800f6ba:	f040 8094 	bne.w	800f7e6 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f6c4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f6c8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f6cc:	b2d9      	uxtb	r1, r3
 800f6ce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f6d2:	b2da      	uxtb	r2, r3
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6d8:	400a      	ands	r2, r1
 800f6da:	b2d2      	uxtb	r2, r2
 800f6dc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6e2:	1c5a      	adds	r2, r3, #1
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f6ee:	b29b      	uxth	r3, r3
 800f6f0:	3b01      	subs	r3, #1
 800f6f2:	b29a      	uxth	r2, r3
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f700:	b29b      	uxth	r3, r3
 800f702:	2b00      	cmp	r3, #0
 800f704:	d179      	bne.n	800f7fa <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f70e:	e853 3f00 	ldrex	r3, [r3]
 800f712:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f716:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f71a:	653b      	str	r3, [r7, #80]	; 0x50
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	461a      	mov	r2, r3
 800f722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f724:	647b      	str	r3, [r7, #68]	; 0x44
 800f726:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f728:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f72a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f72c:	e841 2300 	strex	r3, r2, [r1]
 800f730:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f732:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f734:	2b00      	cmp	r3, #0
 800f736:	d1e6      	bne.n	800f706 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	3308      	adds	r3, #8
 800f73e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f742:	e853 3f00 	ldrex	r3, [r3]
 800f746:	623b      	str	r3, [r7, #32]
   return(result);
 800f748:	6a3b      	ldr	r3, [r7, #32]
 800f74a:	f023 0301 	bic.w	r3, r3, #1
 800f74e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	3308      	adds	r3, #8
 800f756:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f758:	633a      	str	r2, [r7, #48]	; 0x30
 800f75a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f75c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f75e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f760:	e841 2300 	strex	r3, r2, [r1]
 800f764:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d1e5      	bne.n	800f738 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2220      	movs	r2, #32
 800f770:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	2200      	movs	r2, #0
 800f776:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f77c:	2b01      	cmp	r3, #1
 800f77e:	d12e      	bne.n	800f7de <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2200      	movs	r2, #0
 800f784:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f78c:	693b      	ldr	r3, [r7, #16]
 800f78e:	e853 3f00 	ldrex	r3, [r3]
 800f792:	60fb      	str	r3, [r7, #12]
   return(result);
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	f023 0310 	bic.w	r3, r3, #16
 800f79a:	64bb      	str	r3, [r7, #72]	; 0x48
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	461a      	mov	r2, r3
 800f7a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f7a4:	61fb      	str	r3, [r7, #28]
 800f7a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7a8:	69b9      	ldr	r1, [r7, #24]
 800f7aa:	69fa      	ldr	r2, [r7, #28]
 800f7ac:	e841 2300 	strex	r3, r2, [r1]
 800f7b0:	617b      	str	r3, [r7, #20]
   return(result);
 800f7b2:	697b      	ldr	r3, [r7, #20]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d1e6      	bne.n	800f786 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	69db      	ldr	r3, [r3, #28]
 800f7be:	f003 0310 	and.w	r3, r3, #16
 800f7c2:	2b10      	cmp	r3, #16
 800f7c4:	d103      	bne.n	800f7ce <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	2210      	movs	r2, #16
 800f7cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f7d4:	4619      	mov	r1, r3
 800f7d6:	6878      	ldr	r0, [r7, #4]
 800f7d8:	f7ff f924 	bl	800ea24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f7dc:	e00d      	b.n	800f7fa <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f7f2 fbd6 	bl	8001f90 <HAL_UART_RxCpltCallback>
}
 800f7e4:	e009      	b.n	800f7fa <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	8b1b      	ldrh	r3, [r3, #24]
 800f7ec:	b29a      	uxth	r2, r3
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	f042 0208 	orr.w	r2, r2, #8
 800f7f6:	b292      	uxth	r2, r2
 800f7f8:	831a      	strh	r2, [r3, #24]
}
 800f7fa:	bf00      	nop
 800f7fc:	3758      	adds	r7, #88	; 0x58
 800f7fe:	46bd      	mov	sp, r7
 800f800:	bd80      	pop	{r7, pc}

0800f802 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f802:	b580      	push	{r7, lr}
 800f804:	b096      	sub	sp, #88	; 0x58
 800f806:	af00      	add	r7, sp, #0
 800f808:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f810:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f818:	2b22      	cmp	r3, #34	; 0x22
 800f81a:	f040 8094 	bne.w	800f946 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f824:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f82c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f82e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f832:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f836:	4013      	ands	r3, r2
 800f838:	b29a      	uxth	r2, r3
 800f83a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f83c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f842:	1c9a      	adds	r2, r3, #2
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f84e:	b29b      	uxth	r3, r3
 800f850:	3b01      	subs	r3, #1
 800f852:	b29a      	uxth	r2, r3
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f860:	b29b      	uxth	r3, r3
 800f862:	2b00      	cmp	r3, #0
 800f864:	d179      	bne.n	800f95a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f86c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f86e:	e853 3f00 	ldrex	r3, [r3]
 800f872:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f876:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f87a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	461a      	mov	r2, r3
 800f882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f884:	643b      	str	r3, [r7, #64]	; 0x40
 800f886:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f888:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f88a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f88c:	e841 2300 	strex	r3, r2, [r1]
 800f890:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f894:	2b00      	cmp	r3, #0
 800f896:	d1e6      	bne.n	800f866 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	3308      	adds	r3, #8
 800f89e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8a0:	6a3b      	ldr	r3, [r7, #32]
 800f8a2:	e853 3f00 	ldrex	r3, [r3]
 800f8a6:	61fb      	str	r3, [r7, #28]
   return(result);
 800f8a8:	69fb      	ldr	r3, [r7, #28]
 800f8aa:	f023 0301 	bic.w	r3, r3, #1
 800f8ae:	64bb      	str	r3, [r7, #72]	; 0x48
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	3308      	adds	r3, #8
 800f8b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f8b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f8ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f8be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f8c0:	e841 2300 	strex	r3, r2, [r1]
 800f8c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f8c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d1e5      	bne.n	800f898 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2220      	movs	r2, #32
 800f8d0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f8dc:	2b01      	cmp	r3, #1
 800f8de:	d12e      	bne.n	800f93e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	e853 3f00 	ldrex	r3, [r3]
 800f8f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	f023 0310 	bic.w	r3, r3, #16
 800f8fa:	647b      	str	r3, [r7, #68]	; 0x44
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	461a      	mov	r2, r3
 800f902:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f904:	61bb      	str	r3, [r7, #24]
 800f906:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f908:	6979      	ldr	r1, [r7, #20]
 800f90a:	69ba      	ldr	r2, [r7, #24]
 800f90c:	e841 2300 	strex	r3, r2, [r1]
 800f910:	613b      	str	r3, [r7, #16]
   return(result);
 800f912:	693b      	ldr	r3, [r7, #16]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d1e6      	bne.n	800f8e6 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	69db      	ldr	r3, [r3, #28]
 800f91e:	f003 0310 	and.w	r3, r3, #16
 800f922:	2b10      	cmp	r3, #16
 800f924:	d103      	bne.n	800f92e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	2210      	movs	r2, #16
 800f92c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f934:	4619      	mov	r1, r3
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f7ff f874 	bl	800ea24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f93c:	e00d      	b.n	800f95a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f7f2 fb26 	bl	8001f90 <HAL_UART_RxCpltCallback>
}
 800f944:	e009      	b.n	800f95a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	8b1b      	ldrh	r3, [r3, #24]
 800f94c:	b29a      	uxth	r2, r3
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	f042 0208 	orr.w	r2, r2, #8
 800f956:	b292      	uxth	r2, r2
 800f958:	831a      	strh	r2, [r3, #24]
}
 800f95a:	bf00      	nop
 800f95c:	3758      	adds	r7, #88	; 0x58
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}

0800f962 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f962:	b480      	push	{r7}
 800f964:	b083      	sub	sp, #12
 800f966:	af00      	add	r7, sp, #0
 800f968:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f96a:	bf00      	nop
 800f96c:	370c      	adds	r7, #12
 800f96e:	46bd      	mov	sp, r7
 800f970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f974:	4770      	bx	lr

0800f976 <_ZdlPvj>:
 800f976:	f000 b800 	b.w	800f97a <_ZdlPv>

0800f97a <_ZdlPv>:
 800f97a:	f000 b82b 	b.w	800f9d4 <free>
	...

0800f980 <__errno>:
 800f980:	4b01      	ldr	r3, [pc, #4]	; (800f988 <__errno+0x8>)
 800f982:	6818      	ldr	r0, [r3, #0]
 800f984:	4770      	bx	lr
 800f986:	bf00      	nop
 800f988:	2000000c 	.word	0x2000000c

0800f98c <__libc_init_array>:
 800f98c:	b570      	push	{r4, r5, r6, lr}
 800f98e:	4d0d      	ldr	r5, [pc, #52]	; (800f9c4 <__libc_init_array+0x38>)
 800f990:	4c0d      	ldr	r4, [pc, #52]	; (800f9c8 <__libc_init_array+0x3c>)
 800f992:	1b64      	subs	r4, r4, r5
 800f994:	10a4      	asrs	r4, r4, #2
 800f996:	2600      	movs	r6, #0
 800f998:	42a6      	cmp	r6, r4
 800f99a:	d109      	bne.n	800f9b0 <__libc_init_array+0x24>
 800f99c:	4d0b      	ldr	r5, [pc, #44]	; (800f9cc <__libc_init_array+0x40>)
 800f99e:	4c0c      	ldr	r4, [pc, #48]	; (800f9d0 <__libc_init_array+0x44>)
 800f9a0:	f000 fc96 	bl	80102d0 <_init>
 800f9a4:	1b64      	subs	r4, r4, r5
 800f9a6:	10a4      	asrs	r4, r4, #2
 800f9a8:	2600      	movs	r6, #0
 800f9aa:	42a6      	cmp	r6, r4
 800f9ac:	d105      	bne.n	800f9ba <__libc_init_array+0x2e>
 800f9ae:	bd70      	pop	{r4, r5, r6, pc}
 800f9b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9b4:	4798      	blx	r3
 800f9b6:	3601      	adds	r6, #1
 800f9b8:	e7ee      	b.n	800f998 <__libc_init_array+0xc>
 800f9ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9be:	4798      	blx	r3
 800f9c0:	3601      	adds	r6, #1
 800f9c2:	e7f2      	b.n	800f9aa <__libc_init_array+0x1e>
 800f9c4:	08010844 	.word	0x08010844
 800f9c8:	08010844 	.word	0x08010844
 800f9cc:	08010844 	.word	0x08010844
 800f9d0:	0801084c 	.word	0x0801084c

0800f9d4 <free>:
 800f9d4:	4b02      	ldr	r3, [pc, #8]	; (800f9e0 <free+0xc>)
 800f9d6:	4601      	mov	r1, r0
 800f9d8:	6818      	ldr	r0, [r3, #0]
 800f9da:	f000 b819 	b.w	800fa10 <_free_r>
 800f9de:	bf00      	nop
 800f9e0:	2000000c 	.word	0x2000000c

0800f9e4 <memcpy>:
 800f9e4:	440a      	add	r2, r1
 800f9e6:	4291      	cmp	r1, r2
 800f9e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800f9ec:	d100      	bne.n	800f9f0 <memcpy+0xc>
 800f9ee:	4770      	bx	lr
 800f9f0:	b510      	push	{r4, lr}
 800f9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9fa:	4291      	cmp	r1, r2
 800f9fc:	d1f9      	bne.n	800f9f2 <memcpy+0xe>
 800f9fe:	bd10      	pop	{r4, pc}

0800fa00 <memset>:
 800fa00:	4402      	add	r2, r0
 800fa02:	4603      	mov	r3, r0
 800fa04:	4293      	cmp	r3, r2
 800fa06:	d100      	bne.n	800fa0a <memset+0xa>
 800fa08:	4770      	bx	lr
 800fa0a:	f803 1b01 	strb.w	r1, [r3], #1
 800fa0e:	e7f9      	b.n	800fa04 <memset+0x4>

0800fa10 <_free_r>:
 800fa10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fa12:	2900      	cmp	r1, #0
 800fa14:	d044      	beq.n	800faa0 <_free_r+0x90>
 800fa16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa1a:	9001      	str	r0, [sp, #4]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	f1a1 0404 	sub.w	r4, r1, #4
 800fa22:	bfb8      	it	lt
 800fa24:	18e4      	addlt	r4, r4, r3
 800fa26:	f000 f905 	bl	800fc34 <__malloc_lock>
 800fa2a:	4a1e      	ldr	r2, [pc, #120]	; (800faa4 <_free_r+0x94>)
 800fa2c:	9801      	ldr	r0, [sp, #4]
 800fa2e:	6813      	ldr	r3, [r2, #0]
 800fa30:	b933      	cbnz	r3, 800fa40 <_free_r+0x30>
 800fa32:	6063      	str	r3, [r4, #4]
 800fa34:	6014      	str	r4, [r2, #0]
 800fa36:	b003      	add	sp, #12
 800fa38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fa3c:	f000 b900 	b.w	800fc40 <__malloc_unlock>
 800fa40:	42a3      	cmp	r3, r4
 800fa42:	d908      	bls.n	800fa56 <_free_r+0x46>
 800fa44:	6825      	ldr	r5, [r4, #0]
 800fa46:	1961      	adds	r1, r4, r5
 800fa48:	428b      	cmp	r3, r1
 800fa4a:	bf01      	itttt	eq
 800fa4c:	6819      	ldreq	r1, [r3, #0]
 800fa4e:	685b      	ldreq	r3, [r3, #4]
 800fa50:	1949      	addeq	r1, r1, r5
 800fa52:	6021      	streq	r1, [r4, #0]
 800fa54:	e7ed      	b.n	800fa32 <_free_r+0x22>
 800fa56:	461a      	mov	r2, r3
 800fa58:	685b      	ldr	r3, [r3, #4]
 800fa5a:	b10b      	cbz	r3, 800fa60 <_free_r+0x50>
 800fa5c:	42a3      	cmp	r3, r4
 800fa5e:	d9fa      	bls.n	800fa56 <_free_r+0x46>
 800fa60:	6811      	ldr	r1, [r2, #0]
 800fa62:	1855      	adds	r5, r2, r1
 800fa64:	42a5      	cmp	r5, r4
 800fa66:	d10b      	bne.n	800fa80 <_free_r+0x70>
 800fa68:	6824      	ldr	r4, [r4, #0]
 800fa6a:	4421      	add	r1, r4
 800fa6c:	1854      	adds	r4, r2, r1
 800fa6e:	42a3      	cmp	r3, r4
 800fa70:	6011      	str	r1, [r2, #0]
 800fa72:	d1e0      	bne.n	800fa36 <_free_r+0x26>
 800fa74:	681c      	ldr	r4, [r3, #0]
 800fa76:	685b      	ldr	r3, [r3, #4]
 800fa78:	6053      	str	r3, [r2, #4]
 800fa7a:	4421      	add	r1, r4
 800fa7c:	6011      	str	r1, [r2, #0]
 800fa7e:	e7da      	b.n	800fa36 <_free_r+0x26>
 800fa80:	d902      	bls.n	800fa88 <_free_r+0x78>
 800fa82:	230c      	movs	r3, #12
 800fa84:	6003      	str	r3, [r0, #0]
 800fa86:	e7d6      	b.n	800fa36 <_free_r+0x26>
 800fa88:	6825      	ldr	r5, [r4, #0]
 800fa8a:	1961      	adds	r1, r4, r5
 800fa8c:	428b      	cmp	r3, r1
 800fa8e:	bf04      	itt	eq
 800fa90:	6819      	ldreq	r1, [r3, #0]
 800fa92:	685b      	ldreq	r3, [r3, #4]
 800fa94:	6063      	str	r3, [r4, #4]
 800fa96:	bf04      	itt	eq
 800fa98:	1949      	addeq	r1, r1, r5
 800fa9a:	6021      	streq	r1, [r4, #0]
 800fa9c:	6054      	str	r4, [r2, #4]
 800fa9e:	e7ca      	b.n	800fa36 <_free_r+0x26>
 800faa0:	b003      	add	sp, #12
 800faa2:	bd30      	pop	{r4, r5, pc}
 800faa4:	200007b4 	.word	0x200007b4

0800faa8 <sbrk_aligned>:
 800faa8:	b570      	push	{r4, r5, r6, lr}
 800faaa:	4e0e      	ldr	r6, [pc, #56]	; (800fae4 <sbrk_aligned+0x3c>)
 800faac:	460c      	mov	r4, r1
 800faae:	6831      	ldr	r1, [r6, #0]
 800fab0:	4605      	mov	r5, r0
 800fab2:	b911      	cbnz	r1, 800faba <sbrk_aligned+0x12>
 800fab4:	f000 f88c 	bl	800fbd0 <_sbrk_r>
 800fab8:	6030      	str	r0, [r6, #0]
 800faba:	4621      	mov	r1, r4
 800fabc:	4628      	mov	r0, r5
 800fabe:	f000 f887 	bl	800fbd0 <_sbrk_r>
 800fac2:	1c43      	adds	r3, r0, #1
 800fac4:	d00a      	beq.n	800fadc <sbrk_aligned+0x34>
 800fac6:	1cc4      	adds	r4, r0, #3
 800fac8:	f024 0403 	bic.w	r4, r4, #3
 800facc:	42a0      	cmp	r0, r4
 800face:	d007      	beq.n	800fae0 <sbrk_aligned+0x38>
 800fad0:	1a21      	subs	r1, r4, r0
 800fad2:	4628      	mov	r0, r5
 800fad4:	f000 f87c 	bl	800fbd0 <_sbrk_r>
 800fad8:	3001      	adds	r0, #1
 800fada:	d101      	bne.n	800fae0 <sbrk_aligned+0x38>
 800fadc:	f04f 34ff 	mov.w	r4, #4294967295
 800fae0:	4620      	mov	r0, r4
 800fae2:	bd70      	pop	{r4, r5, r6, pc}
 800fae4:	200007b8 	.word	0x200007b8

0800fae8 <_malloc_r>:
 800fae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faec:	1ccd      	adds	r5, r1, #3
 800faee:	f025 0503 	bic.w	r5, r5, #3
 800faf2:	3508      	adds	r5, #8
 800faf4:	2d0c      	cmp	r5, #12
 800faf6:	bf38      	it	cc
 800faf8:	250c      	movcc	r5, #12
 800fafa:	2d00      	cmp	r5, #0
 800fafc:	4607      	mov	r7, r0
 800fafe:	db01      	blt.n	800fb04 <_malloc_r+0x1c>
 800fb00:	42a9      	cmp	r1, r5
 800fb02:	d905      	bls.n	800fb10 <_malloc_r+0x28>
 800fb04:	230c      	movs	r3, #12
 800fb06:	603b      	str	r3, [r7, #0]
 800fb08:	2600      	movs	r6, #0
 800fb0a:	4630      	mov	r0, r6
 800fb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb10:	4e2e      	ldr	r6, [pc, #184]	; (800fbcc <_malloc_r+0xe4>)
 800fb12:	f000 f88f 	bl	800fc34 <__malloc_lock>
 800fb16:	6833      	ldr	r3, [r6, #0]
 800fb18:	461c      	mov	r4, r3
 800fb1a:	bb34      	cbnz	r4, 800fb6a <_malloc_r+0x82>
 800fb1c:	4629      	mov	r1, r5
 800fb1e:	4638      	mov	r0, r7
 800fb20:	f7ff ffc2 	bl	800faa8 <sbrk_aligned>
 800fb24:	1c43      	adds	r3, r0, #1
 800fb26:	4604      	mov	r4, r0
 800fb28:	d14d      	bne.n	800fbc6 <_malloc_r+0xde>
 800fb2a:	6834      	ldr	r4, [r6, #0]
 800fb2c:	4626      	mov	r6, r4
 800fb2e:	2e00      	cmp	r6, #0
 800fb30:	d140      	bne.n	800fbb4 <_malloc_r+0xcc>
 800fb32:	6823      	ldr	r3, [r4, #0]
 800fb34:	4631      	mov	r1, r6
 800fb36:	4638      	mov	r0, r7
 800fb38:	eb04 0803 	add.w	r8, r4, r3
 800fb3c:	f000 f848 	bl	800fbd0 <_sbrk_r>
 800fb40:	4580      	cmp	r8, r0
 800fb42:	d13a      	bne.n	800fbba <_malloc_r+0xd2>
 800fb44:	6821      	ldr	r1, [r4, #0]
 800fb46:	3503      	adds	r5, #3
 800fb48:	1a6d      	subs	r5, r5, r1
 800fb4a:	f025 0503 	bic.w	r5, r5, #3
 800fb4e:	3508      	adds	r5, #8
 800fb50:	2d0c      	cmp	r5, #12
 800fb52:	bf38      	it	cc
 800fb54:	250c      	movcc	r5, #12
 800fb56:	4629      	mov	r1, r5
 800fb58:	4638      	mov	r0, r7
 800fb5a:	f7ff ffa5 	bl	800faa8 <sbrk_aligned>
 800fb5e:	3001      	adds	r0, #1
 800fb60:	d02b      	beq.n	800fbba <_malloc_r+0xd2>
 800fb62:	6823      	ldr	r3, [r4, #0]
 800fb64:	442b      	add	r3, r5
 800fb66:	6023      	str	r3, [r4, #0]
 800fb68:	e00e      	b.n	800fb88 <_malloc_r+0xa0>
 800fb6a:	6822      	ldr	r2, [r4, #0]
 800fb6c:	1b52      	subs	r2, r2, r5
 800fb6e:	d41e      	bmi.n	800fbae <_malloc_r+0xc6>
 800fb70:	2a0b      	cmp	r2, #11
 800fb72:	d916      	bls.n	800fba2 <_malloc_r+0xba>
 800fb74:	1961      	adds	r1, r4, r5
 800fb76:	42a3      	cmp	r3, r4
 800fb78:	6025      	str	r5, [r4, #0]
 800fb7a:	bf18      	it	ne
 800fb7c:	6059      	strne	r1, [r3, #4]
 800fb7e:	6863      	ldr	r3, [r4, #4]
 800fb80:	bf08      	it	eq
 800fb82:	6031      	streq	r1, [r6, #0]
 800fb84:	5162      	str	r2, [r4, r5]
 800fb86:	604b      	str	r3, [r1, #4]
 800fb88:	4638      	mov	r0, r7
 800fb8a:	f104 060b 	add.w	r6, r4, #11
 800fb8e:	f000 f857 	bl	800fc40 <__malloc_unlock>
 800fb92:	f026 0607 	bic.w	r6, r6, #7
 800fb96:	1d23      	adds	r3, r4, #4
 800fb98:	1af2      	subs	r2, r6, r3
 800fb9a:	d0b6      	beq.n	800fb0a <_malloc_r+0x22>
 800fb9c:	1b9b      	subs	r3, r3, r6
 800fb9e:	50a3      	str	r3, [r4, r2]
 800fba0:	e7b3      	b.n	800fb0a <_malloc_r+0x22>
 800fba2:	6862      	ldr	r2, [r4, #4]
 800fba4:	42a3      	cmp	r3, r4
 800fba6:	bf0c      	ite	eq
 800fba8:	6032      	streq	r2, [r6, #0]
 800fbaa:	605a      	strne	r2, [r3, #4]
 800fbac:	e7ec      	b.n	800fb88 <_malloc_r+0xa0>
 800fbae:	4623      	mov	r3, r4
 800fbb0:	6864      	ldr	r4, [r4, #4]
 800fbb2:	e7b2      	b.n	800fb1a <_malloc_r+0x32>
 800fbb4:	4634      	mov	r4, r6
 800fbb6:	6876      	ldr	r6, [r6, #4]
 800fbb8:	e7b9      	b.n	800fb2e <_malloc_r+0x46>
 800fbba:	230c      	movs	r3, #12
 800fbbc:	603b      	str	r3, [r7, #0]
 800fbbe:	4638      	mov	r0, r7
 800fbc0:	f000 f83e 	bl	800fc40 <__malloc_unlock>
 800fbc4:	e7a1      	b.n	800fb0a <_malloc_r+0x22>
 800fbc6:	6025      	str	r5, [r4, #0]
 800fbc8:	e7de      	b.n	800fb88 <_malloc_r+0xa0>
 800fbca:	bf00      	nop
 800fbcc:	200007b4 	.word	0x200007b4

0800fbd0 <_sbrk_r>:
 800fbd0:	b538      	push	{r3, r4, r5, lr}
 800fbd2:	4d06      	ldr	r5, [pc, #24]	; (800fbec <_sbrk_r+0x1c>)
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	4604      	mov	r4, r0
 800fbd8:	4608      	mov	r0, r1
 800fbda:	602b      	str	r3, [r5, #0]
 800fbdc:	f7f3 f96a 	bl	8002eb4 <_sbrk>
 800fbe0:	1c43      	adds	r3, r0, #1
 800fbe2:	d102      	bne.n	800fbea <_sbrk_r+0x1a>
 800fbe4:	682b      	ldr	r3, [r5, #0]
 800fbe6:	b103      	cbz	r3, 800fbea <_sbrk_r+0x1a>
 800fbe8:	6023      	str	r3, [r4, #0]
 800fbea:	bd38      	pop	{r3, r4, r5, pc}
 800fbec:	200007c0 	.word	0x200007c0

0800fbf0 <siprintf>:
 800fbf0:	b40e      	push	{r1, r2, r3}
 800fbf2:	b500      	push	{lr}
 800fbf4:	b09c      	sub	sp, #112	; 0x70
 800fbf6:	ab1d      	add	r3, sp, #116	; 0x74
 800fbf8:	9002      	str	r0, [sp, #8]
 800fbfa:	9006      	str	r0, [sp, #24]
 800fbfc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fc00:	4809      	ldr	r0, [pc, #36]	; (800fc28 <siprintf+0x38>)
 800fc02:	9107      	str	r1, [sp, #28]
 800fc04:	9104      	str	r1, [sp, #16]
 800fc06:	4909      	ldr	r1, [pc, #36]	; (800fc2c <siprintf+0x3c>)
 800fc08:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc0c:	9105      	str	r1, [sp, #20]
 800fc0e:	6800      	ldr	r0, [r0, #0]
 800fc10:	9301      	str	r3, [sp, #4]
 800fc12:	a902      	add	r1, sp, #8
 800fc14:	f000 f876 	bl	800fd04 <_svfiprintf_r>
 800fc18:	9b02      	ldr	r3, [sp, #8]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	701a      	strb	r2, [r3, #0]
 800fc1e:	b01c      	add	sp, #112	; 0x70
 800fc20:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc24:	b003      	add	sp, #12
 800fc26:	4770      	bx	lr
 800fc28:	2000000c 	.word	0x2000000c
 800fc2c:	ffff0208 	.word	0xffff0208

0800fc30 <__retarget_lock_acquire_recursive>:
 800fc30:	4770      	bx	lr

0800fc32 <__retarget_lock_release_recursive>:
 800fc32:	4770      	bx	lr

0800fc34 <__malloc_lock>:
 800fc34:	4801      	ldr	r0, [pc, #4]	; (800fc3c <__malloc_lock+0x8>)
 800fc36:	f7ff bffb 	b.w	800fc30 <__retarget_lock_acquire_recursive>
 800fc3a:	bf00      	nop
 800fc3c:	200007bc 	.word	0x200007bc

0800fc40 <__malloc_unlock>:
 800fc40:	4801      	ldr	r0, [pc, #4]	; (800fc48 <__malloc_unlock+0x8>)
 800fc42:	f7ff bff6 	b.w	800fc32 <__retarget_lock_release_recursive>
 800fc46:	bf00      	nop
 800fc48:	200007bc 	.word	0x200007bc

0800fc4c <__ssputs_r>:
 800fc4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc50:	688e      	ldr	r6, [r1, #8]
 800fc52:	429e      	cmp	r6, r3
 800fc54:	4682      	mov	sl, r0
 800fc56:	460c      	mov	r4, r1
 800fc58:	4690      	mov	r8, r2
 800fc5a:	461f      	mov	r7, r3
 800fc5c:	d838      	bhi.n	800fcd0 <__ssputs_r+0x84>
 800fc5e:	898a      	ldrh	r2, [r1, #12]
 800fc60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fc64:	d032      	beq.n	800fccc <__ssputs_r+0x80>
 800fc66:	6825      	ldr	r5, [r4, #0]
 800fc68:	6909      	ldr	r1, [r1, #16]
 800fc6a:	eba5 0901 	sub.w	r9, r5, r1
 800fc6e:	6965      	ldr	r5, [r4, #20]
 800fc70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fc74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fc78:	3301      	adds	r3, #1
 800fc7a:	444b      	add	r3, r9
 800fc7c:	106d      	asrs	r5, r5, #1
 800fc7e:	429d      	cmp	r5, r3
 800fc80:	bf38      	it	cc
 800fc82:	461d      	movcc	r5, r3
 800fc84:	0553      	lsls	r3, r2, #21
 800fc86:	d531      	bpl.n	800fcec <__ssputs_r+0xa0>
 800fc88:	4629      	mov	r1, r5
 800fc8a:	f7ff ff2d 	bl	800fae8 <_malloc_r>
 800fc8e:	4606      	mov	r6, r0
 800fc90:	b950      	cbnz	r0, 800fca8 <__ssputs_r+0x5c>
 800fc92:	230c      	movs	r3, #12
 800fc94:	f8ca 3000 	str.w	r3, [sl]
 800fc98:	89a3      	ldrh	r3, [r4, #12]
 800fc9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc9e:	81a3      	strh	r3, [r4, #12]
 800fca0:	f04f 30ff 	mov.w	r0, #4294967295
 800fca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fca8:	6921      	ldr	r1, [r4, #16]
 800fcaa:	464a      	mov	r2, r9
 800fcac:	f7ff fe9a 	bl	800f9e4 <memcpy>
 800fcb0:	89a3      	ldrh	r3, [r4, #12]
 800fcb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fcb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fcba:	81a3      	strh	r3, [r4, #12]
 800fcbc:	6126      	str	r6, [r4, #16]
 800fcbe:	6165      	str	r5, [r4, #20]
 800fcc0:	444e      	add	r6, r9
 800fcc2:	eba5 0509 	sub.w	r5, r5, r9
 800fcc6:	6026      	str	r6, [r4, #0]
 800fcc8:	60a5      	str	r5, [r4, #8]
 800fcca:	463e      	mov	r6, r7
 800fccc:	42be      	cmp	r6, r7
 800fcce:	d900      	bls.n	800fcd2 <__ssputs_r+0x86>
 800fcd0:	463e      	mov	r6, r7
 800fcd2:	6820      	ldr	r0, [r4, #0]
 800fcd4:	4632      	mov	r2, r6
 800fcd6:	4641      	mov	r1, r8
 800fcd8:	f000 faa8 	bl	801022c <memmove>
 800fcdc:	68a3      	ldr	r3, [r4, #8]
 800fcde:	1b9b      	subs	r3, r3, r6
 800fce0:	60a3      	str	r3, [r4, #8]
 800fce2:	6823      	ldr	r3, [r4, #0]
 800fce4:	4433      	add	r3, r6
 800fce6:	6023      	str	r3, [r4, #0]
 800fce8:	2000      	movs	r0, #0
 800fcea:	e7db      	b.n	800fca4 <__ssputs_r+0x58>
 800fcec:	462a      	mov	r2, r5
 800fcee:	f000 fab7 	bl	8010260 <_realloc_r>
 800fcf2:	4606      	mov	r6, r0
 800fcf4:	2800      	cmp	r0, #0
 800fcf6:	d1e1      	bne.n	800fcbc <__ssputs_r+0x70>
 800fcf8:	6921      	ldr	r1, [r4, #16]
 800fcfa:	4650      	mov	r0, sl
 800fcfc:	f7ff fe88 	bl	800fa10 <_free_r>
 800fd00:	e7c7      	b.n	800fc92 <__ssputs_r+0x46>
	...

0800fd04 <_svfiprintf_r>:
 800fd04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd08:	4698      	mov	r8, r3
 800fd0a:	898b      	ldrh	r3, [r1, #12]
 800fd0c:	061b      	lsls	r3, r3, #24
 800fd0e:	b09d      	sub	sp, #116	; 0x74
 800fd10:	4607      	mov	r7, r0
 800fd12:	460d      	mov	r5, r1
 800fd14:	4614      	mov	r4, r2
 800fd16:	d50e      	bpl.n	800fd36 <_svfiprintf_r+0x32>
 800fd18:	690b      	ldr	r3, [r1, #16]
 800fd1a:	b963      	cbnz	r3, 800fd36 <_svfiprintf_r+0x32>
 800fd1c:	2140      	movs	r1, #64	; 0x40
 800fd1e:	f7ff fee3 	bl	800fae8 <_malloc_r>
 800fd22:	6028      	str	r0, [r5, #0]
 800fd24:	6128      	str	r0, [r5, #16]
 800fd26:	b920      	cbnz	r0, 800fd32 <_svfiprintf_r+0x2e>
 800fd28:	230c      	movs	r3, #12
 800fd2a:	603b      	str	r3, [r7, #0]
 800fd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd30:	e0d1      	b.n	800fed6 <_svfiprintf_r+0x1d2>
 800fd32:	2340      	movs	r3, #64	; 0x40
 800fd34:	616b      	str	r3, [r5, #20]
 800fd36:	2300      	movs	r3, #0
 800fd38:	9309      	str	r3, [sp, #36]	; 0x24
 800fd3a:	2320      	movs	r3, #32
 800fd3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd40:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd44:	2330      	movs	r3, #48	; 0x30
 800fd46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fef0 <_svfiprintf_r+0x1ec>
 800fd4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fd4e:	f04f 0901 	mov.w	r9, #1
 800fd52:	4623      	mov	r3, r4
 800fd54:	469a      	mov	sl, r3
 800fd56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd5a:	b10a      	cbz	r2, 800fd60 <_svfiprintf_r+0x5c>
 800fd5c:	2a25      	cmp	r2, #37	; 0x25
 800fd5e:	d1f9      	bne.n	800fd54 <_svfiprintf_r+0x50>
 800fd60:	ebba 0b04 	subs.w	fp, sl, r4
 800fd64:	d00b      	beq.n	800fd7e <_svfiprintf_r+0x7a>
 800fd66:	465b      	mov	r3, fp
 800fd68:	4622      	mov	r2, r4
 800fd6a:	4629      	mov	r1, r5
 800fd6c:	4638      	mov	r0, r7
 800fd6e:	f7ff ff6d 	bl	800fc4c <__ssputs_r>
 800fd72:	3001      	adds	r0, #1
 800fd74:	f000 80aa 	beq.w	800fecc <_svfiprintf_r+0x1c8>
 800fd78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd7a:	445a      	add	r2, fp
 800fd7c:	9209      	str	r2, [sp, #36]	; 0x24
 800fd7e:	f89a 3000 	ldrb.w	r3, [sl]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	f000 80a2 	beq.w	800fecc <_svfiprintf_r+0x1c8>
 800fd88:	2300      	movs	r3, #0
 800fd8a:	f04f 32ff 	mov.w	r2, #4294967295
 800fd8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd92:	f10a 0a01 	add.w	sl, sl, #1
 800fd96:	9304      	str	r3, [sp, #16]
 800fd98:	9307      	str	r3, [sp, #28]
 800fd9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fd9e:	931a      	str	r3, [sp, #104]	; 0x68
 800fda0:	4654      	mov	r4, sl
 800fda2:	2205      	movs	r2, #5
 800fda4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fda8:	4851      	ldr	r0, [pc, #324]	; (800fef0 <_svfiprintf_r+0x1ec>)
 800fdaa:	f7f0 fa11 	bl	80001d0 <memchr>
 800fdae:	9a04      	ldr	r2, [sp, #16]
 800fdb0:	b9d8      	cbnz	r0, 800fdea <_svfiprintf_r+0xe6>
 800fdb2:	06d0      	lsls	r0, r2, #27
 800fdb4:	bf44      	itt	mi
 800fdb6:	2320      	movmi	r3, #32
 800fdb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdbc:	0711      	lsls	r1, r2, #28
 800fdbe:	bf44      	itt	mi
 800fdc0:	232b      	movmi	r3, #43	; 0x2b
 800fdc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fdc6:	f89a 3000 	ldrb.w	r3, [sl]
 800fdca:	2b2a      	cmp	r3, #42	; 0x2a
 800fdcc:	d015      	beq.n	800fdfa <_svfiprintf_r+0xf6>
 800fdce:	9a07      	ldr	r2, [sp, #28]
 800fdd0:	4654      	mov	r4, sl
 800fdd2:	2000      	movs	r0, #0
 800fdd4:	f04f 0c0a 	mov.w	ip, #10
 800fdd8:	4621      	mov	r1, r4
 800fdda:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fdde:	3b30      	subs	r3, #48	; 0x30
 800fde0:	2b09      	cmp	r3, #9
 800fde2:	d94e      	bls.n	800fe82 <_svfiprintf_r+0x17e>
 800fde4:	b1b0      	cbz	r0, 800fe14 <_svfiprintf_r+0x110>
 800fde6:	9207      	str	r2, [sp, #28]
 800fde8:	e014      	b.n	800fe14 <_svfiprintf_r+0x110>
 800fdea:	eba0 0308 	sub.w	r3, r0, r8
 800fdee:	fa09 f303 	lsl.w	r3, r9, r3
 800fdf2:	4313      	orrs	r3, r2
 800fdf4:	9304      	str	r3, [sp, #16]
 800fdf6:	46a2      	mov	sl, r4
 800fdf8:	e7d2      	b.n	800fda0 <_svfiprintf_r+0x9c>
 800fdfa:	9b03      	ldr	r3, [sp, #12]
 800fdfc:	1d19      	adds	r1, r3, #4
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	9103      	str	r1, [sp, #12]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	bfbb      	ittet	lt
 800fe06:	425b      	neglt	r3, r3
 800fe08:	f042 0202 	orrlt.w	r2, r2, #2
 800fe0c:	9307      	strge	r3, [sp, #28]
 800fe0e:	9307      	strlt	r3, [sp, #28]
 800fe10:	bfb8      	it	lt
 800fe12:	9204      	strlt	r2, [sp, #16]
 800fe14:	7823      	ldrb	r3, [r4, #0]
 800fe16:	2b2e      	cmp	r3, #46	; 0x2e
 800fe18:	d10c      	bne.n	800fe34 <_svfiprintf_r+0x130>
 800fe1a:	7863      	ldrb	r3, [r4, #1]
 800fe1c:	2b2a      	cmp	r3, #42	; 0x2a
 800fe1e:	d135      	bne.n	800fe8c <_svfiprintf_r+0x188>
 800fe20:	9b03      	ldr	r3, [sp, #12]
 800fe22:	1d1a      	adds	r2, r3, #4
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	9203      	str	r2, [sp, #12]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	bfb8      	it	lt
 800fe2c:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe30:	3402      	adds	r4, #2
 800fe32:	9305      	str	r3, [sp, #20]
 800fe34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ff00 <_svfiprintf_r+0x1fc>
 800fe38:	7821      	ldrb	r1, [r4, #0]
 800fe3a:	2203      	movs	r2, #3
 800fe3c:	4650      	mov	r0, sl
 800fe3e:	f7f0 f9c7 	bl	80001d0 <memchr>
 800fe42:	b140      	cbz	r0, 800fe56 <_svfiprintf_r+0x152>
 800fe44:	2340      	movs	r3, #64	; 0x40
 800fe46:	eba0 000a 	sub.w	r0, r0, sl
 800fe4a:	fa03 f000 	lsl.w	r0, r3, r0
 800fe4e:	9b04      	ldr	r3, [sp, #16]
 800fe50:	4303      	orrs	r3, r0
 800fe52:	3401      	adds	r4, #1
 800fe54:	9304      	str	r3, [sp, #16]
 800fe56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe5a:	4826      	ldr	r0, [pc, #152]	; (800fef4 <_svfiprintf_r+0x1f0>)
 800fe5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fe60:	2206      	movs	r2, #6
 800fe62:	f7f0 f9b5 	bl	80001d0 <memchr>
 800fe66:	2800      	cmp	r0, #0
 800fe68:	d038      	beq.n	800fedc <_svfiprintf_r+0x1d8>
 800fe6a:	4b23      	ldr	r3, [pc, #140]	; (800fef8 <_svfiprintf_r+0x1f4>)
 800fe6c:	bb1b      	cbnz	r3, 800feb6 <_svfiprintf_r+0x1b2>
 800fe6e:	9b03      	ldr	r3, [sp, #12]
 800fe70:	3307      	adds	r3, #7
 800fe72:	f023 0307 	bic.w	r3, r3, #7
 800fe76:	3308      	adds	r3, #8
 800fe78:	9303      	str	r3, [sp, #12]
 800fe7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe7c:	4433      	add	r3, r6
 800fe7e:	9309      	str	r3, [sp, #36]	; 0x24
 800fe80:	e767      	b.n	800fd52 <_svfiprintf_r+0x4e>
 800fe82:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe86:	460c      	mov	r4, r1
 800fe88:	2001      	movs	r0, #1
 800fe8a:	e7a5      	b.n	800fdd8 <_svfiprintf_r+0xd4>
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	3401      	adds	r4, #1
 800fe90:	9305      	str	r3, [sp, #20]
 800fe92:	4619      	mov	r1, r3
 800fe94:	f04f 0c0a 	mov.w	ip, #10
 800fe98:	4620      	mov	r0, r4
 800fe9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe9e:	3a30      	subs	r2, #48	; 0x30
 800fea0:	2a09      	cmp	r2, #9
 800fea2:	d903      	bls.n	800feac <_svfiprintf_r+0x1a8>
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d0c5      	beq.n	800fe34 <_svfiprintf_r+0x130>
 800fea8:	9105      	str	r1, [sp, #20]
 800feaa:	e7c3      	b.n	800fe34 <_svfiprintf_r+0x130>
 800feac:	fb0c 2101 	mla	r1, ip, r1, r2
 800feb0:	4604      	mov	r4, r0
 800feb2:	2301      	movs	r3, #1
 800feb4:	e7f0      	b.n	800fe98 <_svfiprintf_r+0x194>
 800feb6:	ab03      	add	r3, sp, #12
 800feb8:	9300      	str	r3, [sp, #0]
 800feba:	462a      	mov	r2, r5
 800febc:	4b0f      	ldr	r3, [pc, #60]	; (800fefc <_svfiprintf_r+0x1f8>)
 800febe:	a904      	add	r1, sp, #16
 800fec0:	4638      	mov	r0, r7
 800fec2:	f3af 8000 	nop.w
 800fec6:	1c42      	adds	r2, r0, #1
 800fec8:	4606      	mov	r6, r0
 800feca:	d1d6      	bne.n	800fe7a <_svfiprintf_r+0x176>
 800fecc:	89ab      	ldrh	r3, [r5, #12]
 800fece:	065b      	lsls	r3, r3, #25
 800fed0:	f53f af2c 	bmi.w	800fd2c <_svfiprintf_r+0x28>
 800fed4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fed6:	b01d      	add	sp, #116	; 0x74
 800fed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fedc:	ab03      	add	r3, sp, #12
 800fede:	9300      	str	r3, [sp, #0]
 800fee0:	462a      	mov	r2, r5
 800fee2:	4b06      	ldr	r3, [pc, #24]	; (800fefc <_svfiprintf_r+0x1f8>)
 800fee4:	a904      	add	r1, sp, #16
 800fee6:	4638      	mov	r0, r7
 800fee8:	f000 f87a 	bl	800ffe0 <_printf_i>
 800feec:	e7eb      	b.n	800fec6 <_svfiprintf_r+0x1c2>
 800feee:	bf00      	nop
 800fef0:	08010808 	.word	0x08010808
 800fef4:	08010812 	.word	0x08010812
 800fef8:	00000000 	.word	0x00000000
 800fefc:	0800fc4d 	.word	0x0800fc4d
 800ff00:	0801080e 	.word	0x0801080e

0800ff04 <_printf_common>:
 800ff04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff08:	4616      	mov	r6, r2
 800ff0a:	4699      	mov	r9, r3
 800ff0c:	688a      	ldr	r2, [r1, #8]
 800ff0e:	690b      	ldr	r3, [r1, #16]
 800ff10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ff14:	4293      	cmp	r3, r2
 800ff16:	bfb8      	it	lt
 800ff18:	4613      	movlt	r3, r2
 800ff1a:	6033      	str	r3, [r6, #0]
 800ff1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ff20:	4607      	mov	r7, r0
 800ff22:	460c      	mov	r4, r1
 800ff24:	b10a      	cbz	r2, 800ff2a <_printf_common+0x26>
 800ff26:	3301      	adds	r3, #1
 800ff28:	6033      	str	r3, [r6, #0]
 800ff2a:	6823      	ldr	r3, [r4, #0]
 800ff2c:	0699      	lsls	r1, r3, #26
 800ff2e:	bf42      	ittt	mi
 800ff30:	6833      	ldrmi	r3, [r6, #0]
 800ff32:	3302      	addmi	r3, #2
 800ff34:	6033      	strmi	r3, [r6, #0]
 800ff36:	6825      	ldr	r5, [r4, #0]
 800ff38:	f015 0506 	ands.w	r5, r5, #6
 800ff3c:	d106      	bne.n	800ff4c <_printf_common+0x48>
 800ff3e:	f104 0a19 	add.w	sl, r4, #25
 800ff42:	68e3      	ldr	r3, [r4, #12]
 800ff44:	6832      	ldr	r2, [r6, #0]
 800ff46:	1a9b      	subs	r3, r3, r2
 800ff48:	42ab      	cmp	r3, r5
 800ff4a:	dc26      	bgt.n	800ff9a <_printf_common+0x96>
 800ff4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ff50:	1e13      	subs	r3, r2, #0
 800ff52:	6822      	ldr	r2, [r4, #0]
 800ff54:	bf18      	it	ne
 800ff56:	2301      	movne	r3, #1
 800ff58:	0692      	lsls	r2, r2, #26
 800ff5a:	d42b      	bmi.n	800ffb4 <_printf_common+0xb0>
 800ff5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ff60:	4649      	mov	r1, r9
 800ff62:	4638      	mov	r0, r7
 800ff64:	47c0      	blx	r8
 800ff66:	3001      	adds	r0, #1
 800ff68:	d01e      	beq.n	800ffa8 <_printf_common+0xa4>
 800ff6a:	6823      	ldr	r3, [r4, #0]
 800ff6c:	68e5      	ldr	r5, [r4, #12]
 800ff6e:	6832      	ldr	r2, [r6, #0]
 800ff70:	f003 0306 	and.w	r3, r3, #6
 800ff74:	2b04      	cmp	r3, #4
 800ff76:	bf08      	it	eq
 800ff78:	1aad      	subeq	r5, r5, r2
 800ff7a:	68a3      	ldr	r3, [r4, #8]
 800ff7c:	6922      	ldr	r2, [r4, #16]
 800ff7e:	bf0c      	ite	eq
 800ff80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ff84:	2500      	movne	r5, #0
 800ff86:	4293      	cmp	r3, r2
 800ff88:	bfc4      	itt	gt
 800ff8a:	1a9b      	subgt	r3, r3, r2
 800ff8c:	18ed      	addgt	r5, r5, r3
 800ff8e:	2600      	movs	r6, #0
 800ff90:	341a      	adds	r4, #26
 800ff92:	42b5      	cmp	r5, r6
 800ff94:	d11a      	bne.n	800ffcc <_printf_common+0xc8>
 800ff96:	2000      	movs	r0, #0
 800ff98:	e008      	b.n	800ffac <_printf_common+0xa8>
 800ff9a:	2301      	movs	r3, #1
 800ff9c:	4652      	mov	r2, sl
 800ff9e:	4649      	mov	r1, r9
 800ffa0:	4638      	mov	r0, r7
 800ffa2:	47c0      	blx	r8
 800ffa4:	3001      	adds	r0, #1
 800ffa6:	d103      	bne.n	800ffb0 <_printf_common+0xac>
 800ffa8:	f04f 30ff 	mov.w	r0, #4294967295
 800ffac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffb0:	3501      	adds	r5, #1
 800ffb2:	e7c6      	b.n	800ff42 <_printf_common+0x3e>
 800ffb4:	18e1      	adds	r1, r4, r3
 800ffb6:	1c5a      	adds	r2, r3, #1
 800ffb8:	2030      	movs	r0, #48	; 0x30
 800ffba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ffbe:	4422      	add	r2, r4
 800ffc0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ffc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ffc8:	3302      	adds	r3, #2
 800ffca:	e7c7      	b.n	800ff5c <_printf_common+0x58>
 800ffcc:	2301      	movs	r3, #1
 800ffce:	4622      	mov	r2, r4
 800ffd0:	4649      	mov	r1, r9
 800ffd2:	4638      	mov	r0, r7
 800ffd4:	47c0      	blx	r8
 800ffd6:	3001      	adds	r0, #1
 800ffd8:	d0e6      	beq.n	800ffa8 <_printf_common+0xa4>
 800ffda:	3601      	adds	r6, #1
 800ffdc:	e7d9      	b.n	800ff92 <_printf_common+0x8e>
	...

0800ffe0 <_printf_i>:
 800ffe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffe4:	7e0f      	ldrb	r7, [r1, #24]
 800ffe6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ffe8:	2f78      	cmp	r7, #120	; 0x78
 800ffea:	4691      	mov	r9, r2
 800ffec:	4680      	mov	r8, r0
 800ffee:	460c      	mov	r4, r1
 800fff0:	469a      	mov	sl, r3
 800fff2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fff6:	d807      	bhi.n	8010008 <_printf_i+0x28>
 800fff8:	2f62      	cmp	r7, #98	; 0x62
 800fffa:	d80a      	bhi.n	8010012 <_printf_i+0x32>
 800fffc:	2f00      	cmp	r7, #0
 800fffe:	f000 80d8 	beq.w	80101b2 <_printf_i+0x1d2>
 8010002:	2f58      	cmp	r7, #88	; 0x58
 8010004:	f000 80a3 	beq.w	801014e <_printf_i+0x16e>
 8010008:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801000c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010010:	e03a      	b.n	8010088 <_printf_i+0xa8>
 8010012:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010016:	2b15      	cmp	r3, #21
 8010018:	d8f6      	bhi.n	8010008 <_printf_i+0x28>
 801001a:	a101      	add	r1, pc, #4	; (adr r1, 8010020 <_printf_i+0x40>)
 801001c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010020:	08010079 	.word	0x08010079
 8010024:	0801008d 	.word	0x0801008d
 8010028:	08010009 	.word	0x08010009
 801002c:	08010009 	.word	0x08010009
 8010030:	08010009 	.word	0x08010009
 8010034:	08010009 	.word	0x08010009
 8010038:	0801008d 	.word	0x0801008d
 801003c:	08010009 	.word	0x08010009
 8010040:	08010009 	.word	0x08010009
 8010044:	08010009 	.word	0x08010009
 8010048:	08010009 	.word	0x08010009
 801004c:	08010199 	.word	0x08010199
 8010050:	080100bd 	.word	0x080100bd
 8010054:	0801017b 	.word	0x0801017b
 8010058:	08010009 	.word	0x08010009
 801005c:	08010009 	.word	0x08010009
 8010060:	080101bb 	.word	0x080101bb
 8010064:	08010009 	.word	0x08010009
 8010068:	080100bd 	.word	0x080100bd
 801006c:	08010009 	.word	0x08010009
 8010070:	08010009 	.word	0x08010009
 8010074:	08010183 	.word	0x08010183
 8010078:	682b      	ldr	r3, [r5, #0]
 801007a:	1d1a      	adds	r2, r3, #4
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	602a      	str	r2, [r5, #0]
 8010080:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010084:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010088:	2301      	movs	r3, #1
 801008a:	e0a3      	b.n	80101d4 <_printf_i+0x1f4>
 801008c:	6820      	ldr	r0, [r4, #0]
 801008e:	6829      	ldr	r1, [r5, #0]
 8010090:	0606      	lsls	r6, r0, #24
 8010092:	f101 0304 	add.w	r3, r1, #4
 8010096:	d50a      	bpl.n	80100ae <_printf_i+0xce>
 8010098:	680e      	ldr	r6, [r1, #0]
 801009a:	602b      	str	r3, [r5, #0]
 801009c:	2e00      	cmp	r6, #0
 801009e:	da03      	bge.n	80100a8 <_printf_i+0xc8>
 80100a0:	232d      	movs	r3, #45	; 0x2d
 80100a2:	4276      	negs	r6, r6
 80100a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80100a8:	485e      	ldr	r0, [pc, #376]	; (8010224 <_printf_i+0x244>)
 80100aa:	230a      	movs	r3, #10
 80100ac:	e019      	b.n	80100e2 <_printf_i+0x102>
 80100ae:	680e      	ldr	r6, [r1, #0]
 80100b0:	602b      	str	r3, [r5, #0]
 80100b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80100b6:	bf18      	it	ne
 80100b8:	b236      	sxthne	r6, r6
 80100ba:	e7ef      	b.n	801009c <_printf_i+0xbc>
 80100bc:	682b      	ldr	r3, [r5, #0]
 80100be:	6820      	ldr	r0, [r4, #0]
 80100c0:	1d19      	adds	r1, r3, #4
 80100c2:	6029      	str	r1, [r5, #0]
 80100c4:	0601      	lsls	r1, r0, #24
 80100c6:	d501      	bpl.n	80100cc <_printf_i+0xec>
 80100c8:	681e      	ldr	r6, [r3, #0]
 80100ca:	e002      	b.n	80100d2 <_printf_i+0xf2>
 80100cc:	0646      	lsls	r6, r0, #25
 80100ce:	d5fb      	bpl.n	80100c8 <_printf_i+0xe8>
 80100d0:	881e      	ldrh	r6, [r3, #0]
 80100d2:	4854      	ldr	r0, [pc, #336]	; (8010224 <_printf_i+0x244>)
 80100d4:	2f6f      	cmp	r7, #111	; 0x6f
 80100d6:	bf0c      	ite	eq
 80100d8:	2308      	moveq	r3, #8
 80100da:	230a      	movne	r3, #10
 80100dc:	2100      	movs	r1, #0
 80100de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80100e2:	6865      	ldr	r5, [r4, #4]
 80100e4:	60a5      	str	r5, [r4, #8]
 80100e6:	2d00      	cmp	r5, #0
 80100e8:	bfa2      	ittt	ge
 80100ea:	6821      	ldrge	r1, [r4, #0]
 80100ec:	f021 0104 	bicge.w	r1, r1, #4
 80100f0:	6021      	strge	r1, [r4, #0]
 80100f2:	b90e      	cbnz	r6, 80100f8 <_printf_i+0x118>
 80100f4:	2d00      	cmp	r5, #0
 80100f6:	d04d      	beq.n	8010194 <_printf_i+0x1b4>
 80100f8:	4615      	mov	r5, r2
 80100fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80100fe:	fb03 6711 	mls	r7, r3, r1, r6
 8010102:	5dc7      	ldrb	r7, [r0, r7]
 8010104:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010108:	4637      	mov	r7, r6
 801010a:	42bb      	cmp	r3, r7
 801010c:	460e      	mov	r6, r1
 801010e:	d9f4      	bls.n	80100fa <_printf_i+0x11a>
 8010110:	2b08      	cmp	r3, #8
 8010112:	d10b      	bne.n	801012c <_printf_i+0x14c>
 8010114:	6823      	ldr	r3, [r4, #0]
 8010116:	07de      	lsls	r6, r3, #31
 8010118:	d508      	bpl.n	801012c <_printf_i+0x14c>
 801011a:	6923      	ldr	r3, [r4, #16]
 801011c:	6861      	ldr	r1, [r4, #4]
 801011e:	4299      	cmp	r1, r3
 8010120:	bfde      	ittt	le
 8010122:	2330      	movle	r3, #48	; 0x30
 8010124:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010128:	f105 35ff 	addle.w	r5, r5, #4294967295
 801012c:	1b52      	subs	r2, r2, r5
 801012e:	6122      	str	r2, [r4, #16]
 8010130:	f8cd a000 	str.w	sl, [sp]
 8010134:	464b      	mov	r3, r9
 8010136:	aa03      	add	r2, sp, #12
 8010138:	4621      	mov	r1, r4
 801013a:	4640      	mov	r0, r8
 801013c:	f7ff fee2 	bl	800ff04 <_printf_common>
 8010140:	3001      	adds	r0, #1
 8010142:	d14c      	bne.n	80101de <_printf_i+0x1fe>
 8010144:	f04f 30ff 	mov.w	r0, #4294967295
 8010148:	b004      	add	sp, #16
 801014a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801014e:	4835      	ldr	r0, [pc, #212]	; (8010224 <_printf_i+0x244>)
 8010150:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010154:	6829      	ldr	r1, [r5, #0]
 8010156:	6823      	ldr	r3, [r4, #0]
 8010158:	f851 6b04 	ldr.w	r6, [r1], #4
 801015c:	6029      	str	r1, [r5, #0]
 801015e:	061d      	lsls	r5, r3, #24
 8010160:	d514      	bpl.n	801018c <_printf_i+0x1ac>
 8010162:	07df      	lsls	r7, r3, #31
 8010164:	bf44      	itt	mi
 8010166:	f043 0320 	orrmi.w	r3, r3, #32
 801016a:	6023      	strmi	r3, [r4, #0]
 801016c:	b91e      	cbnz	r6, 8010176 <_printf_i+0x196>
 801016e:	6823      	ldr	r3, [r4, #0]
 8010170:	f023 0320 	bic.w	r3, r3, #32
 8010174:	6023      	str	r3, [r4, #0]
 8010176:	2310      	movs	r3, #16
 8010178:	e7b0      	b.n	80100dc <_printf_i+0xfc>
 801017a:	6823      	ldr	r3, [r4, #0]
 801017c:	f043 0320 	orr.w	r3, r3, #32
 8010180:	6023      	str	r3, [r4, #0]
 8010182:	2378      	movs	r3, #120	; 0x78
 8010184:	4828      	ldr	r0, [pc, #160]	; (8010228 <_printf_i+0x248>)
 8010186:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801018a:	e7e3      	b.n	8010154 <_printf_i+0x174>
 801018c:	0659      	lsls	r1, r3, #25
 801018e:	bf48      	it	mi
 8010190:	b2b6      	uxthmi	r6, r6
 8010192:	e7e6      	b.n	8010162 <_printf_i+0x182>
 8010194:	4615      	mov	r5, r2
 8010196:	e7bb      	b.n	8010110 <_printf_i+0x130>
 8010198:	682b      	ldr	r3, [r5, #0]
 801019a:	6826      	ldr	r6, [r4, #0]
 801019c:	6961      	ldr	r1, [r4, #20]
 801019e:	1d18      	adds	r0, r3, #4
 80101a0:	6028      	str	r0, [r5, #0]
 80101a2:	0635      	lsls	r5, r6, #24
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	d501      	bpl.n	80101ac <_printf_i+0x1cc>
 80101a8:	6019      	str	r1, [r3, #0]
 80101aa:	e002      	b.n	80101b2 <_printf_i+0x1d2>
 80101ac:	0670      	lsls	r0, r6, #25
 80101ae:	d5fb      	bpl.n	80101a8 <_printf_i+0x1c8>
 80101b0:	8019      	strh	r1, [r3, #0]
 80101b2:	2300      	movs	r3, #0
 80101b4:	6123      	str	r3, [r4, #16]
 80101b6:	4615      	mov	r5, r2
 80101b8:	e7ba      	b.n	8010130 <_printf_i+0x150>
 80101ba:	682b      	ldr	r3, [r5, #0]
 80101bc:	1d1a      	adds	r2, r3, #4
 80101be:	602a      	str	r2, [r5, #0]
 80101c0:	681d      	ldr	r5, [r3, #0]
 80101c2:	6862      	ldr	r2, [r4, #4]
 80101c4:	2100      	movs	r1, #0
 80101c6:	4628      	mov	r0, r5
 80101c8:	f7f0 f802 	bl	80001d0 <memchr>
 80101cc:	b108      	cbz	r0, 80101d2 <_printf_i+0x1f2>
 80101ce:	1b40      	subs	r0, r0, r5
 80101d0:	6060      	str	r0, [r4, #4]
 80101d2:	6863      	ldr	r3, [r4, #4]
 80101d4:	6123      	str	r3, [r4, #16]
 80101d6:	2300      	movs	r3, #0
 80101d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80101dc:	e7a8      	b.n	8010130 <_printf_i+0x150>
 80101de:	6923      	ldr	r3, [r4, #16]
 80101e0:	462a      	mov	r2, r5
 80101e2:	4649      	mov	r1, r9
 80101e4:	4640      	mov	r0, r8
 80101e6:	47d0      	blx	sl
 80101e8:	3001      	adds	r0, #1
 80101ea:	d0ab      	beq.n	8010144 <_printf_i+0x164>
 80101ec:	6823      	ldr	r3, [r4, #0]
 80101ee:	079b      	lsls	r3, r3, #30
 80101f0:	d413      	bmi.n	801021a <_printf_i+0x23a>
 80101f2:	68e0      	ldr	r0, [r4, #12]
 80101f4:	9b03      	ldr	r3, [sp, #12]
 80101f6:	4298      	cmp	r0, r3
 80101f8:	bfb8      	it	lt
 80101fa:	4618      	movlt	r0, r3
 80101fc:	e7a4      	b.n	8010148 <_printf_i+0x168>
 80101fe:	2301      	movs	r3, #1
 8010200:	4632      	mov	r2, r6
 8010202:	4649      	mov	r1, r9
 8010204:	4640      	mov	r0, r8
 8010206:	47d0      	blx	sl
 8010208:	3001      	adds	r0, #1
 801020a:	d09b      	beq.n	8010144 <_printf_i+0x164>
 801020c:	3501      	adds	r5, #1
 801020e:	68e3      	ldr	r3, [r4, #12]
 8010210:	9903      	ldr	r1, [sp, #12]
 8010212:	1a5b      	subs	r3, r3, r1
 8010214:	42ab      	cmp	r3, r5
 8010216:	dcf2      	bgt.n	80101fe <_printf_i+0x21e>
 8010218:	e7eb      	b.n	80101f2 <_printf_i+0x212>
 801021a:	2500      	movs	r5, #0
 801021c:	f104 0619 	add.w	r6, r4, #25
 8010220:	e7f5      	b.n	801020e <_printf_i+0x22e>
 8010222:	bf00      	nop
 8010224:	08010819 	.word	0x08010819
 8010228:	0801082a 	.word	0x0801082a

0801022c <memmove>:
 801022c:	4288      	cmp	r0, r1
 801022e:	b510      	push	{r4, lr}
 8010230:	eb01 0402 	add.w	r4, r1, r2
 8010234:	d902      	bls.n	801023c <memmove+0x10>
 8010236:	4284      	cmp	r4, r0
 8010238:	4623      	mov	r3, r4
 801023a:	d807      	bhi.n	801024c <memmove+0x20>
 801023c:	1e43      	subs	r3, r0, #1
 801023e:	42a1      	cmp	r1, r4
 8010240:	d008      	beq.n	8010254 <memmove+0x28>
 8010242:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010246:	f803 2f01 	strb.w	r2, [r3, #1]!
 801024a:	e7f8      	b.n	801023e <memmove+0x12>
 801024c:	4402      	add	r2, r0
 801024e:	4601      	mov	r1, r0
 8010250:	428a      	cmp	r2, r1
 8010252:	d100      	bne.n	8010256 <memmove+0x2a>
 8010254:	bd10      	pop	{r4, pc}
 8010256:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801025a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801025e:	e7f7      	b.n	8010250 <memmove+0x24>

08010260 <_realloc_r>:
 8010260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010264:	4680      	mov	r8, r0
 8010266:	4614      	mov	r4, r2
 8010268:	460e      	mov	r6, r1
 801026a:	b921      	cbnz	r1, 8010276 <_realloc_r+0x16>
 801026c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010270:	4611      	mov	r1, r2
 8010272:	f7ff bc39 	b.w	800fae8 <_malloc_r>
 8010276:	b92a      	cbnz	r2, 8010284 <_realloc_r+0x24>
 8010278:	f7ff fbca 	bl	800fa10 <_free_r>
 801027c:	4625      	mov	r5, r4
 801027e:	4628      	mov	r0, r5
 8010280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010284:	f000 f81b 	bl	80102be <_malloc_usable_size_r>
 8010288:	4284      	cmp	r4, r0
 801028a:	4607      	mov	r7, r0
 801028c:	d802      	bhi.n	8010294 <_realloc_r+0x34>
 801028e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010292:	d812      	bhi.n	80102ba <_realloc_r+0x5a>
 8010294:	4621      	mov	r1, r4
 8010296:	4640      	mov	r0, r8
 8010298:	f7ff fc26 	bl	800fae8 <_malloc_r>
 801029c:	4605      	mov	r5, r0
 801029e:	2800      	cmp	r0, #0
 80102a0:	d0ed      	beq.n	801027e <_realloc_r+0x1e>
 80102a2:	42bc      	cmp	r4, r7
 80102a4:	4622      	mov	r2, r4
 80102a6:	4631      	mov	r1, r6
 80102a8:	bf28      	it	cs
 80102aa:	463a      	movcs	r2, r7
 80102ac:	f7ff fb9a 	bl	800f9e4 <memcpy>
 80102b0:	4631      	mov	r1, r6
 80102b2:	4640      	mov	r0, r8
 80102b4:	f7ff fbac 	bl	800fa10 <_free_r>
 80102b8:	e7e1      	b.n	801027e <_realloc_r+0x1e>
 80102ba:	4635      	mov	r5, r6
 80102bc:	e7df      	b.n	801027e <_realloc_r+0x1e>

080102be <_malloc_usable_size_r>:
 80102be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80102c2:	1f18      	subs	r0, r3, #4
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	bfbc      	itt	lt
 80102c8:	580b      	ldrlt	r3, [r1, r0]
 80102ca:	18c0      	addlt	r0, r0, r3
 80102cc:	4770      	bx	lr
	...

080102d0 <_init>:
 80102d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102d2:	bf00      	nop
 80102d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102d6:	bc08      	pop	{r3}
 80102d8:	469e      	mov	lr, r3
 80102da:	4770      	bx	lr

080102dc <_fini>:
 80102dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102de:	bf00      	nop
 80102e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102e2:	bc08      	pop	{r3}
 80102e4:	469e      	mov	lr, r3
 80102e6:	4770      	bx	lr
