// Seed: 479130455
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input logic id_10
    , id_39, id_40,
    input id_11,
    input id_12,
    input id_13,
    input id_14,
    input id_15,
    output id_16,
    output id_17,
    input logic id_18,
    output logic id_19,
    input id_20,
    input id_21,
    input id_22,
    input id_23,
    input id_24,
    input id_25,
    output id_26,
    output reg id_27,
    output id_28,
    input id_29,
    input logic id_30,
    input logic id_31,
    output id_32,
    output logic id_33,
    output id_34,
    output logic id_35,
    input logic id_36,
    input id_37,
    output logic id_38
);
  assign id_19 = id_22 ? id_23 : id_30 ? 1 : id_13;
  assign id_34 = id_15;
  always @(posedge 1) begin
    id_27 <= 1'h0;
    id_28 <= 1;
  end
endmodule
