
test_dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b8c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f84  08004c4c  08004c4c  00014c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bd0  08006bd0  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  08006bd0  08006bd0  00016bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bd8  08006bd8  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bd8  08006bd8  00016bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bdc  08006bdc  00016bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08006be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200000a0  08006c80  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  08006c80  000205bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138ca  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d18  00000000  00000000  00033992  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  000366b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f40  00000000  00000000  00037748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d6a  00000000  00000000  00038688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015026  00000000  00000000  0003c3f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082e73  00000000  00000000  00051418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d428b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e98  00000000  00000000  000d42dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000a0 	.word	0x200000a0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004c34 	.word	0x08004c34

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a4 	.word	0x200000a4
 8000104:	08004c34 	.word	0x08004c34

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8f8 	bl	80004e4 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8f3 	bl	80004e4 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_f2iz>:
 8000468:	0241      	lsls	r1, r0, #9
 800046a:	0042      	lsls	r2, r0, #1
 800046c:	0fc3      	lsrs	r3, r0, #31
 800046e:	0a49      	lsrs	r1, r1, #9
 8000470:	2000      	movs	r0, #0
 8000472:	0e12      	lsrs	r2, r2, #24
 8000474:	2a7e      	cmp	r2, #126	; 0x7e
 8000476:	dd03      	ble.n	8000480 <__aeabi_f2iz+0x18>
 8000478:	2a9d      	cmp	r2, #157	; 0x9d
 800047a:	dd02      	ble.n	8000482 <__aeabi_f2iz+0x1a>
 800047c:	4a09      	ldr	r2, [pc, #36]	; (80004a4 <__aeabi_f2iz+0x3c>)
 800047e:	1898      	adds	r0, r3, r2
 8000480:	4770      	bx	lr
 8000482:	2080      	movs	r0, #128	; 0x80
 8000484:	0400      	lsls	r0, r0, #16
 8000486:	4301      	orrs	r1, r0
 8000488:	2a95      	cmp	r2, #149	; 0x95
 800048a:	dc07      	bgt.n	800049c <__aeabi_f2iz+0x34>
 800048c:	2096      	movs	r0, #150	; 0x96
 800048e:	1a82      	subs	r2, r0, r2
 8000490:	40d1      	lsrs	r1, r2
 8000492:	4248      	negs	r0, r1
 8000494:	2b00      	cmp	r3, #0
 8000496:	d1f3      	bne.n	8000480 <__aeabi_f2iz+0x18>
 8000498:	0008      	movs	r0, r1
 800049a:	e7f1      	b.n	8000480 <__aeabi_f2iz+0x18>
 800049c:	3a96      	subs	r2, #150	; 0x96
 800049e:	4091      	lsls	r1, r2
 80004a0:	e7f7      	b.n	8000492 <__aeabi_f2iz+0x2a>
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	7fffffff 	.word	0x7fffffff

080004a8 <__clzsi2>:
 80004a8:	211c      	movs	r1, #28
 80004aa:	2301      	movs	r3, #1
 80004ac:	041b      	lsls	r3, r3, #16
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0xe>
 80004b2:	0c00      	lsrs	r0, r0, #16
 80004b4:	3910      	subs	r1, #16
 80004b6:	0a1b      	lsrs	r3, r3, #8
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d301      	bcc.n	80004c0 <__clzsi2+0x18>
 80004bc:	0a00      	lsrs	r0, r0, #8
 80004be:	3908      	subs	r1, #8
 80004c0:	091b      	lsrs	r3, r3, #4
 80004c2:	4298      	cmp	r0, r3
 80004c4:	d301      	bcc.n	80004ca <__clzsi2+0x22>
 80004c6:	0900      	lsrs	r0, r0, #4
 80004c8:	3904      	subs	r1, #4
 80004ca:	a202      	add	r2, pc, #8	; (adr r2, 80004d4 <__clzsi2+0x2c>)
 80004cc:	5c10      	ldrb	r0, [r2, r0]
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	02020304 	.word	0x02020304
 80004d8:	01010101 	.word	0x01010101
	...

080004e4 <__clzdi2>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	2900      	cmp	r1, #0
 80004e8:	d103      	bne.n	80004f2 <__clzdi2+0xe>
 80004ea:	f7ff ffdd 	bl	80004a8 <__clzsi2>
 80004ee:	3020      	adds	r0, #32
 80004f0:	e002      	b.n	80004f8 <__clzdi2+0x14>
 80004f2:	0008      	movs	r0, r1
 80004f4:	f7ff ffd8 	bl	80004a8 <__clzsi2>
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	46c0      	nop			; (mov r8, r8)

080004fc <DwtInit>:

/**
  * @brief  Initialize DWT
  */
void DwtInit(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	SysCClk 		= (SystemCoreClock / 1000000);	// Calculate in us
 8000500:	4b11      	ldr	r3, [pc, #68]	; (8000548 <DwtInit+0x4c>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4911      	ldr	r1, [pc, #68]	; (800054c <DwtInit+0x50>)
 8000506:	0018      	movs	r0, r3
 8000508:	f7ff fe08 	bl	800011c <__udivsi3>
 800050c:	0003      	movs	r3, r0
 800050e:	001a      	movs	r2, r3
 8000510:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <DwtInit+0x54>)
 8000512:	601a      	str	r2, [r3, #0]
	DWT_LAR			|= DWT_LAR_UNLOCK;
 8000514:	4b0f      	ldr	r3, [pc, #60]	; (8000554 <DwtInit+0x58>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <DwtInit+0x58>)
 800051a:	490f      	ldr	r1, [pc, #60]	; (8000558 <DwtInit+0x5c>)
 800051c:	430a      	orrs	r2, r1
 800051e:	601a      	str	r2, [r3, #0]
	DEM_CR			|= (uint32_t)DEM_CR_TRCENA;
 8000520:	4b0e      	ldr	r3, [pc, #56]	; (800055c <DwtInit+0x60>)
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	4b0d      	ldr	r3, [pc, #52]	; (800055c <DwtInit+0x60>)
 8000526:	2180      	movs	r1, #128	; 0x80
 8000528:	0449      	lsls	r1, r1, #17
 800052a:	430a      	orrs	r2, r1
 800052c:	601a      	str	r2, [r3, #0]
	DWT_CYCCNT		= (uint32_t)0u;					// Reset the clock counter
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <DwtInit+0x64>)
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
	DWT_CR			|= (uint32_t)DWT_CR_CYCCNTENA;
 8000534:	4b0b      	ldr	r3, [pc, #44]	; (8000564 <DwtInit+0x68>)
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	4b0a      	ldr	r3, [pc, #40]	; (8000564 <DwtInit+0x68>)
 800053a:	2101      	movs	r1, #1
 800053c:	430a      	orrs	r2, r1
 800053e:	601a      	str	r2, [r3, #0]
}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	20000030 	.word	0x20000030
 800054c:	000f4240 	.word	0x000f4240
 8000550:	200000bc 	.word	0x200000bc
 8000554:	e0001fb0 	.word	0xe0001fb0
 8000558:	c5acce55 	.word	0xc5acce55
 800055c:	e000edfc 	.word	0xe000edfc
 8000560:	e0001004 	.word	0xe0001004
 8000564:	e0001000 	.word	0xe0001000

08000568 <gde021a1_Init>:
  * @brief  Initialize the GDE021A1 EPD Component.
  * @param  None
  * @retval None
  */
void gde021a1_Init(void)
{ 
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
  uint8_t nb_bytes = 0;
 800056e:	1dfb      	adds	r3, r7, #7
 8000570:	2200      	movs	r2, #0
 8000572:	701a      	strb	r2, [r3, #0]

  /* Initialize the GDE021A11 */
  EPD_IO_Init();
 8000574:	f000 fae0 	bl	8000b38 <EPD_IO_Init>

  EPD_IO_WriteReg(EPD_REG_16);  /* Deep sleep mode disable */
 8000578:	2010      	movs	r0, #16
 800057a:	f000 fb1d 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fafa 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_17);  /* Data Entry Mode Setting */
 8000584:	2011      	movs	r0, #17
 8000586:	f000 fb17 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x03);
 800058a:	2003      	movs	r0, #3
 800058c:	f000 faf4 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_68);  /* Set the RAM X start/end address */
 8000590:	2044      	movs	r0, #68	; 0x44
 8000592:	f000 fb11 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);       /* RAM X address start = 00h */
 8000596:	2000      	movs	r0, #0
 8000598:	f000 faee 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteData(0x11);       /* RAM X adress end = 11h (17 * 4pixels by address = 72 pixels) */
 800059c:	2011      	movs	r0, #17
 800059e:	f000 faeb 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_69);  /* Set the RAM Y start/end address */
 80005a2:	2045      	movs	r0, #69	; 0x45
 80005a4:	f000 fb08 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);       /* RAM Y address start = 0 */
 80005a8:	2000      	movs	r0, #0
 80005aa:	f000 fae5 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteData(0xAB);       /* RAM Y adress end = 171 */
 80005ae:	20ab      	movs	r0, #171	; 0xab
 80005b0:	f000 fae2 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_78);  /* Set RAM X Address counter */
 80005b4:	204e      	movs	r0, #78	; 0x4e
 80005b6:	f000 faff 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 80005ba:	2000      	movs	r0, #0
 80005bc:	f000 fadc 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_79);  /* Set RAM Y Address counter */
 80005c0:	204f      	movs	r0, #79	; 0x4f
 80005c2:	f000 faf9 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 80005c6:	2000      	movs	r0, #0
 80005c8:	f000 fad6 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_240); /* Booster Set Internal Feedback Selection */
 80005cc:	20f0      	movs	r0, #240	; 0xf0
 80005ce:	f000 faf3 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x1F);
 80005d2:	201f      	movs	r0, #31
 80005d4:	f000 fad0 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_33);  /* Disable RAM bypass and set GS transition to GSA = GS0 and GSB = GS3 */
 80005d8:	2021      	movs	r0, #33	; 0x21
 80005da:	f000 faed 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x03);
 80005de:	2003      	movs	r0, #3
 80005e0:	f000 faca 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_44);  /* Write VCOMregister */
 80005e4:	202c      	movs	r0, #44	; 0x2c
 80005e6:	f000 fae7 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0xA0);
 80005ea:	20a0      	movs	r0, #160	; 0xa0
 80005ec:	f000 fac4 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_60);  /* Border waveform */
 80005f0:	203c      	movs	r0, #60	; 0x3c
 80005f2:	f000 fae1 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x64);
 80005f6:	2064      	movs	r0, #100	; 0x64
 80005f8:	f000 fabe 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_50);  /* Write LUT register */
 80005fc:	2032      	movs	r0, #50	; 0x32
 80005fe:	f000 fadb 	bl	8000bb8 <EPD_IO_WriteReg>
  
  for (nb_bytes=0; nb_bytes<90; nb_bytes++)
 8000602:	1dfb      	adds	r3, r7, #7
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]
 8000608:	e00c      	b.n	8000624 <gde021a1_Init+0xbc>
  {
    EPD_IO_WriteData(WF_LUT[nb_bytes]);
 800060a:	1dfb      	adds	r3, r7, #7
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4a0a      	ldr	r2, [pc, #40]	; (8000638 <gde021a1_Init+0xd0>)
 8000610:	5cd3      	ldrb	r3, [r2, r3]
 8000612:	b29b      	uxth	r3, r3
 8000614:	0018      	movs	r0, r3
 8000616:	f000 faaf 	bl	8000b78 <EPD_IO_WriteData>
  for (nb_bytes=0; nb_bytes<90; nb_bytes++)
 800061a:	1dfb      	adds	r3, r7, #7
 800061c:	781a      	ldrb	r2, [r3, #0]
 800061e:	1dfb      	adds	r3, r7, #7
 8000620:	3201      	adds	r2, #1
 8000622:	701a      	strb	r2, [r3, #0]
 8000624:	1dfb      	adds	r3, r7, #7
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b59      	cmp	r3, #89	; 0x59
 800062a:	d9ee      	bls.n	800060a <gde021a1_Init+0xa2>
  }
}
 800062c:	46c0      	nop			; (mov r8, r8)
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b002      	add	sp, #8
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	080064c8 	.word	0x080064c8

0800063c <gde021a1_WritePixel>:
  * @brief  Writes 4 dots.
  * @param  HEX_Code: specifies the Data to write.
  * @retval None
  */
void gde021a1_WritePixel(uint8_t HEX_Code)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	0002      	movs	r2, r0
 8000644:	1dfb      	adds	r3, r7, #7
 8000646:	701a      	strb	r2, [r3, #0]
  /* Prepare the register to write data on the RAM */
  EPD_IO_WriteReg(EPD_REG_36);
 8000648:	2024      	movs	r0, #36	; 0x24
 800064a:	f000 fab5 	bl	8000bb8 <EPD_IO_WriteReg>

  /* Send the data to write */
  EPD_IO_WriteData(HEX_Code);
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	b29b      	uxth	r3, r3
 8000654:	0018      	movs	r0, r3
 8000656:	f000 fa8f 	bl	8000b78 <EPD_IO_WriteData>
}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	46bd      	mov	sp, r7
 800065e:	b002      	add	sp, #8
 8000660:	bd80      	pop	{r7, pc}

08000662 <gde021a1_SetDisplayWindow>:
  * @param  Width: display window width.
  * @param  Height: display window height.
  * @retval None
*/
void gde021a1_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8000662:	b5b0      	push	{r4, r5, r7, lr}
 8000664:	b082      	sub	sp, #8
 8000666:	af00      	add	r7, sp, #0
 8000668:	0005      	movs	r5, r0
 800066a:	000c      	movs	r4, r1
 800066c:	0010      	movs	r0, r2
 800066e:	0019      	movs	r1, r3
 8000670:	1dbb      	adds	r3, r7, #6
 8000672:	1c2a      	adds	r2, r5, #0
 8000674:	801a      	strh	r2, [r3, #0]
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	1c22      	adds	r2, r4, #0
 800067a:	801a      	strh	r2, [r3, #0]
 800067c:	1cbb      	adds	r3, r7, #2
 800067e:	1c02      	adds	r2, r0, #0
 8000680:	801a      	strh	r2, [r3, #0]
 8000682:	003b      	movs	r3, r7
 8000684:	1c0a      	adds	r2, r1, #0
 8000686:	801a      	strh	r2, [r3, #0]
  /* Set Y position and the height */
  EPD_IO_WriteReg(EPD_REG_68);
 8000688:	2044      	movs	r0, #68	; 0x44
 800068a:	f000 fa95 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Ypos);
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	881b      	ldrh	r3, [r3, #0]
 8000692:	0018      	movs	r0, r3
 8000694:	f000 fa70 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteData(Height);
 8000698:	003b      	movs	r3, r7
 800069a:	881b      	ldrh	r3, [r3, #0]
 800069c:	0018      	movs	r0, r3
 800069e:	f000 fa6b 	bl	8000b78 <EPD_IO_WriteData>
  /* Set X position and the width */
  EPD_IO_WriteReg(EPD_REG_69);
 80006a2:	2045      	movs	r0, #69	; 0x45
 80006a4:	f000 fa88 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Xpos);
 80006a8:	1dbb      	adds	r3, r7, #6
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fa63 	bl	8000b78 <EPD_IO_WriteData>
  EPD_IO_WriteData(Width);
 80006b2:	1cbb      	adds	r3, r7, #2
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 fa5e 	bl	8000b78 <EPD_IO_WriteData>
  /* Set the height counter */
  EPD_IO_WriteReg(EPD_REG_78);
 80006bc:	204e      	movs	r0, #78	; 0x4e
 80006be:	f000 fa7b 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Ypos);
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 fa56 	bl	8000b78 <EPD_IO_WriteData>
  /* Set the width counter */
  EPD_IO_WriteReg(EPD_REG_79);
 80006cc:	204f      	movs	r0, #79	; 0x4f
 80006ce:	f000 fa73 	bl	8000bb8 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Xpos);
 80006d2:	1dbb      	adds	r3, r7, #6
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	0018      	movs	r0, r3
 80006d8:	f000 fa4e 	bl	8000b78 <EPD_IO_WriteData>
}
 80006dc:	46c0      	nop			; (mov r8, r8)
 80006de:	46bd      	mov	sp, r7
 80006e0:	b002      	add	sp, #8
 80006e2:	bdb0      	pop	{r4, r5, r7, pc}

080006e4 <gde021a1_GetEpdPixelWidth>:
  * @brief  Gets the EPD pixel Width.
  * @param  None
  * @retval The EPD Pixel Width
  */
uint16_t gde021a1_GetEpdPixelWidth(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  return GDE021A1_EPD_PIXEL_WIDTH;
 80006e8:	23ac      	movs	r3, #172	; 0xac
}
 80006ea:	0018      	movs	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <gde021a1_GetEpdPixelHeight>:
  * @brief  Gets the EPD pixel Height.
  * @param  None
  * @retval The EPD Pixel Height
  */
uint16_t gde021a1_GetEpdPixelHeight(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  return GDE021A1_EPD_PIXEL_HEIGHT;
 80006f4:	2312      	movs	r3, #18
}
 80006f6:	0018      	movs	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <gde021a1_RefreshDisplay>:
  * @brief  Activates display update sequence.
  * @param  None
  * @retval None
  */
void gde021a1_RefreshDisplay(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* Write on the Display update control register */
  EPD_IO_WriteReg(EPD_REG_34);
 8000700:	2022      	movs	r0, #34	; 0x22
 8000702:	f000 fa59 	bl	8000bb8 <EPD_IO_WriteReg>
  
  /* Display update data sequence option */
  EPD_IO_WriteData(0xC4);
 8000706:	20c4      	movs	r0, #196	; 0xc4
 8000708:	f000 fa36 	bl	8000b78 <EPD_IO_WriteData>

  /* Launching the update: Nothing should interrupt this sequence in order
     to avoid display corruption */
  EPD_IO_WriteReg(EPD_REG_32);
 800070c:	2020      	movs	r0, #32
 800070e:	f000 fa53 	bl	8000bb8 <EPD_IO_WriteReg>
}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <gde021a1_CloseChargePump>:
  * @brief  Disables the clock and the charge pump.
  * @param  None
  * @retval None
  */
void gde021a1_CloseChargePump(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* Write on the Display update control register */
  EPD_IO_WriteReg(EPD_REG_34);
 800071c:	2022      	movs	r0, #34	; 0x22
 800071e:	f000 fa4b 	bl	8000bb8 <EPD_IO_WriteReg>

  /* Disable CP then Disable Clock signal */  
  EPD_IO_WriteData(0x03);
 8000722:	2003      	movs	r0, #3
 8000724:	f000 fa28 	bl	8000b78 <EPD_IO_WriteData>

  /* Launching the update: Nothing should interrupt this sequence in order
     to avoid display corruption */
  EPD_IO_WriteReg(EPD_REG_32);
 8000728:	2020      	movs	r0, #32
 800072a:	f000 fa45 	bl	8000bb8 <EPD_IO_WriteReg>
}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <gde021a1_DrawImage>:
  * @note   Xsize have to be a multiple of 4 
  * @param  Ysize: Image Y size in the EPD
  * @retval None
  */
void gde021a1_DrawImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 8000734:	b5b0      	push	{r4, r5, r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	0005      	movs	r5, r0
 800073c:	000c      	movs	r4, r1
 800073e:	0010      	movs	r0, r2
 8000740:	0019      	movs	r1, r3
 8000742:	1dbb      	adds	r3, r7, #6
 8000744:	1c2a      	adds	r2, r5, #0
 8000746:	801a      	strh	r2, [r3, #0]
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	1c22      	adds	r2, r4, #0
 800074c:	801a      	strh	r2, [r3, #0]
 800074e:	1cbb      	adds	r3, r7, #2
 8000750:	1c02      	adds	r2, r0, #0
 8000752:	801a      	strh	r2, [r3, #0]
 8000754:	003b      	movs	r3, r7
 8000756:	1c0a      	adds	r2, r1, #0
 8000758:	801a      	strh	r2, [r3, #0]
  uint32_t i, j = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]
  uint8_t pixels_4 = 0;
 800075e:	230f      	movs	r3, #15
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	2200      	movs	r2, #0
 8000764:	701a      	strb	r2, [r3, #0]
  uint8_t pixels_4_grey[4] = {0};
 8000766:	2308      	movs	r3, #8
 8000768:	18fb      	adds	r3, r7, r3
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
  uint8_t nb_4_pixels, data_res = 0;
 800076e:	230d      	movs	r3, #13
 8000770:	18fb      	adds	r3, r7, r3
 8000772:	2200      	movs	r2, #0
 8000774:	701a      	strb	r2, [r3, #0]
  
  /* Prepare the register to write data on the RAM */
  EPD_IO_WriteReg(EPD_REG_36);
 8000776:	2024      	movs	r0, #36	; 0x24
 8000778:	f000 fa1e 	bl	8000bb8 <EPD_IO_WriteReg>
  
  /* X size is a multiple of 8 */
  if ((Xsize % 8) == 0)
 800077c:	1cbb      	adds	r3, r7, #2
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	2207      	movs	r2, #7
 8000782:	4013      	ands	r3, r2
 8000784:	b29b      	uxth	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d000      	beq.n	800078c <gde021a1_DrawImage+0x58>
 800078a:	e087      	b.n	800089c <gde021a1_DrawImage+0x168>
  {
    for (i= 0; i< ((((Ysize) * (Xsize/4)))/2) ; i++)
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
 8000790:	e073      	b.n	800087a <gde021a1_DrawImage+0x146>
    {
      /* Get the current data */
      pixels_4 = pdata[i];
 8000792:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	18d2      	adds	r2, r2, r3
 8000798:	210f      	movs	r1, #15
 800079a:	187b      	adds	r3, r7, r1
 800079c:	7812      	ldrb	r2, [r2, #0]
 800079e:	701a      	strb	r2, [r3, #0]
      if (pixels_4 !=0)
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d05f      	beq.n	8000868 <gde021a1_DrawImage+0x134>
      {
        /* One byte read codes 8 pixels in 1-bit bitmap */
        for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 80007a8:	230e      	movs	r3, #14
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	e054      	b.n	800085c <gde021a1_DrawImage+0x128>
        {
          /* Processing 8 pixels */
          /* Preparing the 4 pixels coded with 4 grey level per pixel
             from a monochrome xbm file */
          for (j= 0; j<4; j++)
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	e029      	b.n	800080c <gde021a1_DrawImage+0xd8>
          {
            if (((pixels_4) & 0x01) == 1)
 80007b8:	230f      	movs	r3, #15
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2201      	movs	r2, #1
 80007c0:	4013      	ands	r3, r2
 80007c2:	d00d      	beq.n	80007e0 <gde021a1_DrawImage+0xac>
            {
              /* Two LSB is coding black in 4 grey level */
              pixels_4_grey[j] &= 0xFC;
 80007c4:	2008      	movs	r0, #8
 80007c6:	183a      	adds	r2, r7, r0
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	18d3      	adds	r3, r2, r3
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2203      	movs	r2, #3
 80007d0:	4393      	bics	r3, r2
 80007d2:	b2d9      	uxtb	r1, r3
 80007d4:	183a      	adds	r2, r7, r0
 80007d6:	693b      	ldr	r3, [r7, #16]
 80007d8:	18d3      	adds	r3, r2, r3
 80007da:	1c0a      	adds	r2, r1, #0
 80007dc:	701a      	strb	r2, [r3, #0]
 80007de:	e00c      	b.n	80007fa <gde021a1_DrawImage+0xc6>
            }
            else
            {
              /* Two LSB is coded white in 4 grey level */
              pixels_4_grey[j] |= 0x03;
 80007e0:	2008      	movs	r0, #8
 80007e2:	183a      	adds	r2, r7, r0
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	18d3      	adds	r3, r2, r3
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2203      	movs	r2, #3
 80007ec:	4313      	orrs	r3, r2
 80007ee:	b2d9      	uxtb	r1, r3
 80007f0:	183a      	adds	r2, r7, r0
 80007f2:	693b      	ldr	r3, [r7, #16]
 80007f4:	18d3      	adds	r3, r2, r3
 80007f6:	1c0a      	adds	r2, r1, #0
 80007f8:	701a      	strb	r2, [r3, #0]
            }
            pixels_4 = pixels_4 >> 1;	
 80007fa:	220f      	movs	r2, #15
 80007fc:	18bb      	adds	r3, r7, r2
 80007fe:	18ba      	adds	r2, r7, r2
 8000800:	7812      	ldrb	r2, [r2, #0]
 8000802:	0852      	lsrs	r2, r2, #1
 8000804:	701a      	strb	r2, [r3, #0]
          for (j= 0; j<4; j++)
 8000806:	693b      	ldr	r3, [r7, #16]
 8000808:	3301      	adds	r3, #1
 800080a:	613b      	str	r3, [r7, #16]
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	2b03      	cmp	r3, #3
 8000810:	d9d2      	bls.n	80007b8 <gde021a1_DrawImage+0x84>
          }
          
          /* Processing 4 pixels */
          /* Format the data to have the Lower pixel number sent on the MSB for the SPI to fit with the RAM 
             EPD topology */
          data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 8000812:	2108      	movs	r1, #8
 8000814:	187b      	adds	r3, r7, r1
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	019b      	lsls	r3, r3, #6
 800081a:	b25a      	sxtb	r2, r3
 800081c:	187b      	adds	r3, r7, r1
 800081e:	785b      	ldrb	r3, [r3, #1]
 8000820:	011b      	lsls	r3, r3, #4
 8000822:	b25b      	sxtb	r3, r3
 8000824:	4313      	orrs	r3, r2
 8000826:	b25a      	sxtb	r2, r3
 8000828:	187b      	adds	r3, r7, r1
 800082a:	789b      	ldrb	r3, [r3, #2]
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	b25b      	sxtb	r3, r3
 8000830:	4313      	orrs	r3, r2
 8000832:	b25a      	sxtb	r2, r3
 8000834:	187b      	adds	r3, r7, r1
 8000836:	78db      	ldrb	r3, [r3, #3]
 8000838:	b25b      	sxtb	r3, r3
 800083a:	4313      	orrs	r3, r2
 800083c:	b25a      	sxtb	r2, r3
 800083e:	210d      	movs	r1, #13
 8000840:	187b      	adds	r3, r7, r1
 8000842:	701a      	strb	r2, [r3, #0]
          
          /* Send the data to the EPD's RAM through SPI */
          EPD_IO_WriteData(data_res);
 8000844:	187b      	adds	r3, r7, r1
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	b29b      	uxth	r3, r3
 800084a:	0018      	movs	r0, r3
 800084c:	f000 f994 	bl	8000b78 <EPD_IO_WriteData>
        for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 8000850:	210e      	movs	r1, #14
 8000852:	187b      	adds	r3, r7, r1
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	187b      	adds	r3, r7, r1
 8000858:	3201      	adds	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	230e      	movs	r3, #14
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d9a5      	bls.n	80007b2 <gde021a1_DrawImage+0x7e>
 8000866:	e005      	b.n	8000874 <gde021a1_DrawImage+0x140>
      }
      else
      {	
        /* 1 byte read from xbm files is equivalent to 8 pixels in the 
           other words 2 bytes to be transferred */
        EPD_IO_WriteData(0xFF);
 8000868:	20ff      	movs	r0, #255	; 0xff
 800086a:	f000 f985 	bl	8000b78 <EPD_IO_WriteData>
        EPD_IO_WriteData(0xFF);
 800086e:	20ff      	movs	r0, #255	; 0xff
 8000870:	f000 f982 	bl	8000b78 <EPD_IO_WriteData>
    for (i= 0; i< ((((Ysize) * (Xsize/4)))/2) ; i++)
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	3301      	adds	r3, #1
 8000878:	617b      	str	r3, [r7, #20]
 800087a:	003b      	movs	r3, r7
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	1cba      	adds	r2, r7, #2
 8000880:	8812      	ldrh	r2, [r2, #0]
 8000882:	0892      	lsrs	r2, r2, #2
 8000884:	b292      	uxth	r2, r2
 8000886:	4353      	muls	r3, r2
 8000888:	2b00      	cmp	r3, #0
 800088a:	da00      	bge.n	800088e <gde021a1_DrawImage+0x15a>
 800088c:	3301      	adds	r3, #1
 800088e:	105b      	asrs	r3, r3, #1
 8000890:	001a      	movs	r2, r3
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	4293      	cmp	r3, r2
 8000896:	d200      	bcs.n	800089a <gde021a1_DrawImage+0x166>
 8000898:	e77b      	b.n	8000792 <gde021a1_DrawImage+0x5e>
          EPD_IO_WriteData(0xFF);
        }
      }
    }
  }
}
 800089a:	e10f      	b.n	8000abc <gde021a1_DrawImage+0x388>
    for (i= 0; i< ((((Ysize) * ((Xsize/4)+1))/2)) ; i++)
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	e0fb      	b.n	8000a9a <gde021a1_DrawImage+0x366>
      pixels_4 = pdata[i];
 80008a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	18d2      	adds	r2, r2, r3
 80008a8:	230f      	movs	r3, #15
 80008aa:	18fb      	adds	r3, r7, r3
 80008ac:	7812      	ldrb	r2, [r2, #0]
 80008ae:	701a      	strb	r2, [r3, #0]
      if (((i+1) % (((Xsize/4)+1)/2)) != 0)
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	1c5a      	adds	r2, r3, #1
 80008b4:	1cbb      	adds	r3, r7, #2
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	089b      	lsrs	r3, r3, #2
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	3301      	adds	r3, #1
 80008be:	2b00      	cmp	r3, #0
 80008c0:	da00      	bge.n	80008c4 <gde021a1_DrawImage+0x190>
 80008c2:	3301      	adds	r3, #1
 80008c4:	105b      	asrs	r3, r3, #1
 80008c6:	0019      	movs	r1, r3
 80008c8:	0010      	movs	r0, r2
 80008ca:	f7ff fcad 	bl	8000228 <__aeabi_uidivmod>
 80008ce:	1e0b      	subs	r3, r1, #0
 80008d0:	d100      	bne.n	80008d4 <gde021a1_DrawImage+0x1a0>
 80008d2:	e071      	b.n	80009b8 <gde021a1_DrawImage+0x284>
        if (pixels_4 !=0)
 80008d4:	230f      	movs	r3, #15
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d05f      	beq.n	800099e <gde021a1_DrawImage+0x26a>
          for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 80008de:	230e      	movs	r3, #14
 80008e0:	18fb      	adds	r3, r7, r3
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
 80008e6:	e054      	b.n	8000992 <gde021a1_DrawImage+0x25e>
            for (j= 0; j<4; j++)
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	e029      	b.n	8000942 <gde021a1_DrawImage+0x20e>
              if (((pixels_4) & 0x01) == 1)
 80008ee:	230f      	movs	r3, #15
 80008f0:	18fb      	adds	r3, r7, r3
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2201      	movs	r2, #1
 80008f6:	4013      	ands	r3, r2
 80008f8:	d00d      	beq.n	8000916 <gde021a1_DrawImage+0x1e2>
                pixels_4_grey[j] &= 0xFC;
 80008fa:	2008      	movs	r0, #8
 80008fc:	183a      	adds	r2, r7, r0
 80008fe:	693b      	ldr	r3, [r7, #16]
 8000900:	18d3      	adds	r3, r2, r3
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2203      	movs	r2, #3
 8000906:	4393      	bics	r3, r2
 8000908:	b2d9      	uxtb	r1, r3
 800090a:	183a      	adds	r2, r7, r0
 800090c:	693b      	ldr	r3, [r7, #16]
 800090e:	18d3      	adds	r3, r2, r3
 8000910:	1c0a      	adds	r2, r1, #0
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	e00c      	b.n	8000930 <gde021a1_DrawImage+0x1fc>
                pixels_4_grey[j] |= 0x03;
 8000916:	2008      	movs	r0, #8
 8000918:	183a      	adds	r2, r7, r0
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	18d3      	adds	r3, r2, r3
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2203      	movs	r2, #3
 8000922:	4313      	orrs	r3, r2
 8000924:	b2d9      	uxtb	r1, r3
 8000926:	183a      	adds	r2, r7, r0
 8000928:	693b      	ldr	r3, [r7, #16]
 800092a:	18d3      	adds	r3, r2, r3
 800092c:	1c0a      	adds	r2, r1, #0
 800092e:	701a      	strb	r2, [r3, #0]
              pixels_4 = pixels_4 >> 1;
 8000930:	220f      	movs	r2, #15
 8000932:	18bb      	adds	r3, r7, r2
 8000934:	18ba      	adds	r2, r7, r2
 8000936:	7812      	ldrb	r2, [r2, #0]
 8000938:	0852      	lsrs	r2, r2, #1
 800093a:	701a      	strb	r2, [r3, #0]
            for (j= 0; j<4; j++)
 800093c:	693b      	ldr	r3, [r7, #16]
 800093e:	3301      	adds	r3, #1
 8000940:	613b      	str	r3, [r7, #16]
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	2b03      	cmp	r3, #3
 8000946:	d9d2      	bls.n	80008ee <gde021a1_DrawImage+0x1ba>
            data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 8000948:	2108      	movs	r1, #8
 800094a:	187b      	adds	r3, r7, r1
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	019b      	lsls	r3, r3, #6
 8000950:	b25a      	sxtb	r2, r3
 8000952:	187b      	adds	r3, r7, r1
 8000954:	785b      	ldrb	r3, [r3, #1]
 8000956:	011b      	lsls	r3, r3, #4
 8000958:	b25b      	sxtb	r3, r3
 800095a:	4313      	orrs	r3, r2
 800095c:	b25a      	sxtb	r2, r3
 800095e:	187b      	adds	r3, r7, r1
 8000960:	789b      	ldrb	r3, [r3, #2]
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	b25b      	sxtb	r3, r3
 8000966:	4313      	orrs	r3, r2
 8000968:	b25a      	sxtb	r2, r3
 800096a:	187b      	adds	r3, r7, r1
 800096c:	78db      	ldrb	r3, [r3, #3]
 800096e:	b25b      	sxtb	r3, r3
 8000970:	4313      	orrs	r3, r2
 8000972:	b25a      	sxtb	r2, r3
 8000974:	210d      	movs	r1, #13
 8000976:	187b      	adds	r3, r7, r1
 8000978:	701a      	strb	r2, [r3, #0]
            EPD_IO_WriteData(data_res);
 800097a:	187b      	adds	r3, r7, r1
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	b29b      	uxth	r3, r3
 8000980:	0018      	movs	r0, r3
 8000982:	f000 f8f9 	bl	8000b78 <EPD_IO_WriteData>
          for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 8000986:	210e      	movs	r1, #14
 8000988:	187b      	adds	r3, r7, r1
 800098a:	781a      	ldrb	r2, [r3, #0]
 800098c:	187b      	adds	r3, r7, r1
 800098e:	3201      	adds	r2, #1
 8000990:	701a      	strb	r2, [r3, #0]
 8000992:	230e      	movs	r3, #14
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d9a5      	bls.n	80008e8 <gde021a1_DrawImage+0x1b4>
 800099c:	e07a      	b.n	8000a94 <gde021a1_DrawImage+0x360>
        else if (pixels_4 == 0)
 800099e:	230f      	movs	r3, #15
 80009a0:	18fb      	adds	r3, r7, r3
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d000      	beq.n	80009aa <gde021a1_DrawImage+0x276>
 80009a8:	e074      	b.n	8000a94 <gde021a1_DrawImage+0x360>
          EPD_IO_WriteData(0xFF);
 80009aa:	20ff      	movs	r0, #255	; 0xff
 80009ac:	f000 f8e4 	bl	8000b78 <EPD_IO_WriteData>
          EPD_IO_WriteData(0xFF);
 80009b0:	20ff      	movs	r0, #255	; 0xff
 80009b2:	f000 f8e1 	bl	8000b78 <EPD_IO_WriteData>
 80009b6:	e06d      	b.n	8000a94 <gde021a1_DrawImage+0x360>
      else if (((i+1) % (((Xsize/4)+1)/2)) == 0)
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	1cbb      	adds	r3, r7, #2
 80009be:	881b      	ldrh	r3, [r3, #0]
 80009c0:	089b      	lsrs	r3, r3, #2
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	3301      	adds	r3, #1
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	da00      	bge.n	80009cc <gde021a1_DrawImage+0x298>
 80009ca:	3301      	adds	r3, #1
 80009cc:	105b      	asrs	r3, r3, #1
 80009ce:	0019      	movs	r1, r3
 80009d0:	0010      	movs	r0, r2
 80009d2:	f7ff fc29 	bl	8000228 <__aeabi_uidivmod>
 80009d6:	1e0b      	subs	r3, r1, #0
 80009d8:	d15c      	bne.n	8000a94 <gde021a1_DrawImage+0x360>
        if (pixels_4 !=0xf0)
 80009da:	230f      	movs	r3, #15
 80009dc:	18fb      	adds	r3, r7, r3
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2bf0      	cmp	r3, #240	; 0xf0
 80009e2:	d04f      	beq.n	8000a84 <gde021a1_DrawImage+0x350>
          for (j= 0; j<4; j++)
 80009e4:	2300      	movs	r3, #0
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	e029      	b.n	8000a3e <gde021a1_DrawImage+0x30a>
            if (((pixels_4) & 0x01) == 1)
 80009ea:	230f      	movs	r3, #15
 80009ec:	18fb      	adds	r3, r7, r3
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2201      	movs	r2, #1
 80009f2:	4013      	ands	r3, r2
 80009f4:	d00d      	beq.n	8000a12 <gde021a1_DrawImage+0x2de>
              pixels_4_grey[j] &= 0xFC;
 80009f6:	2008      	movs	r0, #8
 80009f8:	183a      	adds	r2, r7, r0
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	18d3      	adds	r3, r2, r3
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2203      	movs	r2, #3
 8000a02:	4393      	bics	r3, r2
 8000a04:	b2d9      	uxtb	r1, r3
 8000a06:	183a      	adds	r2, r7, r0
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	18d3      	adds	r3, r2, r3
 8000a0c:	1c0a      	adds	r2, r1, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
 8000a10:	e00c      	b.n	8000a2c <gde021a1_DrawImage+0x2f8>
              pixels_4_grey[j] |= 0x03;
 8000a12:	2008      	movs	r0, #8
 8000a14:	183a      	adds	r2, r7, r0
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	18d3      	adds	r3, r2, r3
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	b2d9      	uxtb	r1, r3
 8000a22:	183a      	adds	r2, r7, r0
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	18d3      	adds	r3, r2, r3
 8000a28:	1c0a      	adds	r2, r1, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
            pixels_4 = pixels_4 >> 1;	
 8000a2c:	220f      	movs	r2, #15
 8000a2e:	18bb      	adds	r3, r7, r2
 8000a30:	18ba      	adds	r2, r7, r2
 8000a32:	7812      	ldrb	r2, [r2, #0]
 8000a34:	0852      	lsrs	r2, r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
          for (j= 0; j<4; j++)
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	613b      	str	r3, [r7, #16]
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	2b03      	cmp	r3, #3
 8000a42:	d9d2      	bls.n	80009ea <gde021a1_DrawImage+0x2b6>
          data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 8000a44:	2108      	movs	r1, #8
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	019b      	lsls	r3, r3, #6
 8000a4c:	b25a      	sxtb	r2, r3
 8000a4e:	187b      	adds	r3, r7, r1
 8000a50:	785b      	ldrb	r3, [r3, #1]
 8000a52:	011b      	lsls	r3, r3, #4
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	4313      	orrs	r3, r2
 8000a58:	b25a      	sxtb	r2, r3
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	789b      	ldrb	r3, [r3, #2]
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	b25b      	sxtb	r3, r3
 8000a62:	4313      	orrs	r3, r2
 8000a64:	b25a      	sxtb	r2, r3
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	78db      	ldrb	r3, [r3, #3]
 8000a6a:	b25b      	sxtb	r3, r3
 8000a6c:	4313      	orrs	r3, r2
 8000a6e:	b25a      	sxtb	r2, r3
 8000a70:	210d      	movs	r1, #13
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	701a      	strb	r2, [r3, #0]
          EPD_IO_WriteData(data_res);
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f000 f87b 	bl	8000b78 <EPD_IO_WriteData>
 8000a82:	e007      	b.n	8000a94 <gde021a1_DrawImage+0x360>
        else if (pixels_4 == 0xf0)
 8000a84:	230f      	movs	r3, #15
 8000a86:	18fb      	adds	r3, r7, r3
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2bf0      	cmp	r3, #240	; 0xf0
 8000a8c:	d102      	bne.n	8000a94 <gde021a1_DrawImage+0x360>
          EPD_IO_WriteData(0xFF);
 8000a8e:	20ff      	movs	r0, #255	; 0xff
 8000a90:	f000 f872 	bl	8000b78 <EPD_IO_WriteData>
    for (i= 0; i< ((((Ysize) * ((Xsize/4)+1))/2)) ; i++)
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	3301      	adds	r3, #1
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	003b      	movs	r3, r7
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	1cba      	adds	r2, r7, #2
 8000aa0:	8812      	ldrh	r2, [r2, #0]
 8000aa2:	0892      	lsrs	r2, r2, #2
 8000aa4:	b292      	uxth	r2, r2
 8000aa6:	3201      	adds	r2, #1
 8000aa8:	4353      	muls	r3, r2
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	da00      	bge.n	8000ab0 <gde021a1_DrawImage+0x37c>
 8000aae:	3301      	adds	r3, #1
 8000ab0:	105b      	asrs	r3, r3, #1
 8000ab2:	001a      	movs	r2, r3
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d200      	bcs.n	8000abc <gde021a1_DrawImage+0x388>
 8000aba:	e6f2      	b.n	80008a2 <gde021a1_DrawImage+0x16e>
}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b006      	add	sp, #24
 8000ac2:	bdb0      	pop	{r4, r5, r7, pc}

08000ac4 <LoopDelay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void LoopDelay(volatile uint32_t n) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	while(n > 0) n--;
 8000acc:	e002      	b.n	8000ad4 <LoopDelay+0x10>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d1f9      	bne.n	8000ace <LoopDelay+0xa>
}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46c0      	nop			; (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b002      	add	sp, #8
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <SPIx_Init>:

static void SPIx_Init(void) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0

    /* On STM32L0538-DISCO, EPD ID cannot be read then keep a common configuration */
    /* for EPD (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a EPD, SPI_DIRECTION_1LINE should be set */
  DISCOVERY_SPIx->CR1 = 0
 8000ae8:	4b02      	ldr	r3, [pc, #8]	; (8000af4 <SPIx_Init+0x10>)
 8000aea:	4a03      	ldr	r2, [pc, #12]	; (8000af8 <SPIx_Init+0x14>)
 8000aec:	601a      	str	r2, [r3, #0]
    | ( 0 * SPI_CR1_CRCNEXT  )         // Transmit CRC next
    | ( 0 * SPI_CR1_CRCEN    )         // Hardware CRC calculation enable
    | ( 0 * SPI_CR1_BIDIOE   )         // Output enable in bidirectional mode
    | ( 0 * SPI_CR1_BIDIMODE )         // Bidirectional data mode enable
  ;
}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40013000 	.word	0x40013000
 8000af8:	00000357 	.word	0x00000357

08000afc <SPIx_Write>:
// won't be used anyway, as there is no MISO from the display
static uint32_t SPIx_Read(void) {
  return 0;
}

static void SPIx_Write(uint8_t n) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	0002      	movs	r2, r0
 8000b04:	1dfb      	adds	r3, r7, #7
 8000b06:	701a      	strb	r2, [r3, #0]
  DISCOVERY_SPIx->DR = n;
 8000b08:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <SPIx_Write+0x38>)
 8000b0a:	1dfa      	adds	r2, r7, #7
 8000b0c:	7812      	ldrb	r2, [r2, #0]
 8000b0e:	60da      	str	r2, [r3, #12]
  while (!(DISCOVERY_SPIx->SR & SPI_SR_TXE)) {
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <SPIx_Write+0x38>)
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	2202      	movs	r2, #2
 8000b18:	4013      	ands	r3, r2
 8000b1a:	d0fa      	beq.n	8000b12 <SPIx_Write+0x16>
    // wait until empty
  }
  while ((DISCOVERY_SPIx->SR & SPI_SR_BSY)) {
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <SPIx_Write+0x38>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	2280      	movs	r2, #128	; 0x80
 8000b24:	4013      	ands	r3, r2
 8000b26:	d1fa      	bne.n	8000b1e <SPIx_Write+0x22>
    // wait until not busy
  }
}
 8000b28:	46c0      	nop			; (mov r8, r8)
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b002      	add	sp, #8
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	40013000 	.word	0x40013000

08000b38 <EPD_IO_Init>:

void EPD_IO_Init(void) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  // pins pinit - see gpio-clock init and gpio pins init in main()

  /* Enable Display */
  PIN_CLR(EPD_PWR);
 8000b3c:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <EPD_IO_Init+0x3c>)
 8000b3e:	2280      	movs	r2, #128	; 0x80
 8000b40:	04d2      	lsls	r2, r2, #19
 8000b42:	619a      	str	r2, [r3, #24]

  /* Set or Reset the control line */
  PIN_CLR(EPD_CS);
 8000b44:	23a0      	movs	r3, #160	; 0xa0
 8000b46:	05db      	lsls	r3, r3, #23
 8000b48:	2280      	movs	r2, #128	; 0x80
 8000b4a:	0612      	lsls	r2, r2, #24
 8000b4c:	619a      	str	r2, [r3, #24]
  PIN_SET(EPD_CS);
 8000b4e:	23a0      	movs	r3, #160	; 0xa0
 8000b50:	05db      	lsls	r3, r3, #23
 8000b52:	2280      	movs	r2, #128	; 0x80
 8000b54:	0212      	lsls	r2, r2, #8
 8000b56:	619a      	str	r2, [r3, #24]

  /* EPD reset pin mamagement */
  PIN_SET(EPD_RESET);
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <EPD_IO_Init+0x3c>)
 8000b5a:	2204      	movs	r2, #4
 8000b5c:	619a      	str	r2, [r3, #24]
  EPD_Delay(10);
 8000b5e:	200a      	movs	r0, #10
 8000b60:	f000 f84a 	bl	8000bf8 <EPD_Delay>

  PIN_SET(DISCOVERY_SPIx_SCK);
 8000b64:	4b03      	ldr	r3, [pc, #12]	; (8000b74 <EPD_IO_Init+0x3c>)
 8000b66:	2208      	movs	r2, #8
 8000b68:	619a      	str	r2, [r3, #24]
  /* SPI Configuration */
  SPIx_Init();
 8000b6a:	f7ff ffbb 	bl	8000ae4 <SPIx_Init>
}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	50000400 	.word	0x50000400

08000b78 <EPD_IO_WriteData>:

void EPD_IO_WriteData(uint16_t n) {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	0002      	movs	r2, r0
 8000b80:	1dbb      	adds	r3, r7, #6
 8000b82:	801a      	strh	r2, [r3, #0]
  /* Reset EPD control line CS */
  PIN_CLR(EPD_CS);
 8000b84:	23a0      	movs	r3, #160	; 0xa0
 8000b86:	05db      	lsls	r3, r3, #23
 8000b88:	2280      	movs	r2, #128	; 0x80
 8000b8a:	0612      	lsls	r2, r2, #24
 8000b8c:	619a      	str	r2, [r3, #24]
  /* Set EPD data/command line DC to High */
  PIN_SET(EPD_DC);
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <EPD_IO_WriteData+0x3c>)
 8000b90:	2280      	movs	r2, #128	; 0x80
 8000b92:	0112      	lsls	r2, r2, #4
 8000b94:	619a      	str	r2, [r3, #24]
  /* Send Data */
  SPIx_Write(n);
 8000b96:	1dbb      	adds	r3, r7, #6
 8000b98:	881b      	ldrh	r3, [r3, #0]
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f7ff ffad 	bl	8000afc <SPIx_Write>
  /* Deselect: Chip Select high */
  PIN_SET(EPD_CS);
 8000ba2:	23a0      	movs	r3, #160	; 0xa0
 8000ba4:	05db      	lsls	r3, r3, #23
 8000ba6:	2280      	movs	r2, #128	; 0x80
 8000ba8:	0212      	lsls	r2, r2, #8
 8000baa:	619a      	str	r2, [r3, #24]
}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b002      	add	sp, #8
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	50000400 	.word	0x50000400

08000bb8 <EPD_IO_WriteReg>:
/**
  * @brief  Writes command to selected EPD register.
  * @param  Reg: Address of the selected register.
  * @retval None
  */
void EPD_IO_WriteReg(uint8_t n) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	1dfb      	adds	r3, r7, #7
 8000bc2:	701a      	strb	r2, [r3, #0]
  /* Reset EPD control line CS */
  PIN_CLR(EPD_CS);
 8000bc4:	23a0      	movs	r3, #160	; 0xa0
 8000bc6:	05db      	lsls	r3, r3, #23
 8000bc8:	2280      	movs	r2, #128	; 0x80
 8000bca:	0612      	lsls	r2, r2, #24
 8000bcc:	619a      	str	r2, [r3, #24]
  /* Set EPD data/command line DC to Low */
  PIN_CLR(EPD_DC);
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <EPD_IO_WriteReg+0x3c>)
 8000bd0:	2280      	movs	r2, #128	; 0x80
 8000bd2:	0512      	lsls	r2, r2, #20
 8000bd4:	619a      	str	r2, [r3, #24]
  /* Send Command */
  SPIx_Write(n);
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f7ff ff8e 	bl	8000afc <SPIx_Write>
  /* Deselect: Chip Select high */
  PIN_SET(EPD_CS);
 8000be0:	23a0      	movs	r3, #160	; 0xa0
 8000be2:	05db      	lsls	r3, r3, #23
 8000be4:	2280      	movs	r2, #128	; 0x80
 8000be6:	0212      	lsls	r2, r2, #8
 8000be8:	619a      	str	r2, [r3, #24]
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	50000400 	.word	0x50000400

08000bf8 <EPD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  * @retval None
  */
void EPD_Delay (uint32_t n) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  LoopDelay(n * 3000);  // some fancy factor to get it roughly in ms
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <EPD_Delay+0x1c>)
 8000c04:	4353      	muls	r3, r2
 8000c06:	0018      	movs	r0, r3
 8000c08:	f7ff ff5c 	bl	8000ac4 <LoopDelay>
}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b002      	add	sp, #8
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	00000bb8 	.word	0x00000bb8

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b08d      	sub	sp, #52	; 0x34
 8000c1c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1e:	f001 f829 	bl	8001c74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c22:	f000 f87b 	bl	8000d1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c26:	f000 fa3d 	bl	80010a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c2a:	f000 f8f3 	bl	8000e14 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c2e:	f000 f931 	bl	8000e94 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000c32:	f000 f967 	bl	8000f04 <MX_SPI2_Init>
  MX_TSC_Init();
 8000c36:	f000 f99b 	bl	8000f70 <MX_TSC_Init>
  MX_USART1_UART_Init();
 8000c3a:	f000 f9dd 	bl	8000ff8 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000c3e:	f000 fa0b 	bl	8001058 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  // testing dhtxx lib
  DwtInit();
 8000c42:	f7ff fc5b 	bl	80004fc <DwtInit>
   /* Set DHT parameter */
  dht1.DataPin = GPIO_PIN_4;
 8000c46:	4b2e      	ldr	r3, [pc, #184]	; (8000d00 <main+0xe8>)
 8000c48:	2210      	movs	r2, #16
 8000c4a:	809a      	strh	r2, [r3, #4]
  dht1.DataPort = GPIOA;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	; (8000d00 <main+0xe8>)
 8000c4e:	22a0      	movs	r2, #160	; 0xa0
 8000c50:	05d2      	lsls	r2, r2, #23
 8000c52:	601a      	str	r2, [r3, #0]
  dht1.Type = DHT11;
 8000c54:	4b2a      	ldr	r3, [pc, #168]	; (8000d00 <main+0xe8>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	719a      	strb	r2, [r3, #6]
  //-------------------------------

  BSP_EPD_Init();
 8000c5a:	f000 fae3 	bl	8001224 <BSP_EPD_Init>

  BSP_EPD_DrawImage(0, 0, 72, 172, (uint8_t*) picture_1);
 8000c5e:	4b29      	ldr	r3, [pc, #164]	; (8000d04 <main+0xec>)
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	23ac      	movs	r3, #172	; 0xac
 8000c64:	2248      	movs	r2, #72	; 0x48
 8000c66:	2100      	movs	r1, #0
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f000 fcc5 	bl	80015f8 <BSP_EPD_DrawImage>
  BSP_EPD_RefreshDisplay();
 8000c6e:	f000 fd1b 	bl	80016a8 <BSP_EPD_RefreshDisplay>
  BSP_EPD_Clear(EPD_COLOR_WHITE);
 8000c72:	20ff      	movs	r0, #255	; 0xff
 8000c74:	f000 fbb2 	bl	80013dc <BSP_EPD_Clear>
  HAL_Delay(1000);
 8000c78:	23fa      	movs	r3, #250	; 0xfa
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f001 f869 	bl	8001d54 <HAL_Delay>

  BSP_EPD_DisplayStringAt(0, 45, (unsigned char *)"Introduction to", CENTER_MODE);
 8000c82:	4a21      	ldr	r2, [pc, #132]	; (8000d08 <main+0xf0>)
 8000c84:	2301      	movs	r3, #1
 8000c86:	212d      	movs	r1, #45	; 0x2d
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f000 fc03 	bl	8001494 <BSP_EPD_DisplayStringAt>
  BSP_EPD_DisplayStringAt(0, 42, (unsigned char *)"embedded system", CENTER_MODE);
 8000c8e:	4a1f      	ldr	r2, [pc, #124]	; (8000d0c <main+0xf4>)
 8000c90:	2301      	movs	r3, #1
 8000c92:	212a      	movs	r1, #42	; 0x2a
 8000c94:	2000      	movs	r0, #0
 8000c96:	f000 fbfd 	bl	8001494 <BSP_EPD_DisplayStringAt>
  BSP_EPD_DisplayStringAt(0, 39, (unsigned char *)"programming", CENTER_MODE);
 8000c9a:	4a1d      	ldr	r2, [pc, #116]	; (8000d10 <main+0xf8>)
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	2127      	movs	r1, #39	; 0x27
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f000 fbf7 	bl	8001494 <BSP_EPD_DisplayStringAt>
  BSP_EPD_DisplayStringAt(0, 36, (unsigned char *)"by Yiman A.u.", CENTER_MODE);
 8000ca6:	4a1b      	ldr	r2, [pc, #108]	; (8000d14 <main+0xfc>)
 8000ca8:	2301      	movs	r3, #1
 8000caa:	2124      	movs	r1, #36	; 0x24
 8000cac:	2000      	movs	r0, #0
 8000cae:	f000 fbf1 	bl	8001494 <BSP_EPD_DisplayStringAt>
  BSP_EPD_RefreshDisplay();
 8000cb2:	f000 fcf9 	bl	80016a8 <BSP_EPD_RefreshDisplay>
  BSP_EPD_Clear(EPD_COLOR_WHITE);
 8000cb6:	20ff      	movs	r0, #255	; 0xff
 8000cb8:	f000 fb90 	bl	80013dc <BSP_EPD_Clear>
  HAL_Delay(2000);
 8000cbc:	23fa      	movs	r3, #250	; 0xfa
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f001 f847 	bl	8001d54 <HAL_Delay>
	BSP_EPD_DisplayStringAt(0, 40, (unsigned char *)strDisp, CENTER_MODE);
	BSP_EPD_RefreshDisplay();
	BSP_EPD_Clear(EPD_COLOR_WHITE);*/

//	DHT_GetData(&dht1);
	sprintf(strDisp, "RH=%02d%% t=%dC", (int)dht1.Humidity, (int)dht1.Temperature);
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <main+0xe8>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	1c18      	adds	r0, r3, #0
 8000ccc:	f7ff fbcc 	bl	8000468 <__aeabi_f2iz>
 8000cd0:	0004      	movs	r4, r0
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <main+0xe8>)
 8000cd4:	691b      	ldr	r3, [r3, #16]
 8000cd6:	1c18      	adds	r0, r3, #0
 8000cd8:	f7ff fbc6 	bl	8000468 <__aeabi_f2iz>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	490e      	ldr	r1, [pc, #56]	; (8000d18 <main+0x100>)
 8000ce0:	1d38      	adds	r0, r7, #4
 8000ce2:	0022      	movs	r2, r4
 8000ce4:	f003 fb3c 	bl	8004360 <siprintf>

	BSP_EPD_DisplayStringAt(0, 40, (unsigned char *)strDisp, CENTER_MODE);
 8000ce8:	1d3a      	adds	r2, r7, #4
 8000cea:	2301      	movs	r3, #1
 8000cec:	2128      	movs	r1, #40	; 0x28
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 fbd0 	bl	8001494 <BSP_EPD_DisplayStringAt>
	BSP_EPD_RefreshDisplay();
 8000cf4:	f000 fcd8 	bl	80016a8 <BSP_EPD_RefreshDisplay>
	BSP_EPD_Clear(EPD_COLOR_WHITE);
 8000cf8:	20ff      	movs	r0, #255	; 0xff
 8000cfa:	f000 fb6f 	bl	80013dc <BSP_EPD_Clear>
	sprintf(strDisp, "RH=%02d%% t=%dC", (int)dht1.Humidity, (int)dht1.Temperature);
 8000cfe:	e7e2      	b.n	8000cc6 <main+0xae>
 8000d00:	200000c0 	.word	0x200000c0
 8000d04:	08006524 	.word	0x08006524
 8000d08:	08004c4c 	.word	0x08004c4c
 8000d0c:	08004c5c 	.word	0x08004c5c
 8000d10:	08004c6c 	.word	0x08004c6c
 8000d14:	08004c78 	.word	0x08004c78
 8000d18:	08004c88 	.word	0x08004c88

08000d1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d1c:	b590      	push	{r4, r7, lr}
 8000d1e:	b09d      	sub	sp, #116	; 0x74
 8000d20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d22:	2438      	movs	r4, #56	; 0x38
 8000d24:	193b      	adds	r3, r7, r4
 8000d26:	0018      	movs	r0, r3
 8000d28:	2338      	movs	r3, #56	; 0x38
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	f003 fb0f 	bl	8004350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d32:	2324      	movs	r3, #36	; 0x24
 8000d34:	18fb      	adds	r3, r7, r3
 8000d36:	0018      	movs	r0, r3
 8000d38:	2314      	movs	r3, #20
 8000d3a:	001a      	movs	r2, r3
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	f003 fb07 	bl	8004350 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d42:	003b      	movs	r3, r7
 8000d44:	0018      	movs	r0, r3
 8000d46:	2324      	movs	r3, #36	; 0x24
 8000d48:	001a      	movs	r2, r3
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	f003 fb00 	bl	8004350 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d50:	4b2e      	ldr	r3, [pc, #184]	; (8000e0c <SystemClock_Config+0xf0>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a2e      	ldr	r2, [pc, #184]	; (8000e10 <SystemClock_Config+0xf4>)
 8000d56:	401a      	ands	r2, r3
 8000d58:	4b2c      	ldr	r3, [pc, #176]	; (8000e0c <SystemClock_Config+0xf0>)
 8000d5a:	2180      	movs	r1, #128	; 0x80
 8000d5c:	0109      	lsls	r1, r1, #4
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	2221      	movs	r2, #33	; 0x21
 8000d66:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d68:	193b      	adds	r3, r7, r4
 8000d6a:	22a0      	movs	r2, #160	; 0xa0
 8000d6c:	02d2      	lsls	r2, r2, #11
 8000d6e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000d70:	0021      	movs	r1, r4
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	2201      	movs	r2, #1
 8000d76:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d7e:	187b      	adds	r3, r7, r1
 8000d80:	2280      	movs	r2, #128	; 0x80
 8000d82:	0252      	lsls	r2, r2, #9
 8000d84:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	2280      	movs	r2, #128	; 0x80
 8000d8a:	0352      	lsls	r2, r2, #13
 8000d8c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	2280      	movs	r2, #128	; 0x80
 8000d92:	0412      	lsls	r2, r2, #16
 8000d94:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	0018      	movs	r0, r3
 8000d9a:	f001 fcbb 	bl	8002714 <HAL_RCC_OscConfig>
 8000d9e:	1e03      	subs	r3, r0, #0
 8000da0:	d001      	beq.n	8000da6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000da2:	f000 fa2d 	bl	8001200 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da6:	2124      	movs	r1, #36	; 0x24
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	220f      	movs	r2, #15
 8000dac:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2203      	movs	r2, #3
 8000db2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2101      	movs	r1, #1
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f002 f866 	bl	8002e9c <HAL_RCC_ClockConfig>
 8000dd0:	1e03      	subs	r3, r0, #0
 8000dd2:	d001      	beq.n	8000dd8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000dd4:	f000 fa14 	bl	8001200 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000dd8:	003b      	movs	r3, r7
 8000dda:	2249      	movs	r2, #73	; 0x49
 8000ddc:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000dde:	003b      	movs	r3, r7
 8000de0:	2200      	movs	r2, #0
 8000de2:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000de4:	003b      	movs	r3, r7
 8000de6:	2200      	movs	r2, #0
 8000de8:	619a      	str	r2, [r3, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000dea:	003b      	movs	r3, r7
 8000dec:	2280      	movs	r2, #128	; 0x80
 8000dee:	04d2      	lsls	r2, r2, #19
 8000df0:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df2:	003b      	movs	r3, r7
 8000df4:	0018      	movs	r0, r3
 8000df6:	f002 fa75 	bl	80032e4 <HAL_RCCEx_PeriphCLKConfig>
 8000dfa:	1e03      	subs	r3, r0, #0
 8000dfc:	d001      	beq.n	8000e02 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000dfe:	f000 f9ff 	bl	8001200 <Error_Handler>
  }
}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b01d      	add	sp, #116	; 0x74
 8000e08:	bd90      	pop	{r4, r7, pc}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	40007000 	.word	0x40007000
 8000e10:	ffffe7ff 	.word	0xffffe7ff

08000e14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e1a:	4a1c      	ldr	r2, [pc, #112]	; (8000e8c <MX_I2C1_Init+0x78>)
 8000e1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e20:	4a1b      	ldr	r2, [pc, #108]	; (8000e90 <MX_I2C1_Init+0x7c>)
 8000e22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e24:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e2a:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e36:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e50:	0018      	movs	r0, r3
 8000e52:	f001 fa07 	bl	8002264 <HAL_I2C_Init>
 8000e56:	1e03      	subs	r3, r0, #0
 8000e58:	d001      	beq.n	8000e5e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e5a:	f000 f9d1 	bl	8001200 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e60:	2100      	movs	r1, #0
 8000e62:	0018      	movs	r0, r3
 8000e64:	f001 fa94 	bl	8002390 <HAL_I2CEx_ConfigAnalogFilter>
 8000e68:	1e03      	subs	r3, r0, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e6c:	f000 f9c8 	bl	8001200 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e70:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <MX_I2C1_Init+0x74>)
 8000e72:	2100      	movs	r1, #0
 8000e74:	0018      	movs	r0, r3
 8000e76:	f001 fad7 	bl	8002428 <HAL_I2CEx_ConfigDigitalFilter>
 8000e7a:	1e03      	subs	r3, r0, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e7e:	f000 f9bf 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200000d8 	.word	0x200000d8
 8000e8c:	40005400 	.word	0x40005400
 8000e90:	00707cbb 	.word	0x00707cbb

08000e94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e98:	4b18      	ldr	r3, [pc, #96]	; (8000efc <MX_SPI1_Init+0x68>)
 8000e9a:	4a19      	ldr	r2, [pc, #100]	; (8000f00 <MX_SPI1_Init+0x6c>)
 8000e9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e9e:	4b17      	ldr	r3, [pc, #92]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ea0:	2282      	movs	r2, #130	; 0x82
 8000ea2:	0052      	lsls	r2, r2, #1
 8000ea4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000ea6:	4b15      	ldr	r3, [pc, #84]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ea8:	2280      	movs	r2, #128	; 0x80
 8000eaa:	0212      	lsls	r2, r2, #8
 8000eac:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000eae:	4b13      	ldr	r3, [pc, #76]	; (8000efc <MX_SPI1_Init+0x68>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eb4:	4b11      	ldr	r3, [pc, #68]	; (8000efc <MX_SPI1_Init+0x68>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000ec0:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ecc:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <MX_SPI1_Init+0x68>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ee0:	2207      	movs	r2, #7
 8000ee2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ee4:	4b05      	ldr	r3, [pc, #20]	; (8000efc <MX_SPI1_Init+0x68>)
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f002 fb8a 	bl	8003600 <HAL_SPI_Init>
 8000eec:	1e03      	subs	r3, r0, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ef0:	f000 f986 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ef4:	46c0      	nop			; (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	2000012c 	.word	0x2000012c
 8000f00:	40013000 	.word	0x40013000

08000f04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f08:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f0a:	4a18      	ldr	r2, [pc, #96]	; (8000f6c <MX_SPI2_Init+0x68>)
 8000f0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f0e:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f10:	2282      	movs	r2, #130	; 0x82
 8000f12:	0052      	lsls	r2, r2, #1
 8000f14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f16:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f40:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f4e:	2207      	movs	r2, #7
 8000f50:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f52:	4b05      	ldr	r3, [pc, #20]	; (8000f68 <MX_SPI2_Init+0x64>)
 8000f54:	0018      	movs	r0, r3
 8000f56:	f002 fb53 	bl	8003600 <HAL_SPI_Init>
 8000f5a:	1e03      	subs	r3, r0, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_SPI2_Init+0x5e>
  {
    Error_Handler();
 8000f5e:	f000 f94f 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000184 	.word	0x20000184
 8000f6c:	40003800 	.word	0x40003800

08000f70 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8000f74:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f76:	4a1f      	ldr	r2, [pc, #124]	; (8000ff4 <MX_TSC_Init+0x84>)
 8000f78:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000f7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f7c:	2280      	movs	r2, #128	; 0x80
 8000f7e:	0552      	lsls	r2, r2, #21
 8000f80:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000f82:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f84:	2280      	movs	r2, #128	; 0x80
 8000f86:	0452      	lsls	r2, r2, #17
 8000f88:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000f90:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000f9c:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	0192      	lsls	r2, r2, #6
 8000fa2:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 8000fa4:	4b12      	ldr	r3, [pc, #72]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fa6:	22a0      	movs	r2, #160	; 0xa0
 8000fa8:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000faa:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fbe:	222c      	movs	r2, #44	; 0x2c
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fc6:	2291      	movs	r2, #145	; 0x91
 8000fc8:	0092      	lsls	r2, r2, #2
 8000fca:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8000fd2:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fd4:	2291      	movs	r2, #145	; 0x91
 8000fd6:	00d2      	lsls	r2, r2, #3
 8000fd8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000fda:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <MX_TSC_Init+0x80>)
 8000fdc:	0018      	movs	r0, r3
 8000fde:	f002 fba3 	bl	8003728 <HAL_TSC_Init>
 8000fe2:	1e03      	subs	r3, r0, #0
 8000fe4:	d001      	beq.n	8000fea <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 8000fe6:	f000 f90b 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200001dc 	.word	0x200001dc
 8000ff4:	40024000 	.word	0x40024000

08000ff8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8000ffe:	4a15      	ldr	r2, [pc, #84]	; (8001054 <MX_USART1_UART_Init+0x5c>)
 8001000:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8001004:	22e1      	movs	r2, #225	; 0xe1
 8001006:	0252      	lsls	r2, r2, #9
 8001008:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800100a:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_USART1_UART_Init+0x58>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_USART1_UART_Init+0x58>)
 800101e:	220c      	movs	r2, #12
 8001020:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_USART1_UART_Init+0x58>)
 800102a:	2200      	movs	r2, #0
 800102c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_USART1_UART_Init+0x58>)
 8001036:	2200      	movs	r2, #0
 8001038:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800103a:	4b05      	ldr	r3, [pc, #20]	; (8001050 <MX_USART1_UART_Init+0x58>)
 800103c:	0018      	movs	r0, r3
 800103e:	f002 fc19 	bl	8003874 <HAL_UART_Init>
 8001042:	1e03      	subs	r3, r0, #0
 8001044:	d001      	beq.n	800104a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001046:	f000 f8db 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000220 	.word	0x20000220
 8001054:	40013800 	.word	0x40013800

08001058 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_USB_PCD_Init+0x44>)
 800105e:	4a10      	ldr	r2, [pc, #64]	; (80010a0 <MX_USB_PCD_Init+0x48>)
 8001060:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_USB_PCD_Init+0x44>)
 8001064:	2208      	movs	r2, #8
 8001066:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_USB_PCD_Init+0x44>)
 800106a:	2202      	movs	r2, #2
 800106c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800106e:	4b0b      	ldr	r3, [pc, #44]	; (800109c <MX_USB_PCD_Init+0x44>)
 8001070:	2202      	movs	r2, #2
 8001072:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001074:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_USB_PCD_Init+0x44>)
 8001076:	2200      	movs	r2, #0
 8001078:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800107a:	4b08      	ldr	r3, [pc, #32]	; (800109c <MX_USB_PCD_Init+0x44>)
 800107c:	2200      	movs	r2, #0
 800107e:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001080:	4b06      	ldr	r3, [pc, #24]	; (800109c <MX_USB_PCD_Init+0x44>)
 8001082:	2200      	movs	r2, #0
 8001084:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001086:	4b05      	ldr	r3, [pc, #20]	; (800109c <MX_USB_PCD_Init+0x44>)
 8001088:	0018      	movs	r0, r3
 800108a:	f001 fa19 	bl	80024c0 <HAL_PCD_Init>
 800108e:	1e03      	subs	r3, r0, #0
 8001090:	d001      	beq.n	8001096 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8001092:	f000 f8b5 	bl	8001200 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	200002a8 	.word	0x200002a8
 80010a0:	40005c00 	.word	0x40005c00

080010a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b08b      	sub	sp, #44	; 0x2c
 80010a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010aa:	2414      	movs	r4, #20
 80010ac:	193b      	adds	r3, r7, r4
 80010ae:	0018      	movs	r0, r3
 80010b0:	2314      	movs	r3, #20
 80010b2:	001a      	movs	r2, r3
 80010b4:	2100      	movs	r1, #0
 80010b6:	f003 f94b 	bl	8004350 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ba:	4b4d      	ldr	r3, [pc, #308]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010be:	4b4c      	ldr	r3, [pc, #304]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010c0:	2104      	movs	r1, #4
 80010c2:	430a      	orrs	r2, r1
 80010c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010c6:	4b4a      	ldr	r3, [pc, #296]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ca:	2204      	movs	r2, #4
 80010cc:	4013      	ands	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d2:	4b47      	ldr	r3, [pc, #284]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010d6:	4b46      	ldr	r3, [pc, #280]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010d8:	2180      	movs	r1, #128	; 0x80
 80010da:	430a      	orrs	r2, r1
 80010dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80010de:	4b44      	ldr	r3, [pc, #272]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010e2:	2280      	movs	r2, #128	; 0x80
 80010e4:	4013      	ands	r3, r2
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ea:	4b41      	ldr	r3, [pc, #260]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010ee:	4b40      	ldr	r3, [pc, #256]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010f0:	2101      	movs	r1, #1
 80010f2:	430a      	orrs	r2, r1
 80010f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010f6:	4b3e      	ldr	r3, [pc, #248]	; (80011f0 <MX_GPIO_Init+0x14c>)
 80010f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fa:	2201      	movs	r2, #1
 80010fc:	4013      	ands	r3, r2
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001102:	4b3b      	ldr	r3, [pc, #236]	; (80011f0 <MX_GPIO_Init+0x14c>)
 8001104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001106:	4b3a      	ldr	r3, [pc, #232]	; (80011f0 <MX_GPIO_Init+0x14c>)
 8001108:	2102      	movs	r1, #2
 800110a:	430a      	orrs	r2, r1
 800110c:	62da      	str	r2, [r3, #44]	; 0x2c
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <MX_GPIO_Init+0x14c>)
 8001110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001112:	2202      	movs	r2, #2
 8001114:	4013      	ands	r3, r2
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD_R_Pin, GPIO_PIN_RESET);
 800111a:	23a0      	movs	r3, #160	; 0xa0
 800111c:	05db      	lsls	r3, r3, #23
 800111e:	2200      	movs	r2, #0
 8001120:	2130      	movs	r1, #48	; 0x30
 8001122:	0018      	movs	r0, r3
 8001124:	f001 f881 	bl	800222a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 8001128:	4932      	ldr	r1, [pc, #200]	; (80011f4 <MX_GPIO_Init+0x150>)
 800112a:	4b33      	ldr	r3, [pc, #204]	; (80011f8 <MX_GPIO_Init+0x154>)
 800112c:	2200      	movs	r2, #0
 800112e:	0018      	movs	r0, r3
 8001130:	f001 f87b 	bl	800222a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8001134:	193b      	adds	r3, r7, r4
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	0192      	lsls	r2, r2, #6
 800113a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800113c:	193b      	adds	r3, r7, r4
 800113e:	2288      	movs	r2, #136	; 0x88
 8001140:	0352      	lsls	r2, r2, #13
 8001142:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	193b      	adds	r3, r7, r4
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 800114a:	193b      	adds	r3, r7, r4
 800114c:	4a2b      	ldr	r2, [pc, #172]	; (80011fc <MX_GPIO_Init+0x158>)
 800114e:	0019      	movs	r1, r3
 8001150:	0010      	movs	r0, r2
 8001152:	f000 fed7 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001156:	193b      	adds	r3, r7, r4
 8001158:	2201      	movs	r2, #1
 800115a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800115c:	193b      	adds	r3, r7, r4
 800115e:	2290      	movs	r2, #144	; 0x90
 8001160:	0352      	lsls	r2, r2, #13
 8001162:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	193b      	adds	r3, r7, r4
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800116a:	193a      	adds	r2, r7, r4
 800116c:	23a0      	movs	r3, #160	; 0xa0
 800116e:	05db      	lsls	r3, r3, #23
 8001170:	0011      	movs	r1, r2
 8001172:	0018      	movs	r0, r3
 8001174:	f000 fec6 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin ePD1_BUSY_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 8001178:	193b      	adds	r3, r7, r4
 800117a:	2281      	movs	r2, #129	; 0x81
 800117c:	0052      	lsls	r2, r2, #1
 800117e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001180:	193b      	adds	r3, r7, r4
 8001182:	2200      	movs	r2, #0
 8001184:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	193b      	adds	r3, r7, r4
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	193a      	adds	r2, r7, r4
 800118e:	23a0      	movs	r3, #160	; 0xa0
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	0011      	movs	r1, r2
 8001194:	0018      	movs	r0, r3
 8001196:	f000 feb5 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD_R_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD_R_Pin;
 800119a:	193b      	adds	r3, r7, r4
 800119c:	2230      	movs	r2, #48	; 0x30
 800119e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	193b      	adds	r3, r7, r4
 80011a2:	2201      	movs	r2, #1
 80011a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	193b      	adds	r3, r7, r4
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ac:	193b      	adds	r3, r7, r4
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b2:	193a      	adds	r2, r7, r4
 80011b4:	23a0      	movs	r3, #160	; 0xa0
 80011b6:	05db      	lsls	r3, r3, #23
 80011b8:	0011      	movs	r1, r2
 80011ba:	0018      	movs	r0, r3
 80011bc:	f000 fea2 	bl	8001f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : ePD1_RESET_Pin ePD1_PWR_ENn_Pin ePD1_D_C_Pin LD_G_Pin */
  GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 80011c0:	0021      	movs	r1, r4
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	4a0b      	ldr	r2, [pc, #44]	; (80011f4 <MX_GPIO_Init+0x150>)
 80011c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	187b      	adds	r3, r7, r1
 80011ca:	2201      	movs	r2, #1
 80011cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	187b      	adds	r3, r7, r1
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	4a06      	ldr	r2, [pc, #24]	; (80011f8 <MX_GPIO_Init+0x154>)
 80011de:	0019      	movs	r1, r3
 80011e0:	0010      	movs	r0, r2
 80011e2:	f000 fe8f 	bl	8001f04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	46bd      	mov	sp, r7
 80011ea:	b00b      	add	sp, #44	; 0x2c
 80011ec:	bd90      	pop	{r4, r7, pc}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	40021000 	.word	0x40021000
 80011f4:	00000c14 	.word	0x00000c14
 80011f8:	50000400 	.word	0x50000400
 80011fc:	50000800 	.word	0x50000800

08001200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001204:	b672      	cpsid	i
}
 8001206:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  BSP_EPD_DisplayStringAt(0, 42, (unsigned char *)"ERROR OCCURRED", CENTER_MODE);
 8001208:	4a05      	ldr	r2, [pc, #20]	; (8001220 <Error_Handler+0x20>)
 800120a:	2301      	movs	r3, #1
 800120c:	212a      	movs	r1, #42	; 0x2a
 800120e:	2000      	movs	r0, #0
 8001210:	f000 f940 	bl	8001494 <BSP_EPD_DisplayStringAt>
	  BSP_EPD_Clear(EPD_COLOR_WHITE);
 8001214:	20ff      	movs	r0, #255	; 0xff
 8001216:	f000 f8e1 	bl	80013dc <BSP_EPD_Clear>
	  BSP_EPD_RefreshDisplay();
 800121a:	f000 fa45 	bl	80016a8 <BSP_EPD_RefreshDisplay>
	  BSP_EPD_DisplayStringAt(0, 42, (unsigned char *)"ERROR OCCURRED", CENTER_MODE);
 800121e:	e7f3      	b.n	8001208 <Error_Handler+0x8>
 8001220:	08004c98 	.word	0x08004c98

08001224 <BSP_EPD_Init>:
  * @brief  Initializes the EPD.
  * @param  None
  * @retval EPD state
  */
uint8_t BSP_EPD_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
	/*!< Set MSION bit */
	RCC->CR |= (uint32_t)0x00000100;
 800122a:	4b46      	ldr	r3, [pc, #280]	; (8001344 <BSP_EPD_Init+0x120>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	4b45      	ldr	r3, [pc, #276]	; (8001344 <BSP_EPD_Init+0x120>)
 8001230:	2180      	movs	r1, #128	; 0x80
 8001232:	0049      	lsls	r1, r1, #1
 8001234:	430a      	orrs	r2, r1
 8001236:	601a      	str	r2, [r3, #0]

	/*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
	RCC->CFGR &= (uint32_t) 0x88FF400C;
 8001238:	4b42      	ldr	r3, [pc, #264]	; (8001344 <BSP_EPD_Init+0x120>)
 800123a:	68da      	ldr	r2, [r3, #12]
 800123c:	4b41      	ldr	r3, [pc, #260]	; (8001344 <BSP_EPD_Init+0x120>)
 800123e:	4942      	ldr	r1, [pc, #264]	; (8001348 <BSP_EPD_Init+0x124>)
 8001240:	400a      	ands	r2, r1
 8001242:	60da      	str	r2, [r3, #12]

	/*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t)0xFEF6FFF6;
 8001244:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <BSP_EPD_Init+0x120>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b3e      	ldr	r3, [pc, #248]	; (8001344 <BSP_EPD_Init+0x120>)
 800124a:	4940      	ldr	r1, [pc, #256]	; (800134c <BSP_EPD_Init+0x128>)
 800124c:	400a      	ands	r2, r1
 800124e:	601a      	str	r2, [r3, #0]

	/*!< Reset HSI48ON  bit */
	RCC->CRRCR &= (uint32_t)0xFFFFFFFE;
 8001250:	4b3c      	ldr	r3, [pc, #240]	; (8001344 <BSP_EPD_Init+0x120>)
 8001252:	689a      	ldr	r2, [r3, #8]
 8001254:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <BSP_EPD_Init+0x120>)
 8001256:	2101      	movs	r1, #1
 8001258:	438a      	bics	r2, r1
 800125a:	609a      	str	r2, [r3, #8]

	/*!< Reset HSEBYP bit */
	RCC->CR &= (uint32_t)0xFFFBFFFF;
 800125c:	4b39      	ldr	r3, [pc, #228]	; (8001344 <BSP_EPD_Init+0x120>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b38      	ldr	r3, [pc, #224]	; (8001344 <BSP_EPD_Init+0x120>)
 8001262:	493b      	ldr	r1, [pc, #236]	; (8001350 <BSP_EPD_Init+0x12c>)
 8001264:	400a      	ands	r2, r1
 8001266:	601a      	str	r2, [r3, #0]

	/*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
	RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001268:	4b36      	ldr	r3, [pc, #216]	; (8001344 <BSP_EPD_Init+0x120>)
 800126a:	68da      	ldr	r2, [r3, #12]
 800126c:	4b35      	ldr	r3, [pc, #212]	; (8001344 <BSP_EPD_Init+0x120>)
 800126e:	4939      	ldr	r1, [pc, #228]	; (8001354 <BSP_EPD_Init+0x130>)
 8001270:	400a      	ands	r2, r1
 8001272:	60da      	str	r2, [r3, #12]

	/*!< Disable all interrupts */
	RCC->CIER = 0x00000000;
 8001274:	4b33      	ldr	r3, [pc, #204]	; (8001344 <BSP_EPD_Init+0x120>)
 8001276:	2200      	movs	r2, #0
 8001278:	611a      	str	r2, [r3, #16]

	RCC->IOPENR |= 0
 800127a:	4b32      	ldr	r3, [pc, #200]	; (8001344 <BSP_EPD_Init+0x120>)
 800127c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800127e:	4b31      	ldr	r3, [pc, #196]	; (8001344 <BSP_EPD_Init+0x120>)
 8001280:	2103      	movs	r1, #3
 8001282:	430a      	orrs	r2, r1
 8001284:	62da      	str	r2, [r3, #44]	; 0x2c
			| RCC_IOPENR_GPIOAEN
			| RCC_IOPENR_GPIOBEN
			;
	RCC->APB2ENR |= 0
 8001286:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <BSP_EPD_Init+0x120>)
 8001288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800128a:	4b2e      	ldr	r3, [pc, #184]	; (8001344 <BSP_EPD_Init+0x120>)
 800128c:	2180      	movs	r1, #128	; 0x80
 800128e:	0149      	lsls	r1, r1, #5
 8001290:	430a      	orrs	r2, r1
 8001292:	635a      	str	r2, [r3, #52]	; 0x34
			| RCC_APB2ENR_SPI1EN
			;

	GPIOA->MODER = (GPIOA->MODER
 8001294:	23a0      	movs	r3, #160	; 0xa0
 8001296:	05db      	lsls	r3, r3, #23
 8001298:	681b      	ldr	r3, [r3, #0]
			& (~GPIO_MODER_MODE5)      // RED LED
			& (~GPIO_MODER_MODE8)      // EPD_BUSY
			& (~GPIO_MODER_MODE15)     // EPD_CS
 800129a:	4a2f      	ldr	r2, [pc, #188]	; (8001358 <BSP_EPD_Init+0x134>)
 800129c:	401a      	ands	r2, r3
	GPIOA->MODER = (GPIOA->MODER
 800129e:	23a0      	movs	r3, #160	; 0xa0
 80012a0:	05db      	lsls	r3, r3, #23
	) | (0
 80012a2:	492e      	ldr	r1, [pc, #184]	; (800135c <BSP_EPD_Init+0x138>)
 80012a4:	430a      	orrs	r2, r1
	GPIOA->MODER = (GPIOA->MODER
 80012a6:	601a      	str	r2, [r3, #0]
			| (GPIO_Mode_Out * GPIO_MODER_MODE5_0)   // RED LED
			| (GPIO_Mode_In  * GPIO_MODER_MODE8_0)   // EPD_BUSY
			| (GPIO_Mode_Out * GPIO_MODER_MODE15_0)  // EPD_CS
	);

	GPIOA->OSPEEDR = (GPIOA->OSPEEDR
 80012a8:	23a0      	movs	r3, #160	; 0xa0
 80012aa:	05db      	lsls	r3, r3, #23
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	23a0      	movs	r3, #160	; 0xa0
 80012b0:	05db      	lsls	r3, r3, #23
			& (~GPIO_OSPEEDER_OSPEED15)    // EPD_CS
	) | (0
 80012b2:	21c0      	movs	r1, #192	; 0xc0
 80012b4:	0609      	lsls	r1, r1, #24
 80012b6:	430a      	orrs	r2, r1
	GPIOA->OSPEEDR = (GPIOA->OSPEEDR
 80012b8:	609a      	str	r2, [r3, #8]
			| (GPIO_Speed_High * GPIO_OSPEEDER_OSPEED15_0)  // EPD_CS
	);
	GPIOA->PUPDR = (GPIOA->PUPDR
 80012ba:	23a0      	movs	r3, #160	; 0xa0
 80012bc:	05db      	lsls	r3, r3, #23
 80012be:	68db      	ldr	r3, [r3, #12]
			& (~GPIO_PUPDR_PUPD8)    // EPD_BUSY
 80012c0:	4a27      	ldr	r2, [pc, #156]	; (8001360 <BSP_EPD_Init+0x13c>)
 80012c2:	401a      	ands	r2, r3
	GPIOA->PUPDR = (GPIOA->PUPDR
 80012c4:	23a0      	movs	r3, #160	; 0xa0
 80012c6:	05db      	lsls	r3, r3, #23
	) | (0
 80012c8:	2180      	movs	r1, #128	; 0x80
 80012ca:	0289      	lsls	r1, r1, #10
 80012cc:	430a      	orrs	r2, r1
	GPIOA->PUPDR = (GPIOA->PUPDR
 80012ce:	60da      	str	r2, [r3, #12]
			| (GPIO_PullDown * GPIO_PUPDR_PUPD8_0)  // EPD_BUSY
	);

	GPIOB->MODER = (GPIOB->MODER
 80012d0:	4b24      	ldr	r3, [pc, #144]	; (8001364 <BSP_EPD_Init+0x140>)
 80012d2:	681b      	ldr	r3, [r3, #0]
			& (~GPIO_MODER_MODE4)      // GREEN LED
			& (~GPIO_MODER_MODE2)      // EPD_RESET
			& (~GPIO_MODER_MODE10)     // EPD_PWR
			& (~GPIO_MODER_MODE11)     // EPD_DC
			& (~GPIO_MODER_MODE3)      // SPIx_SCK
			& (~GPIO_MODER_MODE5)      // SPIx_MOSI
 80012d4:	4a24      	ldr	r2, [pc, #144]	; (8001368 <BSP_EPD_Init+0x144>)
 80012d6:	401a      	ands	r2, r3
	GPIOB->MODER = (GPIOB->MODER
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <BSP_EPD_Init+0x140>)
	) | (0
 80012da:	4924      	ldr	r1, [pc, #144]	; (800136c <BSP_EPD_Init+0x148>)
 80012dc:	430a      	orrs	r2, r1
	GPIOB->MODER = (GPIOB->MODER
 80012de:	601a      	str	r2, [r3, #0]
			| (GPIO_Mode_Out * GPIO_MODER_MODE10_0)  // EPD_PWR
			| (GPIO_Mode_Out * GPIO_MODER_MODE11_0)  // EPD_DC
			| (GPIO_Mode_AlternateFunction * GPIO_MODER_MODE3_0)  // SPIx_SCK
			| (GPIO_Mode_AlternateFunction * GPIO_MODER_MODE5_0)  // SPIx_MOSI
	);
	GPIOB->OSPEEDR = (GPIOB->OSPEEDR
 80012e0:	4b20      	ldr	r3, [pc, #128]	; (8001364 <BSP_EPD_Init+0x140>)
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <BSP_EPD_Init+0x140>)
			& (~GPIO_OSPEEDER_OSPEED2)     // EPD_RESET
			& (~GPIO_OSPEEDER_OSPEED10)    // EPD_PWR
			& (~GPIO_OSPEEDER_OSPEED11)    // EPD_DC
			& (~GPIO_OSPEEDER_OSPEED3)     // SPIx_SCK
			& (~GPIO_OSPEEDER_OSPEED5)     // SPIx_MOSI
	) | (0
 80012e6:	4922      	ldr	r1, [pc, #136]	; (8001370 <BSP_EPD_Init+0x14c>)
 80012e8:	430a      	orrs	r2, r1
	GPIOB->OSPEEDR = (GPIOB->OSPEEDR
 80012ea:	609a      	str	r2, [r3, #8]
			| (GPIO_Speed_High * GPIO_OSPEEDER_OSPEED10_0)  // EPD_PWR
			| (GPIO_Speed_High * GPIO_OSPEEDER_OSPEED11_0)  // EPD_DC
			| (GPIO_Speed_High * GPIO_OSPEEDER_OSPEED3_0)   // SPIx_SCK
			| (GPIO_Speed_High * GPIO_OSPEEDER_OSPEED5_0)   // SPIx_MOSI
	);
	GPIOB->PUPDR = (GPIOB->PUPDR
 80012ec:	4b1d      	ldr	r3, [pc, #116]	; (8001364 <BSP_EPD_Init+0x140>)
 80012ee:	68db      	ldr	r3, [r3, #12]
			& (~GPIO_PUPDR_PUPD3)    // SPIx_SCK
			& (~GPIO_PUPDR_PUPD5)    // SPIx_MOSI
 80012f0:	4a20      	ldr	r2, [pc, #128]	; (8001374 <BSP_EPD_Init+0x150>)
 80012f2:	401a      	ands	r2, r3
	GPIOB->PUPDR = (GPIOB->PUPDR
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <BSP_EPD_Init+0x140>)
	) | (0
 80012f6:	2184      	movs	r1, #132	; 0x84
 80012f8:	0109      	lsls	r1, r1, #4
 80012fa:	430a      	orrs	r2, r1
	GPIOB->PUPDR = (GPIOB->PUPDR
 80012fc:	60da      	str	r2, [r3, #12]
			| (GPIO_PullUp   * GPIO_PUPDR_PUPD3_0)  // SPIx_SCK
			| (GPIO_PullDown * GPIO_PUPDR_PUPD5_0)  // SPIx_MOSI
	);
	GPIOB->AFR[0] = (GPIOB->AFR[0]
 80012fe:	4b19      	ldr	r3, [pc, #100]	; (8001364 <BSP_EPD_Init+0x140>)
 8001300:	6a1a      	ldr	r2, [r3, #32]
 8001302:	4b18      	ldr	r3, [pc, #96]	; (8001364 <BSP_EPD_Init+0x140>)
								& (~ (GPIO_AFRx * GPIO_AFRL_AFRL3_0))    // SPIx_SCK
								& (~ (GPIO_AFRx * GPIO_AFRL_AFRL5_0))    // SPIx_MOSI
	) | (0
 8001304:	491c      	ldr	r1, [pc, #112]	; (8001378 <BSP_EPD_Init+0x154>)
 8001306:	400a      	ands	r2, r1
	GPIOB->AFR[0] = (GPIOB->AFR[0]
 8001308:	621a      	str	r2, [r3, #32]
			| (GPIO_AlternateFunction_SPI1 * GPIO_AFRL_AFRL3_0)  // SPIx_SCK
			| (GPIO_AlternateFunction_SPI1 * GPIO_AFRL_AFRL5_0)  // SPIx_MOSI
	);

	uint8_t ret = EPD_ERROR;
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]

	/* Default value for the Font */
	pFont = &Font16;
 8001310:	4b1a      	ldr	r3, [pc, #104]	; (800137c <BSP_EPD_Init+0x158>)
 8001312:	4a1b      	ldr	r2, [pc, #108]	; (8001380 <BSP_EPD_Init+0x15c>)
 8001314:	601a      	str	r2, [r3, #0]

	epd_drv = &gde021a1_drv;
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <BSP_EPD_Init+0x160>)
 8001318:	4a1b      	ldr	r2, [pc, #108]	; (8001388 <BSP_EPD_Init+0x164>)
 800131a:	601a      	str	r2, [r3, #0]

	/* EPD Init */
	epd_drv->Init();
 800131c:	4b19      	ldr	r3, [pc, #100]	; (8001384 <BSP_EPD_Init+0x160>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4798      	blx	r3

	/* Clear the EPD screen */
	BSP_EPD_Clear(EPD_COLOR_WHITE);
 8001324:	20ff      	movs	r0, #255	; 0xff
 8001326:	f000 f859 	bl	80013dc <BSP_EPD_Clear>

	/* Initialize the font */
	BSP_EPD_SetFont(&EPD_DEFAULT_FONT);
 800132a:	4b18      	ldr	r3, [pc, #96]	; (800138c <BSP_EPD_Init+0x168>)
 800132c:	0018      	movs	r0, r3
 800132e:	f000 f847 	bl	80013c0 <BSP_EPD_SetFont>

	ret = EPD_OK;
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]

	return ret;
 8001338:	1dfb      	adds	r3, r7, #7
 800133a:	781b      	ldrb	r3, [r3, #0]
}
 800133c:	0018      	movs	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	b002      	add	sp, #8
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40021000 	.word	0x40021000
 8001348:	88ff400c 	.word	0x88ff400c
 800134c:	fef6fff6 	.word	0xfef6fff6
 8001350:	fffbffff 	.word	0xfffbffff
 8001354:	ff02ffff 	.word	0xff02ffff
 8001358:	3ffcf3ff 	.word	0x3ffcf3ff
 800135c:	40000400 	.word	0x40000400
 8001360:	fffcffff 	.word	0xfffcffff
 8001364:	50000400 	.word	0x50000400
 8001368:	ff0ff00f 	.word	0xff0ff00f
 800136c:	00500990 	.word	0x00500990
 8001370:	00f00cf0 	.word	0x00f00cf0
 8001374:	fffff33f 	.word	0xfffff33f
 8001378:	ff0f0fff 	.word	0xff0f0fff
 800137c:	2000059c 	.word	0x2000059c
 8001380:	20000008 	.word	0x20000008
 8001384:	200005a0 	.word	0x200005a0
 8001388:	20000010 	.word	0x20000010
 800138c:	20000000 	.word	0x20000000

08001390 <BSP_EPD_GetXSize>:
  * @brief  Gets the EPD X size.
  * @param  None
  * @retval EPD X size
  */
uint32_t BSP_EPD_GetXSize(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  return(epd_drv->GetEpdPixelWidth());
 8001394:	4b03      	ldr	r3, [pc, #12]	; (80013a4 <BSP_EPD_GetXSize+0x14>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	4798      	blx	r3
 800139c:	0003      	movs	r3, r0
}
 800139e:	0018      	movs	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200005a0 	.word	0x200005a0

080013a8 <BSP_EPD_GetYSize>:
  * @brief  Gets the EPD Y size.
  * @param  None   
  * @retval EPD Y size
  */
uint32_t BSP_EPD_GetYSize(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  return(epd_drv->GetEpdPixelHeight());
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <BSP_EPD_GetYSize+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	4798      	blx	r3
 80013b4:	0003      	movs	r3, r0
}
 80013b6:	0018      	movs	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200005a0 	.word	0x200005a0

080013c0 <BSP_EPD_SetFont>:
  * @brief  Sets the Text Font.
  * @param  pFonts: specifies the layer font to be used.
  * @retval None
  */
void BSP_EPD_SetFont(sFONT *pFonts)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  pFont = pFonts;
 80013c8:	4b03      	ldr	r3, [pc, #12]	; (80013d8 <BSP_EPD_SetFont+0x18>)
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	601a      	str	r2, [r3, #0]
}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b002      	add	sp, #8
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	2000059c 	.word	0x2000059c

080013dc <BSP_EPD_Clear>:
  * @brief  Clears the hole EPD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_EPD_Clear(uint16_t Color)
{
 80013dc:	b590      	push	{r4, r7, lr}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	0002      	movs	r2, r0
 80013e4:	1dbb      	adds	r3, r7, #6
 80013e6:	801a      	strh	r2, [r3, #0]
  uint32_t index = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]

  epd_drv->SetDisplayWindow(0, 0, 171, 17);
 80013ec:	4b0f      	ldr	r3, [pc, #60]	; (800142c <BSP_EPD_Clear+0x50>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	689c      	ldr	r4, [r3, #8]
 80013f2:	2311      	movs	r3, #17
 80013f4:	22ab      	movs	r2, #171	; 0xab
 80013f6:	2100      	movs	r1, #0
 80013f8:	2000      	movs	r0, #0
 80013fa:	47a0      	blx	r4

  for(index = 0; index < 3096; index++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	e00a      	b.n	8001418 <BSP_EPD_Clear+0x3c>
  {
      epd_drv->WritePixel(Color);
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <BSP_EPD_Clear+0x50>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	1dba      	adds	r2, r7, #6
 800140a:	8812      	ldrh	r2, [r2, #0]
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	0010      	movs	r0, r2
 8001410:	4798      	blx	r3
  for(index = 0; index < 3096; index++)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	3301      	adds	r3, #1
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	4a05      	ldr	r2, [pc, #20]	; (8001430 <BSP_EPD_Clear+0x54>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d9f0      	bls.n	8001402 <BSP_EPD_Clear+0x26>
  }
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	46bd      	mov	sp, r7
 8001426:	b005      	add	sp, #20
 8001428:	bd90      	pop	{r4, r7, pc}
 800142a:	46c0      	nop			; (mov r8, r8)
 800142c:	200005a0 	.word	0x200005a0
 8001430:	00000c17 	.word	0x00000c17

08001434 <BSP_EPD_DisplayChar>:
  * @param  Ypos: the Line where to display the character shape.
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E.
  * @retval None
  */
void BSP_EPD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	0004      	movs	r4, r0
 800143c:	0008      	movs	r0, r1
 800143e:	0011      	movs	r1, r2
 8001440:	1dbb      	adds	r3, r7, #6
 8001442:	1c22      	adds	r2, r4, #0
 8001444:	801a      	strh	r2, [r3, #0]
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	1c02      	adds	r2, r0, #0
 800144a:	801a      	strh	r2, [r3, #0]
 800144c:	1cfb      	adds	r3, r7, #3
 800144e:	1c0a      	adds	r2, r1, #0
 8001450:	701a      	strb	r2, [r3, #0]
  Ascii -= 32;
 8001452:	1cfb      	adds	r3, r7, #3
 8001454:	1cfa      	adds	r2, r7, #3
 8001456:	7812      	ldrb	r2, [r2, #0]
 8001458:	3a20      	subs	r2, #32
 800145a:	701a      	strb	r2, [r3, #0]
  
  DrawChar(Xpos, Ypos, &pFont->table[Ascii * ((pFont->Height) * (pFont->Width))]);
 800145c:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <BSP_EPD_DisplayChar+0x5c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	1cfb      	adds	r3, r7, #3
 8001464:	7819      	ldrb	r1, [r3, #0]
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <BSP_EPD_DisplayChar+0x5c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	88db      	ldrh	r3, [r3, #6]
 800146c:	0018      	movs	r0, r3
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <BSP_EPD_DisplayChar+0x5c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	889b      	ldrh	r3, [r3, #4]
 8001474:	4343      	muls	r3, r0
 8001476:	434b      	muls	r3, r1
 8001478:	18d2      	adds	r2, r2, r3
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	8819      	ldrh	r1, [r3, #0]
 800147e:	1dbb      	adds	r3, r7, #6
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	0018      	movs	r0, r3
 8001484:	f000 f932 	bl	80016ec <DrawChar>
}
 8001488:	46c0      	nop			; (mov r8, r8)
 800148a:	46bd      	mov	sp, r7
 800148c:	b003      	add	sp, #12
 800148e:	bd90      	pop	{r4, r7, pc}
 8001490:	2000059c 	.word	0x2000059c

08001494 <BSP_EPD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE  
  * @retval None
  */
void BSP_EPD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b089      	sub	sp, #36	; 0x24
 8001498:	af00      	add	r7, sp, #0
 800149a:	0004      	movs	r4, r0
 800149c:	0008      	movs	r0, r1
 800149e:	60ba      	str	r2, [r7, #8]
 80014a0:	0019      	movs	r1, r3
 80014a2:	230e      	movs	r3, #14
 80014a4:	18fb      	adds	r3, r7, r3
 80014a6:	1c22      	adds	r2, r4, #0
 80014a8:	801a      	strh	r2, [r3, #0]
 80014aa:	230c      	movs	r3, #12
 80014ac:	18fb      	adds	r3, r7, r3
 80014ae:	1c02      	adds	r2, r0, #0
 80014b0:	801a      	strh	r2, [r3, #0]
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	1c0a      	adds	r2, r1, #0
 80014b6:	701a      	strb	r2, [r3, #0]
  uint16_t refcolumn = 1, i = 0;
 80014b8:	231e      	movs	r3, #30
 80014ba:	18fb      	adds	r3, r7, r3
 80014bc:	2201      	movs	r2, #1
 80014be:	801a      	strh	r2, [r3, #0]
 80014c0:	231c      	movs	r3, #28
 80014c2:	18fb      	adds	r3, r7, r3
 80014c4:	2200      	movs	r2, #0
 80014c6:	801a      	strh	r2, [r3, #0]
  uint32_t size = 0, xsize = 0; 
 80014c8:	2300      	movs	r3, #0
 80014ca:	61bb      	str	r3, [r7, #24]
 80014cc:	2300      	movs	r3, #0
 80014ce:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80014d4:	e002      	b.n	80014dc <BSP_EPD_DisplayStringAt+0x48>
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	3301      	adds	r3, #1
 80014da:	61bb      	str	r3, [r7, #24]
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	1c5a      	adds	r2, r3, #1
 80014e0:	617a      	str	r2, [r7, #20]
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1f6      	bne.n	80014d6 <BSP_EPD_DisplayStringAt+0x42>
  
  /* Characters number per line */
  xsize = (BSP_EPD_GetXSize()/pFont->Width);
 80014e8:	f7ff ff52 	bl	8001390 <BSP_EPD_GetXSize>
 80014ec:	0002      	movs	r2, r0
 80014ee:	4b41      	ldr	r3, [pc, #260]	; (80015f4 <BSP_EPD_DisplayStringAt+0x160>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	889b      	ldrh	r3, [r3, #4]
 80014f4:	0019      	movs	r1, r3
 80014f6:	0010      	movs	r0, r2
 80014f8:	f7fe fe10 	bl	800011c <__udivsi3>
 80014fc:	0003      	movs	r3, r0
 80014fe:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8001500:	1dfb      	adds	r3, r7, #7
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b03      	cmp	r3, #3
 8001506:	d016      	beq.n	8001536 <BSP_EPD_DisplayStringAt+0xa2>
 8001508:	dc2d      	bgt.n	8001566 <BSP_EPD_DisplayStringAt+0xd2>
 800150a:	2b01      	cmp	r3, #1
 800150c:	d002      	beq.n	8001514 <BSP_EPD_DisplayStringAt+0x80>
 800150e:	2b02      	cmp	r3, #2
 8001510:	d018      	beq.n	8001544 <BSP_EPD_DisplayStringAt+0xb0>
 8001512:	e028      	b.n	8001566 <BSP_EPD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* pFont->Width) / 2;
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	1ad2      	subs	r2, r2, r3
 800151a:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <BSP_EPD_DisplayStringAt+0x160>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	889b      	ldrh	r3, [r3, #4]
 8001520:	4353      	muls	r3, r2
 8001522:	085b      	lsrs	r3, r3, #1
 8001524:	b299      	uxth	r1, r3
 8001526:	231e      	movs	r3, #30
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	220e      	movs	r2, #14
 800152c:	18ba      	adds	r2, r7, r2
 800152e:	8812      	ldrh	r2, [r2, #0]
 8001530:	188a      	adds	r2, r1, r2
 8001532:	801a      	strh	r2, [r3, #0]
      break;
 8001534:	e01e      	b.n	8001574 <BSP_EPD_DisplayStringAt+0xe0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001536:	231e      	movs	r3, #30
 8001538:	18fb      	adds	r3, r7, r3
 800153a:	220e      	movs	r2, #14
 800153c:	18ba      	adds	r2, r7, r2
 800153e:	8812      	ldrh	r2, [r2, #0]
 8001540:	801a      	strh	r2, [r3, #0]
      break;
 8001542:	e017      	b.n	8001574 <BSP_EPD_DisplayStringAt+0xe0>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*pFont->Width);
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	b29a      	uxth	r2, r3
 800154c:	4b29      	ldr	r3, [pc, #164]	; (80015f4 <BSP_EPD_DisplayStringAt+0x160>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	889b      	ldrh	r3, [r3, #4]
 8001552:	4353      	muls	r3, r2
 8001554:	b299      	uxth	r1, r3
 8001556:	231e      	movs	r3, #30
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	220e      	movs	r2, #14
 800155c:	18ba      	adds	r2, r7, r2
 800155e:	8812      	ldrh	r2, [r2, #0]
 8001560:	1a8a      	subs	r2, r1, r2
 8001562:	801a      	strh	r2, [r3, #0]
      break;
 8001564:	e006      	b.n	8001574 <BSP_EPD_DisplayStringAt+0xe0>
    }    
  default:
    {
      refcolumn = Xpos;
 8001566:	231e      	movs	r3, #30
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	220e      	movs	r2, #14
 800156c:	18ba      	adds	r2, r7, r2
 800156e:	8812      	ldrh	r2, [r2, #0]
 8001570:	801a      	strh	r2, [r3, #0]
      break;
 8001572:	46c0      	nop			; (mov r8, r8)
    }
  }
  
  /* Send the string character by character on EPD */
  while ((*Text != 0) & (((BSP_EPD_GetXSize() - (i*pFont->Width)) & 0xFFFF) >= pFont->Width))
 8001574:	e01b      	b.n	80015ae <BSP_EPD_DisplayStringAt+0x11a>
  {
    /* Display one character on EPD */
    BSP_EPD_DisplayChar(refcolumn, Ypos, *Text);
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	781a      	ldrb	r2, [r3, #0]
 800157a:	230c      	movs	r3, #12
 800157c:	18fb      	adds	r3, r7, r3
 800157e:	8819      	ldrh	r1, [r3, #0]
 8001580:	241e      	movs	r4, #30
 8001582:	193b      	adds	r3, r7, r4
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	0018      	movs	r0, r3
 8001588:	f7ff ff54 	bl	8001434 <BSP_EPD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += pFont->Width;
 800158c:	4b19      	ldr	r3, [pc, #100]	; (80015f4 <BSP_EPD_DisplayStringAt+0x160>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	8899      	ldrh	r1, [r3, #4]
 8001592:	193b      	adds	r3, r7, r4
 8001594:	193a      	adds	r2, r7, r4
 8001596:	8812      	ldrh	r2, [r2, #0]
 8001598:	188a      	adds	r2, r1, r2
 800159a:	801a      	strh	r2, [r3, #0]
    /* Point on the next character */
    Text++;
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	3301      	adds	r3, #1
 80015a0:	60bb      	str	r3, [r7, #8]
    i++;
 80015a2:	211c      	movs	r1, #28
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	881a      	ldrh	r2, [r3, #0]
 80015a8:	187b      	adds	r3, r7, r1
 80015aa:	3201      	adds	r2, #1
 80015ac:	801a      	strh	r2, [r3, #0]
  while ((*Text != 0) & (((BSP_EPD_GetXSize() - (i*pFont->Width)) & 0xFFFF) >= pFont->Width))
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	1e5a      	subs	r2, r3, #1
 80015b4:	4193      	sbcs	r3, r2
 80015b6:	b2dc      	uxtb	r4, r3
 80015b8:	f7ff feea 	bl	8001390 <BSP_EPD_GetXSize>
 80015bc:	0001      	movs	r1, r0
 80015be:	231c      	movs	r3, #28
 80015c0:	18fb      	adds	r3, r7, r3
 80015c2:	881a      	ldrh	r2, [r3, #0]
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <BSP_EPD_DisplayStringAt+0x160>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	889b      	ldrh	r3, [r3, #4]
 80015ca:	4353      	muls	r3, r2
 80015cc:	1acb      	subs	r3, r1, r3
 80015ce:	041b      	lsls	r3, r3, #16
 80015d0:	0c1a      	lsrs	r2, r3, #16
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <BSP_EPD_DisplayStringAt+0x160>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	889b      	ldrh	r3, [r3, #4]
 80015d8:	0019      	movs	r1, r3
 80015da:	2300      	movs	r3, #0
 80015dc:	428a      	cmp	r2, r1
 80015de:	415b      	adcs	r3, r3
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	4023      	ands	r3, r4
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1c5      	bne.n	8001576 <BSP_EPD_DisplayStringAt+0xe2>
  }
}
 80015ea:	46c0      	nop			; (mov r8, r8)
 80015ec:	46c0      	nop			; (mov r8, r8)
 80015ee:	46bd      	mov	sp, r7
 80015f0:	b009      	add	sp, #36	; 0x24
 80015f2:	bd90      	pop	{r4, r7, pc}
 80015f4:	2000059c 	.word	0x2000059c

080015f8 <BSP_EPD_DrawImage>:
  * @param  Ysize: Y size in the EPD
  * @param  pdata: Pointer to the Image address
  * @retval None
  */
void BSP_EPD_DrawImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 80015f8:	b5b0      	push	{r4, r5, r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af02      	add	r7, sp, #8
 80015fe:	0005      	movs	r5, r0
 8001600:	000c      	movs	r4, r1
 8001602:	0010      	movs	r0, r2
 8001604:	0019      	movs	r1, r3
 8001606:	1dbb      	adds	r3, r7, #6
 8001608:	1c2a      	adds	r2, r5, #0
 800160a:	801a      	strh	r2, [r3, #0]
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	1c22      	adds	r2, r4, #0
 8001610:	801a      	strh	r2, [r3, #0]
 8001612:	1cbb      	adds	r3, r7, #2
 8001614:	1c02      	adds	r2, r0, #0
 8001616:	801a      	strh	r2, [r3, #0]
 8001618:	003b      	movs	r3, r7
 800161a:	1c0a      	adds	r2, r1, #0
 800161c:	801a      	strh	r2, [r3, #0]
  /* Set display window */
  epd_drv->SetDisplayWindow(Xpos, Ypos, (Xpos+Ysize-1), (Ypos+(Xsize/4)-1));
 800161e:	4b21      	ldr	r3, [pc, #132]	; (80016a4 <BSP_EPD_DrawImage+0xac>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	689c      	ldr	r4, [r3, #8]
 8001624:	1dba      	adds	r2, r7, #6
 8001626:	003b      	movs	r3, r7
 8001628:	8812      	ldrh	r2, [r2, #0]
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	18d3      	adds	r3, r2, r3
 800162e:	b29b      	uxth	r3, r3
 8001630:	3b01      	subs	r3, #1
 8001632:	b29d      	uxth	r5, r3
 8001634:	1cbb      	adds	r3, r7, #2
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	089b      	lsrs	r3, r3, #2
 800163a:	b29a      	uxth	r2, r3
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	18d3      	adds	r3, r2, r3
 8001642:	b29b      	uxth	r3, r3
 8001644:	3b01      	subs	r3, #1
 8001646:	b29a      	uxth	r2, r3
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	8819      	ldrh	r1, [r3, #0]
 800164c:	1dbb      	adds	r3, r7, #6
 800164e:	8818      	ldrh	r0, [r3, #0]
 8001650:	0013      	movs	r3, r2
 8001652:	002a      	movs	r2, r5
 8001654:	47a0      	blx	r4
  
  if(epd_drv->DrawImage != NULL)
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <BSP_EPD_DrawImage+0xac>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d00e      	beq.n	800167e <BSP_EPD_DrawImage+0x86>
  {
    epd_drv->DrawImage(Xpos, Ypos, Xsize, Ysize, pdata);
 8001660:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <BSP_EPD_DrawImage+0xac>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	69dc      	ldr	r4, [r3, #28]
 8001666:	003b      	movs	r3, r7
 8001668:	881d      	ldrh	r5, [r3, #0]
 800166a:	1cbb      	adds	r3, r7, #2
 800166c:	881a      	ldrh	r2, [r3, #0]
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	8819      	ldrh	r1, [r3, #0]
 8001672:	1dbb      	adds	r3, r7, #6
 8001674:	8818      	ldrh	r0, [r3, #0]
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	002b      	movs	r3, r5
 800167c:	47a0      	blx	r4
  }
  epd_drv->SetDisplayWindow(0, 0, BSP_EPD_GetXSize(), BSP_EPD_GetYSize());
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <BSP_EPD_DrawImage+0xac>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	689c      	ldr	r4, [r3, #8]
 8001684:	f7ff fe84 	bl	8001390 <BSP_EPD_GetXSize>
 8001688:	0003      	movs	r3, r0
 800168a:	b29d      	uxth	r5, r3
 800168c:	f7ff fe8c 	bl	80013a8 <BSP_EPD_GetYSize>
 8001690:	0003      	movs	r3, r0
 8001692:	b29b      	uxth	r3, r3
 8001694:	002a      	movs	r2, r5
 8001696:	2100      	movs	r1, #0
 8001698:	2000      	movs	r0, #0
 800169a:	47a0      	blx	r4
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bdb0      	pop	{r4, r5, r7, pc}
 80016a4:	200005a0 	.word	0x200005a0

080016a8 <BSP_EPD_RefreshDisplay>:
  * @brief  Updates the display from the data located into the RAM.
  * @param  None
  * @retval None
  */
void BSP_EPD_RefreshDisplay(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* Refresh display sequence */
  epd_drv->RefreshDisplay();
 80016ac:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <BSP_EPD_RefreshDisplay+0x3c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	4798      	blx	r3

  /* Poll on the BUSY signal and wait for the EPD to be ready */
  while (HAL_GPIO_ReadPin(EPD_BUSY_GPIO_PORT, EPD_BUSY_PIN) != (uint16_t)RESET);
 80016b4:	46c0      	nop			; (mov r8, r8)
 80016b6:	2380      	movs	r3, #128	; 0x80
 80016b8:	005a      	lsls	r2, r3, #1
 80016ba:	23a0      	movs	r3, #160	; 0xa0
 80016bc:	05db      	lsls	r3, r3, #23
 80016be:	0011      	movs	r1, r2
 80016c0:	0018      	movs	r0, r3
 80016c2:	f000 fd95 	bl	80021f0 <HAL_GPIO_ReadPin>
 80016c6:	1e03      	subs	r3, r0, #0
 80016c8:	d1f5      	bne.n	80016b6 <BSP_EPD_RefreshDisplay+0xe>

  /*  EPD reset pin mamagement */
  EPD_RESET_HIGH();
 80016ca:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <BSP_EPD_RefreshDisplay+0x40>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	2104      	movs	r1, #4
 80016d0:	0018      	movs	r0, r3
 80016d2:	f000 fdaa 	bl	800222a <HAL_GPIO_WritePin>

  /* Add a 10 ms Delay after EPD pin Reset */
  EPD_Delay(10);
 80016d6:	200a      	movs	r0, #10
 80016d8:	f7ff fa8e 	bl	8000bf8 <EPD_Delay>
}
 80016dc:	46c0      	nop			; (mov r8, r8)
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	200005a0 	.word	0x200005a0
 80016e8:	50000400 	.word	0x50000400

080016ec <DrawChar>:
  * @param  Ypos: specifies the Y position, can be a value from 0 to 17
  * @param  c: pointer to the character data
  * @retval None
  */
static void  DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ee:	b087      	sub	sp, #28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	603a      	str	r2, [r7, #0]
 80016f4:	1dbb      	adds	r3, r7, #6
 80016f6:	1c02      	adds	r2, r0, #0
 80016f8:	801a      	strh	r2, [r3, #0]
 80016fa:	1d3b      	adds	r3, r7, #4
 80016fc:	1c0a      	adds	r2, r1, #0
 80016fe:	801a      	strh	r2, [r3, #0]
  uint32_t index = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
  uint32_t data_length = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	613b      	str	r3, [r7, #16]
  uint16_t height = 0;
 8001708:	210e      	movs	r1, #14
 800170a:	187b      	adds	r3, r7, r1
 800170c:	2200      	movs	r2, #0
 800170e:	801a      	strh	r2, [r3, #0]
  uint16_t width = 0;
 8001710:	200c      	movs	r0, #12
 8001712:	183b      	adds	r3, r7, r0
 8001714:	2200      	movs	r2, #0
 8001716:	801a      	strh	r2, [r3, #0]

  width  = pFont->Width;
 8001718:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <DrawChar+0xb4>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	183b      	adds	r3, r7, r0
 800171e:	8892      	ldrh	r2, [r2, #4]
 8001720:	801a      	strh	r2, [r3, #0]
  height = pFont->Height;
 8001722:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <DrawChar+0xb4>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	187b      	adds	r3, r7, r1
 8001728:	88d2      	ldrh	r2, [r2, #6]
 800172a:	801a      	strh	r2, [r3, #0]
  
  /* Set the Character display window */
  epd_drv->SetDisplayWindow(Xpos, Ypos, (Xpos + width - 1), (Ypos + height - 1));
 800172c:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <DrawChar+0xb8>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	689c      	ldr	r4, [r3, #8]
 8001732:	1dba      	adds	r2, r7, #6
 8001734:	183b      	adds	r3, r7, r0
 8001736:	8812      	ldrh	r2, [r2, #0]
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	18d3      	adds	r3, r2, r3
 800173c:	b29b      	uxth	r3, r3
 800173e:	3b01      	subs	r3, #1
 8001740:	b29d      	uxth	r5, r3
 8001742:	1d3a      	adds	r2, r7, #4
 8001744:	000e      	movs	r6, r1
 8001746:	187b      	adds	r3, r7, r1
 8001748:	8812      	ldrh	r2, [r2, #0]
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	18d3      	adds	r3, r2, r3
 800174e:	b29b      	uxth	r3, r3
 8001750:	3b01      	subs	r3, #1
 8001752:	b29a      	uxth	r2, r3
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	8819      	ldrh	r1, [r3, #0]
 8001758:	1dbb      	adds	r3, r7, #6
 800175a:	8818      	ldrh	r0, [r3, #0]
 800175c:	0013      	movs	r3, r2
 800175e:	002a      	movs	r2, r5
 8001760:	47a0      	blx	r4
  
  data_length = (height * width);
 8001762:	19bb      	adds	r3, r7, r6
 8001764:	881b      	ldrh	r3, [r3, #0]
 8001766:	200c      	movs	r0, #12
 8001768:	183a      	adds	r2, r7, r0
 800176a:	8812      	ldrh	r2, [r2, #0]
 800176c:	4353      	muls	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
    
  for(index = 0; index < data_length; index++)
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
 8001774:	e00b      	b.n	800178e <DrawChar+0xa2>
  {
    epd_drv->WritePixel(c[index]);
 8001776:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <DrawChar+0xb8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	6839      	ldr	r1, [r7, #0]
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	188a      	adds	r2, r1, r2
 8001782:	7812      	ldrb	r2, [r2, #0]
 8001784:	0010      	movs	r0, r2
 8001786:	4798      	blx	r3
  for(index = 0; index < data_length; index++)
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	3301      	adds	r3, #1
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	697a      	ldr	r2, [r7, #20]
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	429a      	cmp	r2, r3
 8001794:	d3ef      	bcc.n	8001776 <DrawChar+0x8a>
  }
}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46c0      	nop			; (mov r8, r8)
 800179a:	46bd      	mov	sp, r7
 800179c:	b007      	add	sp, #28
 800179e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a0:	2000059c 	.word	0x2000059c
 80017a4:	200005a0 	.word	0x200005a0

080017a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <HAL_MspInit+0x24>)
 80017ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_MspInit+0x24>)
 80017b2:	2101      	movs	r1, #1
 80017b4:	430a      	orrs	r2, r1
 80017b6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <HAL_MspInit+0x24>)
 80017ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017bc:	4b03      	ldr	r3, [pc, #12]	; (80017cc <HAL_MspInit+0x24>)
 80017be:	2180      	movs	r1, #128	; 0x80
 80017c0:	0549      	lsls	r1, r1, #21
 80017c2:	430a      	orrs	r2, r1
 80017c4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40021000 	.word	0x40021000

080017d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b089      	sub	sp, #36	; 0x24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	240c      	movs	r4, #12
 80017da:	193b      	adds	r3, r7, r4
 80017dc:	0018      	movs	r0, r3
 80017de:	2314      	movs	r3, #20
 80017e0:	001a      	movs	r2, r3
 80017e2:	2100      	movs	r1, #0
 80017e4:	f002 fdb4 	bl	8004350 <memset>
  if(hi2c->Instance==I2C1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a18      	ldr	r2, [pc, #96]	; (8001850 <HAL_I2C_MspInit+0x80>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d129      	bne.n	8001846 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f2:	4b18      	ldr	r3, [pc, #96]	; (8001854 <HAL_I2C_MspInit+0x84>)
 80017f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017f6:	4b17      	ldr	r3, [pc, #92]	; (8001854 <HAL_I2C_MspInit+0x84>)
 80017f8:	2102      	movs	r1, #2
 80017fa:	430a      	orrs	r2, r1
 80017fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80017fe:	4b15      	ldr	r3, [pc, #84]	; (8001854 <HAL_I2C_MspInit+0x84>)
 8001800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001802:	2202      	movs	r2, #2
 8001804:	4013      	ands	r3, r2
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 800180a:	193b      	adds	r3, r7, r4
 800180c:	22c0      	movs	r2, #192	; 0xc0
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001812:	0021      	movs	r1, r4
 8001814:	187b      	adds	r3, r7, r1
 8001816:	2212      	movs	r2, #18
 8001818:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2201      	movs	r2, #1
 800181e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	187b      	adds	r3, r7, r1
 8001822:	2203      	movs	r2, #3
 8001824:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001826:	187b      	adds	r3, r7, r1
 8001828:	2204      	movs	r2, #4
 800182a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182c:	187b      	adds	r3, r7, r1
 800182e:	4a0a      	ldr	r2, [pc, #40]	; (8001858 <HAL_I2C_MspInit+0x88>)
 8001830:	0019      	movs	r1, r3
 8001832:	0010      	movs	r0, r2
 8001834:	f000 fb66 	bl	8001f04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001838:	4b06      	ldr	r3, [pc, #24]	; (8001854 <HAL_I2C_MspInit+0x84>)
 800183a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800183c:	4b05      	ldr	r3, [pc, #20]	; (8001854 <HAL_I2C_MspInit+0x84>)
 800183e:	2180      	movs	r1, #128	; 0x80
 8001840:	0389      	lsls	r1, r1, #14
 8001842:	430a      	orrs	r2, r1
 8001844:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	46bd      	mov	sp, r7
 800184a:	b009      	add	sp, #36	; 0x24
 800184c:	bd90      	pop	{r4, r7, pc}
 800184e:	46c0      	nop			; (mov r8, r8)
 8001850:	40005400 	.word	0x40005400
 8001854:	40021000 	.word	0x40021000
 8001858:	50000400 	.word	0x50000400

0800185c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b08b      	sub	sp, #44	; 0x2c
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	2414      	movs	r4, #20
 8001866:	193b      	adds	r3, r7, r4
 8001868:	0018      	movs	r0, r3
 800186a:	2314      	movs	r3, #20
 800186c:	001a      	movs	r2, r3
 800186e:	2100      	movs	r1, #0
 8001870:	f002 fd6e 	bl	8004350 <memset>
  if(hspi->Instance==SPI1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a41      	ldr	r2, [pc, #260]	; (8001980 <HAL_SPI_MspInit+0x124>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d14c      	bne.n	8001918 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800187e:	4b41      	ldr	r3, [pc, #260]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001882:	4b40      	ldr	r3, [pc, #256]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001884:	2180      	movs	r1, #128	; 0x80
 8001886:	0149      	lsls	r1, r1, #5
 8001888:	430a      	orrs	r2, r1
 800188a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188c:	4b3d      	ldr	r3, [pc, #244]	; (8001984 <HAL_SPI_MspInit+0x128>)
 800188e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001890:	4b3c      	ldr	r3, [pc, #240]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001892:	2101      	movs	r1, #1
 8001894:	430a      	orrs	r2, r1
 8001896:	62da      	str	r2, [r3, #44]	; 0x2c
 8001898:	4b3a      	ldr	r3, [pc, #232]	; (8001984 <HAL_SPI_MspInit+0x128>)
 800189a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189c:	2201      	movs	r2, #1
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a4:	4b37      	ldr	r3, [pc, #220]	; (8001984 <HAL_SPI_MspInit+0x128>)
 80018a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018a8:	4b36      	ldr	r3, [pc, #216]	; (8001984 <HAL_SPI_MspInit+0x128>)
 80018aa:	2102      	movs	r1, #2
 80018ac:	430a      	orrs	r2, r1
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
 80018b0:	4b34      	ldr	r3, [pc, #208]	; (8001984 <HAL_SPI_MspInit+0x128>)
 80018b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b4:	2202      	movs	r2, #2
 80018b6:	4013      	ands	r3, r2
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 80018bc:	193b      	adds	r3, r7, r4
 80018be:	2280      	movs	r2, #128	; 0x80
 80018c0:	0212      	lsls	r2, r2, #8
 80018c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c4:	193b      	adds	r3, r7, r4
 80018c6:	2202      	movs	r2, #2
 80018c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	193b      	adds	r3, r7, r4
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	193b      	adds	r3, r7, r4
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80018d6:	193b      	adds	r3, r7, r4
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 80018dc:	193a      	adds	r2, r7, r4
 80018de:	23a0      	movs	r3, #160	; 0xa0
 80018e0:	05db      	lsls	r3, r3, #23
 80018e2:	0011      	movs	r1, r2
 80018e4:	0018      	movs	r0, r3
 80018e6:	f000 fb0d 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 80018ea:	0021      	movs	r1, r4
 80018ec:	187b      	adds	r3, r7, r1
 80018ee:	2228      	movs	r2, #40	; 0x28
 80018f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f2:	187b      	adds	r3, r7, r1
 80018f4:	2202      	movs	r2, #2
 80018f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	187b      	adds	r3, r7, r1
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	187b      	adds	r3, r7, r1
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001904:	187b      	adds	r3, r7, r1
 8001906:	2200      	movs	r2, #0
 8001908:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	187b      	adds	r3, r7, r1
 800190c:	4a1e      	ldr	r2, [pc, #120]	; (8001988 <HAL_SPI_MspInit+0x12c>)
 800190e:	0019      	movs	r1, r3
 8001910:	0010      	movs	r0, r2
 8001912:	f000 faf7 	bl	8001f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001916:	e02e      	b.n	8001976 <HAL_SPI_MspInit+0x11a>
  else if(hspi->Instance==SPI2)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a1b      	ldr	r2, [pc, #108]	; (800198c <HAL_SPI_MspInit+0x130>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d129      	bne.n	8001976 <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001922:	4b18      	ldr	r3, [pc, #96]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001924:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	01c9      	lsls	r1, r1, #7
 800192c:	430a      	orrs	r2, r1
 800192e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001930:	4b14      	ldr	r3, [pc, #80]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001934:	4b13      	ldr	r3, [pc, #76]	; (8001984 <HAL_SPI_MspInit+0x128>)
 8001936:	2102      	movs	r1, #2
 8001938:	430a      	orrs	r2, r1
 800193a:	62da      	str	r2, [r3, #44]	; 0x2c
 800193c:	4b11      	ldr	r3, [pc, #68]	; (8001984 <HAL_SPI_MspInit+0x128>)
 800193e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001940:	2202      	movs	r2, #2
 8001942:	4013      	ands	r3, r2
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 8001948:	2114      	movs	r1, #20
 800194a:	187b      	adds	r3, r7, r1
 800194c:	22f0      	movs	r2, #240	; 0xf0
 800194e:	0212      	lsls	r2, r2, #8
 8001950:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001952:	187b      	adds	r3, r7, r1
 8001954:	2202      	movs	r2, #2
 8001956:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	187b      	adds	r3, r7, r1
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195e:	187b      	adds	r3, r7, r1
 8001960:	2203      	movs	r2, #3
 8001962:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001964:	187b      	adds	r3, r7, r1
 8001966:	2200      	movs	r2, #0
 8001968:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196a:	187b      	adds	r3, r7, r1
 800196c:	4a06      	ldr	r2, [pc, #24]	; (8001988 <HAL_SPI_MspInit+0x12c>)
 800196e:	0019      	movs	r1, r3
 8001970:	0010      	movs	r0, r2
 8001972:	f000 fac7 	bl	8001f04 <HAL_GPIO_Init>
}
 8001976:	46c0      	nop			; (mov r8, r8)
 8001978:	46bd      	mov	sp, r7
 800197a:	b00b      	add	sp, #44	; 0x2c
 800197c:	bd90      	pop	{r4, r7, pc}
 800197e:	46c0      	nop			; (mov r8, r8)
 8001980:	40013000 	.word	0x40013000
 8001984:	40021000 	.word	0x40021000
 8001988:	50000400 	.word	0x50000400
 800198c:	40003800 	.word	0x40003800

08001990 <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b08b      	sub	sp, #44	; 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	2414      	movs	r4, #20
 800199a:	193b      	adds	r3, r7, r4
 800199c:	0018      	movs	r0, r3
 800199e:	2314      	movs	r3, #20
 80019a0:	001a      	movs	r2, r3
 80019a2:	2100      	movs	r1, #0
 80019a4:	f002 fcd4 	bl	8004350 <memset>
  if(htsc->Instance==TSC)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a41      	ldr	r2, [pc, #260]	; (8001ab4 <HAL_TSC_MspInit+0x124>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d17c      	bne.n	8001aac <HAL_TSC_MspInit+0x11c>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 80019b2:	4b41      	ldr	r3, [pc, #260]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019b6:	4b40      	ldr	r3, [pc, #256]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019b8:	2180      	movs	r1, #128	; 0x80
 80019ba:	0249      	lsls	r1, r1, #9
 80019bc:	430a      	orrs	r2, r1
 80019be:	631a      	str	r2, [r3, #48]	; 0x30
 80019c0:	4b3d      	ldr	r3, [pc, #244]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019c4:	2380      	movs	r3, #128	; 0x80
 80019c6:	025b      	lsls	r3, r3, #9
 80019c8:	4013      	ands	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	4b3a      	ldr	r3, [pc, #232]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019d2:	4b39      	ldr	r3, [pc, #228]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019d4:	2101      	movs	r1, #1
 80019d6:	430a      	orrs	r2, r1
 80019d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80019da:	4b37      	ldr	r3, [pc, #220]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019de:	2201      	movs	r2, #1
 80019e0:	4013      	ands	r3, r2
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e6:	4b34      	ldr	r3, [pc, #208]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ea:	4b33      	ldr	r3, [pc, #204]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019ec:	2102      	movs	r1, #2
 80019ee:	430a      	orrs	r2, r1
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80019f2:	4b31      	ldr	r3, [pc, #196]	; (8001ab8 <HAL_TSC_MspInit+0x128>)
 80019f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f6:	2202      	movs	r2, #2
 80019f8:	4013      	ands	r3, r2
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80019fe:	193b      	adds	r3, r7, r4
 8001a00:	2244      	movs	r2, #68	; 0x44
 8001a02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	193b      	adds	r3, r7, r4
 8001a06:	2202      	movs	r2, #2
 8001a08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	193b      	adds	r3, r7, r4
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	193b      	adds	r3, r7, r4
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a16:	193b      	adds	r3, r7, r4
 8001a18:	2203      	movs	r2, #3
 8001a1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	193a      	adds	r2, r7, r4
 8001a1e:	23a0      	movs	r3, #160	; 0xa0
 8001a20:	05db      	lsls	r3, r3, #23
 8001a22:	0011      	movs	r1, r2
 8001a24:	0018      	movs	r0, r3
 8001a26:	f000 fa6d 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8001a2a:	193b      	adds	r3, r7, r4
 8001a2c:	2288      	movs	r2, #136	; 0x88
 8001a2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a30:	193b      	adds	r3, r7, r4
 8001a32:	2212      	movs	r2, #18
 8001a34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	193b      	adds	r3, r7, r4
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3c:	193b      	adds	r3, r7, r4
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a42:	193b      	adds	r3, r7, r4
 8001a44:	2203      	movs	r2, #3
 8001a46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	193a      	adds	r2, r7, r4
 8001a4a:	23a0      	movs	r3, #160	; 0xa0
 8001a4c:	05db      	lsls	r3, r3, #23
 8001a4e:	0011      	movs	r1, r2
 8001a50:	0018      	movs	r0, r3
 8001a52:	f000 fa57 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a56:	193b      	adds	r3, r7, r4
 8001a58:	2201      	movs	r2, #1
 8001a5a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	193b      	adds	r3, r7, r4
 8001a5e:	2202      	movs	r2, #2
 8001a60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a62:	193b      	adds	r3, r7, r4
 8001a64:	2200      	movs	r2, #0
 8001a66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	193b      	adds	r3, r7, r4
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a6e:	193b      	adds	r3, r7, r4
 8001a70:	2203      	movs	r2, #3
 8001a72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a74:	193b      	adds	r3, r7, r4
 8001a76:	4a11      	ldr	r2, [pc, #68]	; (8001abc <HAL_TSC_MspInit+0x12c>)
 8001a78:	0019      	movs	r1, r3
 8001a7a:	0010      	movs	r0, r2
 8001a7c:	f000 fa42 	bl	8001f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a80:	0021      	movs	r1, r4
 8001a82:	187b      	adds	r3, r7, r1
 8001a84:	2202      	movs	r2, #2
 8001a86:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a88:	187b      	adds	r3, r7, r1
 8001a8a:	2212      	movs	r2, #18
 8001a8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	187b      	adds	r3, r7, r1
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	187b      	adds	r3, r7, r1
 8001a96:	2200      	movs	r2, #0
 8001a98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a9a:	187b      	adds	r3, r7, r1
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa0:	187b      	adds	r3, r7, r1
 8001aa2:	4a06      	ldr	r2, [pc, #24]	; (8001abc <HAL_TSC_MspInit+0x12c>)
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	0010      	movs	r0, r2
 8001aa8:	f000 fa2c 	bl	8001f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b00b      	add	sp, #44	; 0x2c
 8001ab2:	bd90      	pop	{r4, r7, pc}
 8001ab4:	40024000 	.word	0x40024000
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	50000400 	.word	0x50000400

08001ac0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b089      	sub	sp, #36	; 0x24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	240c      	movs	r4, #12
 8001aca:	193b      	adds	r3, r7, r4
 8001acc:	0018      	movs	r0, r3
 8001ace:	2314      	movs	r3, #20
 8001ad0:	001a      	movs	r2, r3
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	f002 fc3c 	bl	8004350 <memset>
  if(huart->Instance==USART1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a18      	ldr	r2, [pc, #96]	; (8001b40 <HAL_UART_MspInit+0x80>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d12a      	bne.n	8001b38 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ae2:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_UART_MspInit+0x84>)
 8001ae4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_UART_MspInit+0x84>)
 8001ae8:	2180      	movs	r1, #128	; 0x80
 8001aea:	01c9      	lsls	r1, r1, #7
 8001aec:	430a      	orrs	r2, r1
 8001aee:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af0:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <HAL_UART_MspInit+0x84>)
 8001af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001af4:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <HAL_UART_MspInit+0x84>)
 8001af6:	2101      	movs	r1, #1
 8001af8:	430a      	orrs	r2, r1
 8001afa:	62da      	str	r2, [r3, #44]	; 0x2c
 8001afc:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <HAL_UART_MspInit+0x84>)
 8001afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b00:	2201      	movs	r2, #1
 8001b02:	4013      	ands	r3, r2
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b08:	193b      	adds	r3, r7, r4
 8001b0a:	22c0      	movs	r2, #192	; 0xc0
 8001b0c:	00d2      	lsls	r2, r2, #3
 8001b0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	0021      	movs	r1, r4
 8001b12:	187b      	adds	r3, r7, r1
 8001b14:	2202      	movs	r2, #2
 8001b16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	187b      	adds	r3, r7, r1
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1e:	187b      	adds	r3, r7, r1
 8001b20:	2203      	movs	r2, #3
 8001b22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001b24:	187b      	adds	r3, r7, r1
 8001b26:	2204      	movs	r2, #4
 8001b28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2a:	187a      	adds	r2, r7, r1
 8001b2c:	23a0      	movs	r3, #160	; 0xa0
 8001b2e:	05db      	lsls	r3, r3, #23
 8001b30:	0011      	movs	r1, r2
 8001b32:	0018      	movs	r0, r3
 8001b34:	f000 f9e6 	bl	8001f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b38:	46c0      	nop			; (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b009      	add	sp, #36	; 0x24
 8001b3e:	bd90      	pop	{r4, r7, pc}
 8001b40:	40013800 	.word	0x40013800
 8001b44:	40021000 	.word	0x40021000

08001b48 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <HAL_PCD_MspInit+0x28>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d106      	bne.n	8001b68 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_PCD_MspInit+0x2c>)
 8001b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b5e:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <HAL_PCD_MspInit+0x2c>)
 8001b60:	2180      	movs	r1, #128	; 0x80
 8001b62:	0409      	lsls	r1, r1, #16
 8001b64:	430a      	orrs	r2, r1
 8001b66:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001b68:	46c0      	nop			; (mov r8, r8)
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	b002      	add	sp, #8
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40005c00 	.word	0x40005c00
 8001b74:	40021000 	.word	0x40021000

08001b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b7c:	e7fe      	b.n	8001b7c <NMI_Handler+0x4>

08001b7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b82:	e7fe      	b.n	8001b82 <HardFault_Handler+0x4>

08001b84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b88:	46c0      	nop			; (mov r8, r8)
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b9c:	f000 f8be 	bl	8001d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ba0:	46c0      	nop			; (mov r8, r8)
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
	...

08001ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb0:	4a14      	ldr	r2, [pc, #80]	; (8001c04 <_sbrk+0x5c>)
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <_sbrk+0x60>)
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bbc:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <_sbrk+0x64>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <_sbrk+0x64>)
 8001bc6:	4a12      	ldr	r2, [pc, #72]	; (8001c10 <_sbrk+0x68>)
 8001bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	18d3      	adds	r3, r2, r3
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d207      	bcs.n	8001be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd8:	f002 fb90 	bl	80042fc <__errno>
 8001bdc:	0003      	movs	r3, r0
 8001bde:	220c      	movs	r2, #12
 8001be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001be2:	2301      	movs	r3, #1
 8001be4:	425b      	negs	r3, r3
 8001be6:	e009      	b.n	8001bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be8:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <_sbrk+0x64>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bee:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <_sbrk+0x64>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	18d2      	adds	r2, r2, r3
 8001bf6:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <_sbrk+0x64>)
 8001bf8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	0018      	movs	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b006      	add	sp, #24
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20002000 	.word	0x20002000
 8001c08:	00000400 	.word	0x00000400
 8001c0c:	200005a4 	.word	0x200005a4
 8001c10:	200005c0 	.word	0x200005c0

08001c14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c18:	46c0      	nop			; (mov r8, r8)
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8001c20:	480d      	ldr	r0, [pc, #52]	; (8001c58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c22:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c24:	f7ff fff6 	bl	8001c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c28:	480c      	ldr	r0, [pc, #48]	; (8001c5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c2a:	490d      	ldr	r1, [pc, #52]	; (8001c60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c2c:	4a0d      	ldr	r2, [pc, #52]	; (8001c64 <LoopForever+0xe>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c30:	e002      	b.n	8001c38 <LoopCopyDataInit>

08001c32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c36:	3304      	adds	r3, #4

08001c38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c3c:	d3f9      	bcc.n	8001c32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c3e:	4a0a      	ldr	r2, [pc, #40]	; (8001c68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c40:	4c0a      	ldr	r4, [pc, #40]	; (8001c6c <LoopForever+0x16>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c44:	e001      	b.n	8001c4a <LoopFillZerobss>

08001c46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c48:	3204      	adds	r2, #4

08001c4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c4c:	d3fb      	bcc.n	8001c46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c4e:	f002 fb5b 	bl	8004308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c52:	f7fe ffe1 	bl	8000c18 <main>

08001c56 <LoopForever>:

LoopForever:
    b LoopForever
 8001c56:	e7fe      	b.n	8001c56 <LoopForever>
  ldr   r0, =_estack
 8001c58:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001c5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c60:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8001c64:	08006be0 	.word	0x08006be0
  ldr r2, =_sbss
 8001c68:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001c6c:	200005bc 	.word	0x200005bc

08001c70 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c70:	e7fe      	b.n	8001c70 <ADC1_COMP_IRQHandler>
	...

08001c74 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001c80:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <HAL_Init+0x3c>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_Init+0x3c>)
 8001c86:	2140      	movs	r1, #64	; 0x40
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	f000 f811 	bl	8001cb4 <HAL_InitTick>
 8001c92:	1e03      	subs	r3, r0, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001c96:	1dfb      	adds	r3, r7, #7
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
 8001c9c:	e001      	b.n	8001ca2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c9e:	f7ff fd83 	bl	80017a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ca2:	1dfb      	adds	r3, r7, #7
 8001ca4:	781b      	ldrb	r3, [r3, #0]
}
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	b002      	add	sp, #8
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	46c0      	nop			; (mov r8, r8)
 8001cb0:	40022000 	.word	0x40022000

08001cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb4:	b590      	push	{r4, r7, lr}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cbc:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <HAL_InitTick+0x5c>)
 8001cbe:	681c      	ldr	r4, [r3, #0]
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <HAL_InitTick+0x60>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	23fa      	movs	r3, #250	; 0xfa
 8001cc8:	0098      	lsls	r0, r3, #2
 8001cca:	f7fe fa27 	bl	800011c <__udivsi3>
 8001cce:	0003      	movs	r3, r0
 8001cd0:	0019      	movs	r1, r3
 8001cd2:	0020      	movs	r0, r4
 8001cd4:	f7fe fa22 	bl	800011c <__udivsi3>
 8001cd8:	0003      	movs	r3, r0
 8001cda:	0018      	movs	r0, r3
 8001cdc:	f000 f905 	bl	8001eea <HAL_SYSTICK_Config>
 8001ce0:	1e03      	subs	r3, r0, #0
 8001ce2:	d001      	beq.n	8001ce8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e00f      	b.n	8001d08 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	d80b      	bhi.n	8001d06 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	425b      	negs	r3, r3
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f000 f8e2 	bl	8001ec0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_InitTick+0x64>)
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
 8001d04:	e000      	b.n	8001d08 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
}
 8001d08:	0018      	movs	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	b003      	add	sp, #12
 8001d0e:	bd90      	pop	{r4, r7, pc}
 8001d10:	20000030 	.word	0x20000030
 8001d14:	20000038 	.word	0x20000038
 8001d18:	20000034 	.word	0x20000034

08001d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d20:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <HAL_IncTick+0x1c>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	001a      	movs	r2, r3
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_IncTick+0x20>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	18d2      	adds	r2, r2, r3
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <HAL_IncTick+0x20>)
 8001d2e:	601a      	str	r2, [r3, #0]
}
 8001d30:	46c0      	nop			; (mov r8, r8)
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	20000038 	.word	0x20000038
 8001d3c:	200005a8 	.word	0x200005a8

08001d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  return uwTick;
 8001d44:	4b02      	ldr	r3, [pc, #8]	; (8001d50 <HAL_GetTick+0x10>)
 8001d46:	681b      	ldr	r3, [r3, #0]
}
 8001d48:	0018      	movs	r0, r3
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	46c0      	nop			; (mov r8, r8)
 8001d50:	200005a8 	.word	0x200005a8

08001d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d5c:	f7ff fff0 	bl	8001d40 <HAL_GetTick>
 8001d60:	0003      	movs	r3, r0
 8001d62:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	d005      	beq.n	8001d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <HAL_Delay+0x44>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	001a      	movs	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	189b      	adds	r3, r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	f7ff ffe0 	bl	8001d40 <HAL_GetTick>
 8001d80:	0002      	movs	r2, r0
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d8f7      	bhi.n	8001d7c <HAL_Delay+0x28>
  {
  }
}
 8001d8c:	46c0      	nop			; (mov r8, r8)
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	46bd      	mov	sp, r7
 8001d92:	b004      	add	sp, #16
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	20000038 	.word	0x20000038

08001d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	0002      	movs	r2, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	1dfb      	adds	r3, r7, #7
 8001da8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b7f      	cmp	r3, #127	; 0x7f
 8001db0:	d828      	bhi.n	8001e04 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001db2:	4a2f      	ldr	r2, [pc, #188]	; (8001e70 <__NVIC_SetPriority+0xd4>)
 8001db4:	1dfb      	adds	r3, r7, #7
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	b25b      	sxtb	r3, r3
 8001dba:	089b      	lsrs	r3, r3, #2
 8001dbc:	33c0      	adds	r3, #192	; 0xc0
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	589b      	ldr	r3, [r3, r2]
 8001dc2:	1dfa      	adds	r2, r7, #7
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	0011      	movs	r1, r2
 8001dc8:	2203      	movs	r2, #3
 8001dca:	400a      	ands	r2, r1
 8001dcc:	00d2      	lsls	r2, r2, #3
 8001dce:	21ff      	movs	r1, #255	; 0xff
 8001dd0:	4091      	lsls	r1, r2
 8001dd2:	000a      	movs	r2, r1
 8001dd4:	43d2      	mvns	r2, r2
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	019b      	lsls	r3, r3, #6
 8001dde:	22ff      	movs	r2, #255	; 0xff
 8001de0:	401a      	ands	r2, r3
 8001de2:	1dfb      	adds	r3, r7, #7
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	0018      	movs	r0, r3
 8001de8:	2303      	movs	r3, #3
 8001dea:	4003      	ands	r3, r0
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001df0:	481f      	ldr	r0, [pc, #124]	; (8001e70 <__NVIC_SetPriority+0xd4>)
 8001df2:	1dfb      	adds	r3, r7, #7
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	b25b      	sxtb	r3, r3
 8001df8:	089b      	lsrs	r3, r3, #2
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	33c0      	adds	r3, #192	; 0xc0
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001e02:	e031      	b.n	8001e68 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e04:	4a1b      	ldr	r2, [pc, #108]	; (8001e74 <__NVIC_SetPriority+0xd8>)
 8001e06:	1dfb      	adds	r3, r7, #7
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	230f      	movs	r3, #15
 8001e0e:	400b      	ands	r3, r1
 8001e10:	3b08      	subs	r3, #8
 8001e12:	089b      	lsrs	r3, r3, #2
 8001e14:	3306      	adds	r3, #6
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	18d3      	adds	r3, r2, r3
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	1dfa      	adds	r2, r7, #7
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	0011      	movs	r1, r2
 8001e24:	2203      	movs	r2, #3
 8001e26:	400a      	ands	r2, r1
 8001e28:	00d2      	lsls	r2, r2, #3
 8001e2a:	21ff      	movs	r1, #255	; 0xff
 8001e2c:	4091      	lsls	r1, r2
 8001e2e:	000a      	movs	r2, r1
 8001e30:	43d2      	mvns	r2, r2
 8001e32:	401a      	ands	r2, r3
 8001e34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	019b      	lsls	r3, r3, #6
 8001e3a:	22ff      	movs	r2, #255	; 0xff
 8001e3c:	401a      	ands	r2, r3
 8001e3e:	1dfb      	adds	r3, r7, #7
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	0018      	movs	r0, r3
 8001e44:	2303      	movs	r3, #3
 8001e46:	4003      	ands	r3, r0
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e4c:	4809      	ldr	r0, [pc, #36]	; (8001e74 <__NVIC_SetPriority+0xd8>)
 8001e4e:	1dfb      	adds	r3, r7, #7
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	001c      	movs	r4, r3
 8001e54:	230f      	movs	r3, #15
 8001e56:	4023      	ands	r3, r4
 8001e58:	3b08      	subs	r3, #8
 8001e5a:	089b      	lsrs	r3, r3, #2
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	3306      	adds	r3, #6
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	18c3      	adds	r3, r0, r3
 8001e64:	3304      	adds	r3, #4
 8001e66:	601a      	str	r2, [r3, #0]
}
 8001e68:	46c0      	nop			; (mov r8, r8)
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b003      	add	sp, #12
 8001e6e:	bd90      	pop	{r4, r7, pc}
 8001e70:	e000e100 	.word	0xe000e100
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	1e5a      	subs	r2, r3, #1
 8001e84:	2380      	movs	r3, #128	; 0x80
 8001e86:	045b      	lsls	r3, r3, #17
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d301      	bcc.n	8001e90 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e010      	b.n	8001eb2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e90:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <SysTick_Config+0x44>)
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	3a01      	subs	r2, #1
 8001e96:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e98:	2301      	movs	r3, #1
 8001e9a:	425b      	negs	r3, r3
 8001e9c:	2103      	movs	r1, #3
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f7ff ff7c 	bl	8001d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea4:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <SysTick_Config+0x44>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eaa:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <SysTick_Config+0x44>)
 8001eac:	2207      	movs	r2, #7
 8001eae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b002      	add	sp, #8
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	46c0      	nop			; (mov r8, r8)
 8001ebc:	e000e010 	.word	0xe000e010

08001ec0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	210f      	movs	r1, #15
 8001ecc:	187b      	adds	r3, r7, r1
 8001ece:	1c02      	adds	r2, r0, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ed2:	68ba      	ldr	r2, [r7, #8]
 8001ed4:	187b      	adds	r3, r7, r1
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	b25b      	sxtb	r3, r3
 8001eda:	0011      	movs	r1, r2
 8001edc:	0018      	movs	r0, r3
 8001ede:	f7ff ff5d 	bl	8001d9c <__NVIC_SetPriority>
}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b004      	add	sp, #16
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f7ff ffbf 	bl	8001e78 <SysTick_Config>
 8001efa:	0003      	movs	r3, r0
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b002      	add	sp, #8
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001f1a:	e14f      	b.n	80021bc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2101      	movs	r1, #1
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	4091      	lsls	r1, r2
 8001f26:	000a      	movs	r2, r1
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d100      	bne.n	8001f34 <HAL_GPIO_Init+0x30>
 8001f32:	e140      	b.n	80021b6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2203      	movs	r2, #3
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d005      	beq.n	8001f4c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2203      	movs	r2, #3
 8001f46:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d130      	bne.n	8001fae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	2203      	movs	r2, #3
 8001f58:	409a      	lsls	r2, r3
 8001f5a:	0013      	movs	r3, r2
 8001f5c:	43da      	mvns	r2, r3
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	409a      	lsls	r2, r3
 8001f6e:	0013      	movs	r3, r2
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f82:	2201      	movs	r2, #1
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
 8001f88:	0013      	movs	r3, r2
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	091b      	lsrs	r3, r3, #4
 8001f98:	2201      	movs	r2, #1
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	409a      	lsls	r2, r3
 8001fa0:	0013      	movs	r3, r2
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	d017      	beq.n	8001fea <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	409a      	lsls	r2, r3
 8001fc8:	0013      	movs	r3, r2
 8001fca:	43da      	mvns	r2, r3
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	409a      	lsls	r2, r3
 8001fdc:	0013      	movs	r3, r2
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2203      	movs	r2, #3
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d123      	bne.n	800203e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	08da      	lsrs	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3208      	adds	r2, #8
 8001ffe:	0092      	lsls	r2, r2, #2
 8002000:	58d3      	ldr	r3, [r2, r3]
 8002002:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2207      	movs	r2, #7
 8002008:	4013      	ands	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	220f      	movs	r2, #15
 800200e:	409a      	lsls	r2, r3
 8002010:	0013      	movs	r3, r2
 8002012:	43da      	mvns	r2, r3
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	2107      	movs	r1, #7
 8002022:	400b      	ands	r3, r1
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	409a      	lsls	r2, r3
 8002028:	0013      	movs	r3, r2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	08da      	lsrs	r2, r3, #3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3208      	adds	r2, #8
 8002038:	0092      	lsls	r2, r2, #2
 800203a:	6939      	ldr	r1, [r7, #16]
 800203c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	2203      	movs	r2, #3
 800204a:	409a      	lsls	r2, r3
 800204c:	0013      	movs	r3, r2
 800204e:	43da      	mvns	r2, r3
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4013      	ands	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	2203      	movs	r2, #3
 800205c:	401a      	ands	r2, r3
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	409a      	lsls	r2, r3
 8002064:	0013      	movs	r3, r2
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	23c0      	movs	r3, #192	; 0xc0
 8002078:	029b      	lsls	r3, r3, #10
 800207a:	4013      	ands	r3, r2
 800207c:	d100      	bne.n	8002080 <HAL_GPIO_Init+0x17c>
 800207e:	e09a      	b.n	80021b6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002080:	4b54      	ldr	r3, [pc, #336]	; (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002084:	4b53      	ldr	r3, [pc, #332]	; (80021d4 <HAL_GPIO_Init+0x2d0>)
 8002086:	2101      	movs	r1, #1
 8002088:	430a      	orrs	r2, r1
 800208a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800208c:	4a52      	ldr	r2, [pc, #328]	; (80021d8 <HAL_GPIO_Init+0x2d4>)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	3302      	adds	r3, #2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	589b      	ldr	r3, [r3, r2]
 8002098:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	2203      	movs	r2, #3
 800209e:	4013      	ands	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	220f      	movs	r2, #15
 80020a4:	409a      	lsls	r2, r3
 80020a6:	0013      	movs	r3, r2
 80020a8:	43da      	mvns	r2, r3
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4013      	ands	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	23a0      	movs	r3, #160	; 0xa0
 80020b4:	05db      	lsls	r3, r3, #23
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d019      	beq.n	80020ee <HAL_GPIO_Init+0x1ea>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a47      	ldr	r2, [pc, #284]	; (80021dc <HAL_GPIO_Init+0x2d8>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d013      	beq.n	80020ea <HAL_GPIO_Init+0x1e6>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a46      	ldr	r2, [pc, #280]	; (80021e0 <HAL_GPIO_Init+0x2dc>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d00d      	beq.n	80020e6 <HAL_GPIO_Init+0x1e2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a45      	ldr	r2, [pc, #276]	; (80021e4 <HAL_GPIO_Init+0x2e0>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d007      	beq.n	80020e2 <HAL_GPIO_Init+0x1de>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a44      	ldr	r2, [pc, #272]	; (80021e8 <HAL_GPIO_Init+0x2e4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d101      	bne.n	80020de <HAL_GPIO_Init+0x1da>
 80020da:	2305      	movs	r3, #5
 80020dc:	e008      	b.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020de:	2306      	movs	r3, #6
 80020e0:	e006      	b.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020e2:	2303      	movs	r3, #3
 80020e4:	e004      	b.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020e6:	2302      	movs	r3, #2
 80020e8:	e002      	b.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_GPIO_Init+0x1ec>
 80020ee:	2300      	movs	r3, #0
 80020f0:	697a      	ldr	r2, [r7, #20]
 80020f2:	2103      	movs	r1, #3
 80020f4:	400a      	ands	r2, r1
 80020f6:	0092      	lsls	r2, r2, #2
 80020f8:	4093      	lsls	r3, r2
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002100:	4935      	ldr	r1, [pc, #212]	; (80021d8 <HAL_GPIO_Init+0x2d4>)
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	089b      	lsrs	r3, r3, #2
 8002106:	3302      	adds	r3, #2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800210e:	4b37      	ldr	r3, [pc, #220]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	43da      	mvns	r2, r3
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	4013      	ands	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	035b      	lsls	r3, r3, #13
 8002126:	4013      	ands	r3, r2
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4313      	orrs	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002132:	4b2e      	ldr	r3, [pc, #184]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002138:	4b2c      	ldr	r3, [pc, #176]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	43da      	mvns	r2, r3
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	4013      	ands	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	2380      	movs	r3, #128	; 0x80
 800214e:	039b      	lsls	r3, r3, #14
 8002150:	4013      	ands	r3, r2
 8002152:	d003      	beq.n	800215c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	4313      	orrs	r3, r2
 800215a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800215c:	4b23      	ldr	r3, [pc, #140]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002162:	4b22      	ldr	r3, [pc, #136]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	43da      	mvns	r2, r3
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	4013      	ands	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	2380      	movs	r3, #128	; 0x80
 8002178:	029b      	lsls	r3, r3, #10
 800217a:	4013      	ands	r3, r2
 800217c:	d003      	beq.n	8002186 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4313      	orrs	r3, r2
 8002184:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002186:	4b19      	ldr	r3, [pc, #100]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800218c:	4b17      	ldr	r3, [pc, #92]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	43da      	mvns	r2, r3
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	025b      	lsls	r3, r3, #9
 80021a4:	4013      	ands	r3, r2
 80021a6:	d003      	beq.n	80021b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021b0:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <HAL_GPIO_Init+0x2e8>)
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	3301      	adds	r3, #1
 80021ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	40da      	lsrs	r2, r3
 80021c4:	1e13      	subs	r3, r2, #0
 80021c6:	d000      	beq.n	80021ca <HAL_GPIO_Init+0x2c6>
 80021c8:	e6a8      	b.n	8001f1c <HAL_GPIO_Init+0x18>
  }
}
 80021ca:	46c0      	nop			; (mov r8, r8)
 80021cc:	46c0      	nop			; (mov r8, r8)
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b006      	add	sp, #24
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40010000 	.word	0x40010000
 80021dc:	50000400 	.word	0x50000400
 80021e0:	50000800 	.word	0x50000800
 80021e4:	50000c00 	.word	0x50000c00
 80021e8:	50001c00 	.word	0x50001c00
 80021ec:	40010400 	.word	0x40010400

080021f0 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	000a      	movs	r2, r1
 80021fa:	1cbb      	adds	r3, r7, #2
 80021fc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	1cba      	adds	r2, r7, #2
 8002204:	8812      	ldrh	r2, [r2, #0]
 8002206:	4013      	ands	r3, r2
 8002208:	d004      	beq.n	8002214 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800220a:	230f      	movs	r3, #15
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	2201      	movs	r2, #1
 8002210:	701a      	strb	r2, [r3, #0]
 8002212:	e003      	b.n	800221c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002214:	230f      	movs	r3, #15
 8002216:	18fb      	adds	r3, r7, r3
 8002218:	2200      	movs	r2, #0
 800221a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800221c:	230f      	movs	r3, #15
 800221e:	18fb      	adds	r3, r7, r3
 8002220:	781b      	ldrb	r3, [r3, #0]
}
 8002222:	0018      	movs	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	b004      	add	sp, #16
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	0008      	movs	r0, r1
 8002234:	0011      	movs	r1, r2
 8002236:	1cbb      	adds	r3, r7, #2
 8002238:	1c02      	adds	r2, r0, #0
 800223a:	801a      	strh	r2, [r3, #0]
 800223c:	1c7b      	adds	r3, r7, #1
 800223e:	1c0a      	adds	r2, r1, #0
 8002240:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002242:	1c7b      	adds	r3, r7, #1
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d004      	beq.n	8002254 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800224a:	1cbb      	adds	r3, r7, #2
 800224c:	881a      	ldrh	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002252:	e003      	b.n	800225c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002254:	1cbb      	adds	r3, r7, #2
 8002256:	881a      	ldrh	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800225c:	46c0      	nop			; (mov r8, r8)
 800225e:	46bd      	mov	sp, r7
 8002260:	b002      	add	sp, #8
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e082      	b.n	800237c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2241      	movs	r2, #65	; 0x41
 800227a:	5c9b      	ldrb	r3, [r3, r2]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d107      	bne.n	8002292 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2240      	movs	r2, #64	; 0x40
 8002286:	2100      	movs	r1, #0
 8002288:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0018      	movs	r0, r3
 800228e:	f7ff fa9f 	bl	80017d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2241      	movs	r2, #65	; 0x41
 8002296:	2124      	movs	r1, #36	; 0x24
 8002298:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2101      	movs	r1, #1
 80022a6:	438a      	bics	r2, r1
 80022a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4934      	ldr	r1, [pc, #208]	; (8002384 <HAL_I2C_Init+0x120>)
 80022b4:	400a      	ands	r2, r1
 80022b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4931      	ldr	r1, [pc, #196]	; (8002388 <HAL_I2C_Init+0x124>)
 80022c4:	400a      	ands	r2, r1
 80022c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d108      	bne.n	80022e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2180      	movs	r1, #128	; 0x80
 80022da:	0209      	lsls	r1, r1, #8
 80022dc:	430a      	orrs	r2, r1
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	e007      	b.n	80022f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2184      	movs	r1, #132	; 0x84
 80022ec:	0209      	lsls	r1, r1, #8
 80022ee:	430a      	orrs	r2, r1
 80022f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d104      	bne.n	8002304 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2280      	movs	r2, #128	; 0x80
 8002300:	0112      	lsls	r2, r2, #4
 8002302:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	491f      	ldr	r1, [pc, #124]	; (800238c <HAL_I2C_Init+0x128>)
 8002310:	430a      	orrs	r2, r1
 8002312:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68da      	ldr	r2, [r3, #12]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	491a      	ldr	r1, [pc, #104]	; (8002388 <HAL_I2C_Init+0x124>)
 8002320:	400a      	ands	r2, r1
 8002322:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691a      	ldr	r2, [r3, #16]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	431a      	orrs	r2, r3
 800232e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	69d9      	ldr	r1, [r3, #28]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a1a      	ldr	r2, [r3, #32]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2101      	movs	r1, #1
 800235a:	430a      	orrs	r2, r1
 800235c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2241      	movs	r2, #65	; 0x41
 8002368:	2120      	movs	r1, #32
 800236a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2242      	movs	r2, #66	; 0x42
 8002376:	2100      	movs	r1, #0
 8002378:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	0018      	movs	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	b002      	add	sp, #8
 8002382:	bd80      	pop	{r7, pc}
 8002384:	f0ffffff 	.word	0xf0ffffff
 8002388:	ffff7fff 	.word	0xffff7fff
 800238c:	02008000 	.word	0x02008000

08002390 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2241      	movs	r2, #65	; 0x41
 800239e:	5c9b      	ldrb	r3, [r3, r2]
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b20      	cmp	r3, #32
 80023a4:	d138      	bne.n	8002418 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2240      	movs	r2, #64	; 0x40
 80023aa:	5c9b      	ldrb	r3, [r3, r2]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d101      	bne.n	80023b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023b0:	2302      	movs	r3, #2
 80023b2:	e032      	b.n	800241a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2240      	movs	r2, #64	; 0x40
 80023b8:	2101      	movs	r1, #1
 80023ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2241      	movs	r2, #65	; 0x41
 80023c0:	2124      	movs	r1, #36	; 0x24
 80023c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2101      	movs	r1, #1
 80023d0:	438a      	bics	r2, r1
 80023d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4911      	ldr	r1, [pc, #68]	; (8002424 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80023e0:	400a      	ands	r2, r1
 80023e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6819      	ldr	r1, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2101      	movs	r1, #1
 8002400:	430a      	orrs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2241      	movs	r2, #65	; 0x41
 8002408:	2120      	movs	r1, #32
 800240a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2240      	movs	r2, #64	; 0x40
 8002410:	2100      	movs	r1, #0
 8002412:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	e000      	b.n	800241a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002418:	2302      	movs	r3, #2
  }
}
 800241a:	0018      	movs	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	b002      	add	sp, #8
 8002420:	bd80      	pop	{r7, pc}
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	ffffefff 	.word	0xffffefff

08002428 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2241      	movs	r2, #65	; 0x41
 8002436:	5c9b      	ldrb	r3, [r3, r2]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b20      	cmp	r3, #32
 800243c:	d139      	bne.n	80024b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2240      	movs	r2, #64	; 0x40
 8002442:	5c9b      	ldrb	r3, [r3, r2]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d101      	bne.n	800244c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002448:	2302      	movs	r3, #2
 800244a:	e033      	b.n	80024b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2240      	movs	r2, #64	; 0x40
 8002450:	2101      	movs	r1, #1
 8002452:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2241      	movs	r2, #65	; 0x41
 8002458:	2124      	movs	r1, #36	; 0x24
 800245a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2101      	movs	r1, #1
 8002468:	438a      	bics	r2, r1
 800246a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4a11      	ldr	r2, [pc, #68]	; (80024bc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002478:	4013      	ands	r3, r2
 800247a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	021b      	lsls	r3, r3, #8
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2101      	movs	r1, #1
 800249a:	430a      	orrs	r2, r1
 800249c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2241      	movs	r2, #65	; 0x41
 80024a2:	2120      	movs	r1, #32
 80024a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2240      	movs	r2, #64	; 0x40
 80024aa:	2100      	movs	r1, #0
 80024ac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	e000      	b.n	80024b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024b2:	2302      	movs	r3, #2
  }
}
 80024b4:	0018      	movs	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b004      	add	sp, #16
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	fffff0ff 	.word	0xfffff0ff

080024c0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024c2:	b08b      	sub	sp, #44	; 0x2c
 80024c4:	af06      	add	r7, sp, #24
 80024c6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e0f0      	b.n	80026b4 <HAL_PCD_Init+0x1f4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a79      	ldr	r2, [pc, #484]	; (80026bc <HAL_PCD_Init+0x1fc>)
 80024d6:	5c9b      	ldrb	r3, [r3, r2]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d108      	bne.n	80024f0 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	23aa      	movs	r3, #170	; 0xaa
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	2100      	movs	r1, #0
 80024e6:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	0018      	movs	r0, r3
 80024ec:	f7ff fb2c 	bl	8001b48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a72      	ldr	r2, [pc, #456]	; (80026bc <HAL_PCD_Init+0x1fc>)
 80024f4:	2103      	movs	r1, #3
 80024f6:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	0018      	movs	r0, r3
 80024fe:	f001 febb 	bl	8004278 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002502:	230f      	movs	r3, #15
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	2200      	movs	r2, #0
 8002508:	701a      	strb	r2, [r3, #0]
 800250a:	e049      	b.n	80025a0 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800250c:	200f      	movs	r0, #15
 800250e:	183b      	adds	r3, r7, r0
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	0013      	movs	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	189b      	adds	r3, r3, r2
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	18cb      	adds	r3, r1, r3
 8002520:	3301      	adds	r3, #1
 8002522:	2201      	movs	r2, #1
 8002524:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002526:	183b      	adds	r3, r7, r0
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	0013      	movs	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	189b      	adds	r3, r3, r2
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	183a      	adds	r2, r7, r0
 8002538:	7812      	ldrb	r2, [r2, #0]
 800253a:	545a      	strb	r2, [r3, r1]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800253c:	183b      	adds	r3, r7, r0
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	0013      	movs	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	189b      	adds	r3, r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	18cb      	adds	r3, r1, r3
 800254e:	3303      	adds	r3, #3
 8002550:	2200      	movs	r2, #0
 8002552:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002554:	183b      	adds	r3, r7, r0
 8002556:	781a      	ldrb	r2, [r3, #0]
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	0013      	movs	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	189b      	adds	r3, r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	18cb      	adds	r3, r1, r3
 8002564:	3338      	adds	r3, #56	; 0x38
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800256a:	183b      	adds	r3, r7, r0
 800256c:	781a      	ldrb	r2, [r3, #0]
 800256e:	6879      	ldr	r1, [r7, #4]
 8002570:	0013      	movs	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	189b      	adds	r3, r3, r2
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	18cb      	adds	r3, r1, r3
 800257a:	333c      	adds	r3, #60	; 0x3c
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002580:	183b      	adds	r3, r7, r0
 8002582:	781a      	ldrb	r2, [r3, #0]
 8002584:	6879      	ldr	r1, [r7, #4]
 8002586:	0013      	movs	r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	189b      	adds	r3, r3, r2
 800258c:	00db      	lsls	r3, r3, #3
 800258e:	18cb      	adds	r3, r1, r3
 8002590:	3340      	adds	r3, #64	; 0x40
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002596:	183b      	adds	r3, r7, r0
 8002598:	781a      	ldrb	r2, [r3, #0]
 800259a:	183b      	adds	r3, r7, r0
 800259c:	3201      	adds	r2, #1
 800259e:	701a      	strb	r2, [r3, #0]
 80025a0:	210f      	movs	r1, #15
 80025a2:	187b      	adds	r3, r7, r1
 80025a4:	781a      	ldrb	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d3ae      	bcc.n	800250c <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025ae:	187b      	adds	r3, r7, r1
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
 80025b4:	e056      	b.n	8002664 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025b6:	240f      	movs	r4, #15
 80025b8:	193b      	adds	r3, r7, r4
 80025ba:	781a      	ldrb	r2, [r3, #0]
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	236a      	movs	r3, #106	; 0x6a
 80025c0:	33ff      	adds	r3, #255	; 0xff
 80025c2:	0019      	movs	r1, r3
 80025c4:	0013      	movs	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	189b      	adds	r3, r3, r2
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	18c3      	adds	r3, r0, r3
 80025ce:	185b      	adds	r3, r3, r1
 80025d0:	2200      	movs	r2, #0
 80025d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025d4:	193b      	adds	r3, r7, r4
 80025d6:	781a      	ldrb	r2, [r3, #0]
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	23b4      	movs	r3, #180	; 0xb4
 80025dc:	0059      	lsls	r1, r3, #1
 80025de:	0013      	movs	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	189b      	adds	r3, r3, r2
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	18c3      	adds	r3, r0, r3
 80025e8:	185b      	adds	r3, r3, r1
 80025ea:	193a      	adds	r2, r7, r4
 80025ec:	7812      	ldrb	r2, [r2, #0]
 80025ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025f0:	193b      	adds	r3, r7, r4
 80025f2:	781a      	ldrb	r2, [r3, #0]
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	236c      	movs	r3, #108	; 0x6c
 80025f8:	33ff      	adds	r3, #255	; 0xff
 80025fa:	0019      	movs	r1, r3
 80025fc:	0013      	movs	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	189b      	adds	r3, r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	18c3      	adds	r3, r0, r3
 8002606:	185b      	adds	r3, r3, r1
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800260c:	193b      	adds	r3, r7, r4
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	23bc      	movs	r3, #188	; 0xbc
 8002614:	0059      	lsls	r1, r3, #1
 8002616:	0013      	movs	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	189b      	adds	r3, r3, r2
 800261c:	00db      	lsls	r3, r3, #3
 800261e:	18c3      	adds	r3, r0, r3
 8002620:	185b      	adds	r3, r3, r1
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002626:	193b      	adds	r3, r7, r4
 8002628:	781a      	ldrb	r2, [r3, #0]
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	23be      	movs	r3, #190	; 0xbe
 800262e:	0059      	lsls	r1, r3, #1
 8002630:	0013      	movs	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	189b      	adds	r3, r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	18c3      	adds	r3, r0, r3
 800263a:	185b      	adds	r3, r3, r1
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002640:	193b      	adds	r3, r7, r4
 8002642:	781a      	ldrb	r2, [r3, #0]
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	23c0      	movs	r3, #192	; 0xc0
 8002648:	0059      	lsls	r1, r3, #1
 800264a:	0013      	movs	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	189b      	adds	r3, r3, r2
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	18c3      	adds	r3, r0, r3
 8002654:	185b      	adds	r3, r3, r1
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800265a:	193b      	adds	r3, r7, r4
 800265c:	781a      	ldrb	r2, [r3, #0]
 800265e:	193b      	adds	r3, r7, r4
 8002660:	3201      	adds	r2, #1
 8002662:	701a      	strb	r2, [r3, #0]
 8002664:	230f      	movs	r3, #15
 8002666:	18fb      	adds	r3, r7, r3
 8002668:	781a      	ldrb	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	429a      	cmp	r2, r3
 8002670:	d3a1      	bcc.n	80025b6 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6818      	ldr	r0, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	466a      	mov	r2, sp
 800267a:	0011      	movs	r1, r2
 800267c:	001a      	movs	r2, r3
 800267e:	3210      	adds	r2, #16
 8002680:	ca70      	ldmia	r2!, {r4, r5, r6}
 8002682:	c170      	stmia	r1!, {r4, r5, r6}
 8002684:	ca30      	ldmia	r2!, {r4, r5}
 8002686:	c130      	stmia	r1!, {r4, r5}
 8002688:	6859      	ldr	r1, [r3, #4]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	f001 fe0d 	bl	80042ac <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2224      	movs	r2, #36	; 0x24
 8002696:	2100      	movs	r1, #0
 8002698:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a07      	ldr	r2, [pc, #28]	; (80026bc <HAL_PCD_Init+0x1fc>)
 800269e:	2101      	movs	r1, #1
 80026a0:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	69db      	ldr	r3, [r3, #28]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d103      	bne.n	80026b2 <HAL_PCD_Init+0x1f2>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	0018      	movs	r0, r3
 80026ae:	f000 f807 	bl	80026c0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	0018      	movs	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b005      	add	sp, #20
 80026ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026bc:	000002a9 	.word	0x000002a9

080026c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	23ba      	movs	r3, #186	; 0xba
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	2101      	movs	r1, #1
 80026d6:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	23b8      	movs	r3, #184	; 0xb8
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	2100      	movs	r1, #0
 80026e0:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2254      	movs	r2, #84	; 0x54
 80026e6:	5a9b      	ldrh	r3, [r3, r2]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	2201      	movs	r2, #1
 80026ec:	4313      	orrs	r3, r2
 80026ee:	b299      	uxth	r1, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2254      	movs	r2, #84	; 0x54
 80026f4:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2254      	movs	r2, #84	; 0x54
 80026fa:	5a9b      	ldrh	r3, [r3, r2]
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	2202      	movs	r2, #2
 8002700:	4313      	orrs	r3, r2
 8002702:	b299      	uxth	r1, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2254      	movs	r2, #84	; 0x54
 8002708:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b004      	add	sp, #16
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002714:	b5b0      	push	{r4, r5, r7, lr}
 8002716:	b08a      	sub	sp, #40	; 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d102      	bne.n	8002728 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	f000 fbaf 	bl	8002e86 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002728:	4bcf      	ldr	r3, [pc, #828]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	220c      	movs	r2, #12
 800272e:	4013      	ands	r3, r2
 8002730:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002732:	4bcd      	ldr	r3, [pc, #820]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	2380      	movs	r3, #128	; 0x80
 8002738:	025b      	lsls	r3, r3, #9
 800273a:	4013      	ands	r3, r2
 800273c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2201      	movs	r2, #1
 8002744:	4013      	ands	r3, r2
 8002746:	d100      	bne.n	800274a <HAL_RCC_OscConfig+0x36>
 8002748:	e07e      	b.n	8002848 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800274a:	6a3b      	ldr	r3, [r7, #32]
 800274c:	2b08      	cmp	r3, #8
 800274e:	d007      	beq.n	8002760 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	2b0c      	cmp	r3, #12
 8002754:	d112      	bne.n	800277c <HAL_RCC_OscConfig+0x68>
 8002756:	69fa      	ldr	r2, [r7, #28]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	025b      	lsls	r3, r3, #9
 800275c:	429a      	cmp	r2, r3
 800275e:	d10d      	bne.n	800277c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002760:	4bc1      	ldr	r3, [pc, #772]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	2380      	movs	r3, #128	; 0x80
 8002766:	029b      	lsls	r3, r3, #10
 8002768:	4013      	ands	r3, r2
 800276a:	d100      	bne.n	800276e <HAL_RCC_OscConfig+0x5a>
 800276c:	e06b      	b.n	8002846 <HAL_RCC_OscConfig+0x132>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d167      	bne.n	8002846 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	f000 fb85 	bl	8002e86 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	025b      	lsls	r3, r3, #9
 8002784:	429a      	cmp	r2, r3
 8002786:	d107      	bne.n	8002798 <HAL_RCC_OscConfig+0x84>
 8002788:	4bb7      	ldr	r3, [pc, #732]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4bb6      	ldr	r3, [pc, #728]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800278e:	2180      	movs	r1, #128	; 0x80
 8002790:	0249      	lsls	r1, r1, #9
 8002792:	430a      	orrs	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e027      	b.n	80027e8 <HAL_RCC_OscConfig+0xd4>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	23a0      	movs	r3, #160	; 0xa0
 800279e:	02db      	lsls	r3, r3, #11
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d10e      	bne.n	80027c2 <HAL_RCC_OscConfig+0xae>
 80027a4:	4bb0      	ldr	r3, [pc, #704]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4baf      	ldr	r3, [pc, #700]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027aa:	2180      	movs	r1, #128	; 0x80
 80027ac:	02c9      	lsls	r1, r1, #11
 80027ae:	430a      	orrs	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	4bad      	ldr	r3, [pc, #692]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	4bac      	ldr	r3, [pc, #688]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027b8:	2180      	movs	r1, #128	; 0x80
 80027ba:	0249      	lsls	r1, r1, #9
 80027bc:	430a      	orrs	r2, r1
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	e012      	b.n	80027e8 <HAL_RCC_OscConfig+0xd4>
 80027c2:	4ba9      	ldr	r3, [pc, #676]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	4ba8      	ldr	r3, [pc, #672]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027c8:	49a8      	ldr	r1, [pc, #672]	; (8002a6c <HAL_RCC_OscConfig+0x358>)
 80027ca:	400a      	ands	r2, r1
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	4ba6      	ldr	r3, [pc, #664]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	025b      	lsls	r3, r3, #9
 80027d6:	4013      	ands	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	4ba2      	ldr	r3, [pc, #648]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4ba1      	ldr	r3, [pc, #644]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80027e2:	49a3      	ldr	r1, [pc, #652]	; (8002a70 <HAL_RCC_OscConfig+0x35c>)
 80027e4:	400a      	ands	r2, r1
 80027e6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d015      	beq.n	800281c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f0:	f7ff faa6 	bl	8001d40 <HAL_GetTick>
 80027f4:	0003      	movs	r3, r0
 80027f6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027f8:	e009      	b.n	800280e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027fa:	f7ff faa1 	bl	8001d40 <HAL_GetTick>
 80027fe:	0002      	movs	r2, r0
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b64      	cmp	r3, #100	; 0x64
 8002806:	d902      	bls.n	800280e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	f000 fb3c 	bl	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800280e:	4b96      	ldr	r3, [pc, #600]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	029b      	lsls	r3, r3, #10
 8002816:	4013      	ands	r3, r2
 8002818:	d0ef      	beq.n	80027fa <HAL_RCC_OscConfig+0xe6>
 800281a:	e015      	b.n	8002848 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7ff fa90 	bl	8001d40 <HAL_GetTick>
 8002820:	0003      	movs	r3, r0
 8002822:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002826:	f7ff fa8b 	bl	8001d40 <HAL_GetTick>
 800282a:	0002      	movs	r2, r0
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b64      	cmp	r3, #100	; 0x64
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e326      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002838:	4b8b      	ldr	r3, [pc, #556]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	2380      	movs	r3, #128	; 0x80
 800283e:	029b      	lsls	r3, r3, #10
 8002840:	4013      	ands	r3, r2
 8002842:	d1f0      	bne.n	8002826 <HAL_RCC_OscConfig+0x112>
 8002844:	e000      	b.n	8002848 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002846:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2202      	movs	r2, #2
 800284e:	4013      	ands	r3, r2
 8002850:	d100      	bne.n	8002854 <HAL_RCC_OscConfig+0x140>
 8002852:	e08b      	b.n	800296c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	2b04      	cmp	r3, #4
 800285e:	d005      	beq.n	800286c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002860:	6a3b      	ldr	r3, [r7, #32]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d13e      	bne.n	80028e4 <HAL_RCC_OscConfig+0x1d0>
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d13b      	bne.n	80028e4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800286c:	4b7e      	ldr	r3, [pc, #504]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d004      	beq.n	8002880 <HAL_RCC_OscConfig+0x16c>
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e302      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002880:	4b79      	ldr	r3, [pc, #484]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	4a7b      	ldr	r2, [pc, #492]	; (8002a74 <HAL_RCC_OscConfig+0x360>)
 8002886:	4013      	ands	r3, r2
 8002888:	0019      	movs	r1, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	021a      	lsls	r2, r3, #8
 8002890:	4b75      	ldr	r3, [pc, #468]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002892:	430a      	orrs	r2, r1
 8002894:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002896:	4b74      	ldr	r3, [pc, #464]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2209      	movs	r2, #9
 800289c:	4393      	bics	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	4b71      	ldr	r3, [pc, #452]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028a8:	f000 fc40 	bl	800312c <HAL_RCC_GetSysClockFreq>
 80028ac:	0001      	movs	r1, r0
 80028ae:	4b6e      	ldr	r3, [pc, #440]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	220f      	movs	r2, #15
 80028b6:	4013      	ands	r3, r2
 80028b8:	4a6f      	ldr	r2, [pc, #444]	; (8002a78 <HAL_RCC_OscConfig+0x364>)
 80028ba:	5cd3      	ldrb	r3, [r2, r3]
 80028bc:	000a      	movs	r2, r1
 80028be:	40da      	lsrs	r2, r3
 80028c0:	4b6e      	ldr	r3, [pc, #440]	; (8002a7c <HAL_RCC_OscConfig+0x368>)
 80028c2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80028c4:	4b6e      	ldr	r3, [pc, #440]	; (8002a80 <HAL_RCC_OscConfig+0x36c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2513      	movs	r5, #19
 80028ca:	197c      	adds	r4, r7, r5
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7ff f9f1 	bl	8001cb4 <HAL_InitTick>
 80028d2:	0003      	movs	r3, r0
 80028d4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80028d6:	197b      	adds	r3, r7, r5
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d046      	beq.n	800296c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80028de:	197b      	adds	r3, r7, r5
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	e2d0      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d027      	beq.n	800293a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80028ea:	4b5f      	ldr	r3, [pc, #380]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2209      	movs	r2, #9
 80028f0:	4393      	bics	r3, r2
 80028f2:	0019      	movs	r1, r3
 80028f4:	4b5c      	ldr	r3, [pc, #368]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7ff fa20 	bl	8001d40 <HAL_GetTick>
 8002900:	0003      	movs	r3, r0
 8002902:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002906:	f7ff fa1b 	bl	8001d40 <HAL_GetTick>
 800290a:	0002      	movs	r2, r0
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e2b6      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002918:	4b53      	ldr	r3, [pc, #332]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2204      	movs	r2, #4
 800291e:	4013      	ands	r3, r2
 8002920:	d0f1      	beq.n	8002906 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002922:	4b51      	ldr	r3, [pc, #324]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4a53      	ldr	r2, [pc, #332]	; (8002a74 <HAL_RCC_OscConfig+0x360>)
 8002928:	4013      	ands	r3, r2
 800292a:	0019      	movs	r1, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	021a      	lsls	r2, r3, #8
 8002932:	4b4d      	ldr	r3, [pc, #308]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002934:	430a      	orrs	r2, r1
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	e018      	b.n	800296c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293a:	4b4b      	ldr	r3, [pc, #300]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4b4a      	ldr	r3, [pc, #296]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002940:	2101      	movs	r1, #1
 8002942:	438a      	bics	r2, r1
 8002944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002946:	f7ff f9fb 	bl	8001d40 <HAL_GetTick>
 800294a:	0003      	movs	r3, r0
 800294c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002950:	f7ff f9f6 	bl	8001d40 <HAL_GetTick>
 8002954:	0002      	movs	r2, r0
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e291      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002962:	4b41      	ldr	r3, [pc, #260]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2204      	movs	r2, #4
 8002968:	4013      	ands	r3, r2
 800296a:	d1f1      	bne.n	8002950 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2210      	movs	r2, #16
 8002972:	4013      	ands	r3, r2
 8002974:	d100      	bne.n	8002978 <HAL_RCC_OscConfig+0x264>
 8002976:	e0a1      	b.n	8002abc <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002978:	6a3b      	ldr	r3, [r7, #32]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d140      	bne.n	8002a00 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800297e:	4b3a      	ldr	r3, [pc, #232]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	2380      	movs	r3, #128	; 0x80
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4013      	ands	r3, r2
 8002988:	d005      	beq.n	8002996 <HAL_RCC_OscConfig+0x282>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e277      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002996:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4a3a      	ldr	r2, [pc, #232]	; (8002a84 <HAL_RCC_OscConfig+0x370>)
 800299c:	4013      	ands	r3, r2
 800299e:	0019      	movs	r1, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029a4:	4b30      	ldr	r3, [pc, #192]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80029a6:	430a      	orrs	r2, r1
 80029a8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029aa:	4b2f      	ldr	r3, [pc, #188]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	0a19      	lsrs	r1, r3, #8
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	061a      	lsls	r2, r3, #24
 80029b8:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80029ba:	430a      	orrs	r2, r1
 80029bc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	0b5b      	lsrs	r3, r3, #13
 80029c4:	3301      	adds	r3, #1
 80029c6:	2280      	movs	r2, #128	; 0x80
 80029c8:	0212      	lsls	r2, r2, #8
 80029ca:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029cc:	4b26      	ldr	r3, [pc, #152]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	210f      	movs	r1, #15
 80029d4:	400b      	ands	r3, r1
 80029d6:	4928      	ldr	r1, [pc, #160]	; (8002a78 <HAL_RCC_OscConfig+0x364>)
 80029d8:	5ccb      	ldrb	r3, [r1, r3]
 80029da:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029dc:	4b27      	ldr	r3, [pc, #156]	; (8002a7c <HAL_RCC_OscConfig+0x368>)
 80029de:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80029e0:	4b27      	ldr	r3, [pc, #156]	; (8002a80 <HAL_RCC_OscConfig+0x36c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2513      	movs	r5, #19
 80029e6:	197c      	adds	r4, r7, r5
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7ff f963 	bl	8001cb4 <HAL_InitTick>
 80029ee:	0003      	movs	r3, r0
 80029f0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80029f2:	197b      	adds	r3, r7, r5
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d060      	beq.n	8002abc <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80029fa:	197b      	adds	r3, r7, r5
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	e242      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	69db      	ldr	r3, [r3, #28]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d03f      	beq.n	8002a88 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a08:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b16      	ldr	r3, [pc, #88]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a0e:	2180      	movs	r1, #128	; 0x80
 8002a10:	0049      	lsls	r1, r1, #1
 8002a12:	430a      	orrs	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a16:	f7ff f993 	bl	8001d40 <HAL_GetTick>
 8002a1a:	0003      	movs	r3, r0
 8002a1c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a20:	f7ff f98e 	bl	8001d40 <HAL_GetTick>
 8002a24:	0002      	movs	r2, r0
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e229      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a32:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	2380      	movs	r3, #128	; 0x80
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d0f0      	beq.n	8002a20 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a3e:	4b0a      	ldr	r3, [pc, #40]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	4a10      	ldr	r2, [pc, #64]	; (8002a84 <HAL_RCC_OscConfig+0x370>)
 8002a44:	4013      	ands	r3, r2
 8002a46:	0019      	movs	r1, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a4c:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a52:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	0a19      	lsrs	r1, r3, #8
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	061a      	lsls	r2, r3, #24
 8002a60:	4b01      	ldr	r3, [pc, #4]	; (8002a68 <HAL_RCC_OscConfig+0x354>)
 8002a62:	430a      	orrs	r2, r1
 8002a64:	605a      	str	r2, [r3, #4]
 8002a66:	e029      	b.n	8002abc <HAL_RCC_OscConfig+0x3a8>
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	fffeffff 	.word	0xfffeffff
 8002a70:	fffbffff 	.word	0xfffbffff
 8002a74:	ffffe0ff 	.word	0xffffe0ff
 8002a78:	08006b30 	.word	0x08006b30
 8002a7c:	20000030 	.word	0x20000030
 8002a80:	20000034 	.word	0x20000034
 8002a84:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a88:	4bbd      	ldr	r3, [pc, #756]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4bbc      	ldr	r3, [pc, #752]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002a8e:	49bd      	ldr	r1, [pc, #756]	; (8002d84 <HAL_RCC_OscConfig+0x670>)
 8002a90:	400a      	ands	r2, r1
 8002a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a94:	f7ff f954 	bl	8001d40 <HAL_GetTick>
 8002a98:	0003      	movs	r3, r0
 8002a9a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a9e:	f7ff f94f 	bl	8001d40 <HAL_GetTick>
 8002aa2:	0002      	movs	r2, r0
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e1ea      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ab0:	4bb3      	ldr	r3, [pc, #716]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	2380      	movs	r3, #128	; 0x80
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d1f0      	bne.n	8002a9e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2208      	movs	r2, #8
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d036      	beq.n	8002b34 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d019      	beq.n	8002b02 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ace:	4bac      	ldr	r3, [pc, #688]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002ad0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ad2:	4bab      	ldr	r3, [pc, #684]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ada:	f7ff f931 	bl	8001d40 <HAL_GetTick>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ae4:	f7ff f92c 	bl	8001d40 <HAL_GetTick>
 8002ae8:	0002      	movs	r2, r0
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e1c7      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002af6:	4ba2      	ldr	r3, [pc, #648]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002afa:	2202      	movs	r2, #2
 8002afc:	4013      	ands	r3, r2
 8002afe:	d0f1      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x3d0>
 8002b00:	e018      	b.n	8002b34 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b02:	4b9f      	ldr	r3, [pc, #636]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002b04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b06:	4b9e      	ldr	r3, [pc, #632]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002b08:	2101      	movs	r1, #1
 8002b0a:	438a      	bics	r2, r1
 8002b0c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0e:	f7ff f917 	bl	8001d40 <HAL_GetTick>
 8002b12:	0003      	movs	r3, r0
 8002b14:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b18:	f7ff f912 	bl	8001d40 <HAL_GetTick>
 8002b1c:	0002      	movs	r2, r0
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1ad      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b2a:	4b95      	ldr	r3, [pc, #596]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b2e:	2202      	movs	r2, #2
 8002b30:	4013      	ands	r3, r2
 8002b32:	d1f1      	bne.n	8002b18 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2204      	movs	r2, #4
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d100      	bne.n	8002b40 <HAL_RCC_OscConfig+0x42c>
 8002b3e:	e0ae      	b.n	8002c9e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b40:	2027      	movs	r0, #39	; 0x27
 8002b42:	183b      	adds	r3, r7, r0
 8002b44:	2200      	movs	r2, #0
 8002b46:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b48:	4b8d      	ldr	r3, [pc, #564]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002b4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	055b      	lsls	r3, r3, #21
 8002b50:	4013      	ands	r3, r2
 8002b52:	d109      	bne.n	8002b68 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b54:	4b8a      	ldr	r3, [pc, #552]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002b56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b58:	4b89      	ldr	r3, [pc, #548]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002b5a:	2180      	movs	r1, #128	; 0x80
 8002b5c:	0549      	lsls	r1, r1, #21
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002b62:	183b      	adds	r3, r7, r0
 8002b64:	2201      	movs	r2, #1
 8002b66:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b68:	4b87      	ldr	r3, [pc, #540]	; (8002d88 <HAL_RCC_OscConfig+0x674>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	2380      	movs	r3, #128	; 0x80
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4013      	ands	r3, r2
 8002b72:	d11a      	bne.n	8002baa <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b74:	4b84      	ldr	r3, [pc, #528]	; (8002d88 <HAL_RCC_OscConfig+0x674>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4b83      	ldr	r3, [pc, #524]	; (8002d88 <HAL_RCC_OscConfig+0x674>)
 8002b7a:	2180      	movs	r1, #128	; 0x80
 8002b7c:	0049      	lsls	r1, r1, #1
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b82:	f7ff f8dd 	bl	8001d40 <HAL_GetTick>
 8002b86:	0003      	movs	r3, r0
 8002b88:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8c:	f7ff f8d8 	bl	8001d40 <HAL_GetTick>
 8002b90:	0002      	movs	r2, r0
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b64      	cmp	r3, #100	; 0x64
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e173      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9e:	4b7a      	ldr	r3, [pc, #488]	; (8002d88 <HAL_RCC_OscConfig+0x674>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d0f0      	beq.n	8002b8c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	2380      	movs	r3, #128	; 0x80
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d107      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x4b2>
 8002bb6:	4b72      	ldr	r3, [pc, #456]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bba:	4b71      	ldr	r3, [pc, #452]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bbc:	2180      	movs	r1, #128	; 0x80
 8002bbe:	0049      	lsls	r1, r1, #1
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	651a      	str	r2, [r3, #80]	; 0x50
 8002bc4:	e031      	b.n	8002c2a <HAL_RCC_OscConfig+0x516>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10c      	bne.n	8002be8 <HAL_RCC_OscConfig+0x4d4>
 8002bce:	4b6c      	ldr	r3, [pc, #432]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bd2:	4b6b      	ldr	r3, [pc, #428]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bd4:	496b      	ldr	r1, [pc, #428]	; (8002d84 <HAL_RCC_OscConfig+0x670>)
 8002bd6:	400a      	ands	r2, r1
 8002bd8:	651a      	str	r2, [r3, #80]	; 0x50
 8002bda:	4b69      	ldr	r3, [pc, #420]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bdc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bde:	4b68      	ldr	r3, [pc, #416]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002be0:	496a      	ldr	r1, [pc, #424]	; (8002d8c <HAL_RCC_OscConfig+0x678>)
 8002be2:	400a      	ands	r2, r1
 8002be4:	651a      	str	r2, [r3, #80]	; 0x50
 8002be6:	e020      	b.n	8002c2a <HAL_RCC_OscConfig+0x516>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	23a0      	movs	r3, #160	; 0xa0
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d10e      	bne.n	8002c12 <HAL_RCC_OscConfig+0x4fe>
 8002bf4:	4b62      	ldr	r3, [pc, #392]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bf6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bf8:	4b61      	ldr	r3, [pc, #388]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002bfa:	2180      	movs	r1, #128	; 0x80
 8002bfc:	00c9      	lsls	r1, r1, #3
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	651a      	str	r2, [r3, #80]	; 0x50
 8002c02:	4b5f      	ldr	r3, [pc, #380]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c06:	4b5e      	ldr	r3, [pc, #376]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c08:	2180      	movs	r1, #128	; 0x80
 8002c0a:	0049      	lsls	r1, r1, #1
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	651a      	str	r2, [r3, #80]	; 0x50
 8002c10:	e00b      	b.n	8002c2a <HAL_RCC_OscConfig+0x516>
 8002c12:	4b5b      	ldr	r3, [pc, #364]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c16:	4b5a      	ldr	r3, [pc, #360]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c18:	495a      	ldr	r1, [pc, #360]	; (8002d84 <HAL_RCC_OscConfig+0x670>)
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	651a      	str	r2, [r3, #80]	; 0x50
 8002c1e:	4b58      	ldr	r3, [pc, #352]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c22:	4b57      	ldr	r3, [pc, #348]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c24:	4959      	ldr	r1, [pc, #356]	; (8002d8c <HAL_RCC_OscConfig+0x678>)
 8002c26:	400a      	ands	r2, r1
 8002c28:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d015      	beq.n	8002c5e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c32:	f7ff f885 	bl	8001d40 <HAL_GetTick>
 8002c36:	0003      	movs	r3, r0
 8002c38:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c3a:	e009      	b.n	8002c50 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c3c:	f7ff f880 	bl	8001d40 <HAL_GetTick>
 8002c40:	0002      	movs	r2, r0
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	4a52      	ldr	r2, [pc, #328]	; (8002d90 <HAL_RCC_OscConfig+0x67c>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e11a      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c50:	4b4b      	ldr	r3, [pc, #300]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c54:	2380      	movs	r3, #128	; 0x80
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d0ef      	beq.n	8002c3c <HAL_RCC_OscConfig+0x528>
 8002c5c:	e014      	b.n	8002c88 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5e:	f7ff f86f 	bl	8001d40 <HAL_GetTick>
 8002c62:	0003      	movs	r3, r0
 8002c64:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c66:	e009      	b.n	8002c7c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c68:	f7ff f86a 	bl	8001d40 <HAL_GetTick>
 8002c6c:	0002      	movs	r2, r0
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	4a47      	ldr	r2, [pc, #284]	; (8002d90 <HAL_RCC_OscConfig+0x67c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e104      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c7c:	4b40      	ldr	r3, [pc, #256]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4013      	ands	r3, r2
 8002c86:	d1ef      	bne.n	8002c68 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c88:	2327      	movs	r3, #39	; 0x27
 8002c8a:	18fb      	adds	r3, r7, r3
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d105      	bne.n	8002c9e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c92:	4b3b      	ldr	r3, [pc, #236]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c96:	4b3a      	ldr	r3, [pc, #232]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002c98:	493e      	ldr	r1, [pc, #248]	; (8002d94 <HAL_RCC_OscConfig+0x680>)
 8002c9a:	400a      	ands	r2, r1
 8002c9c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d049      	beq.n	8002d3c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d026      	beq.n	8002cfe <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002cb0:	4b33      	ldr	r3, [pc, #204]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	4b32      	ldr	r3, [pc, #200]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	4b30      	ldr	r3, [pc, #192]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002cbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cc0:	4b2f      	ldr	r3, [pc, #188]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	635a      	str	r2, [r3, #52]	; 0x34
 8002cc8:	4b33      	ldr	r3, [pc, #204]	; (8002d98 <HAL_RCC_OscConfig+0x684>)
 8002cca:	6a1a      	ldr	r2, [r3, #32]
 8002ccc:	4b32      	ldr	r3, [pc, #200]	; (8002d98 <HAL_RCC_OscConfig+0x684>)
 8002cce:	2180      	movs	r1, #128	; 0x80
 8002cd0:	0189      	lsls	r1, r1, #6
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd6:	f7ff f833 	bl	8001d40 <HAL_GetTick>
 8002cda:	0003      	movs	r3, r0
 8002cdc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ce0:	f7ff f82e 	bl	8001d40 <HAL_GetTick>
 8002ce4:	0002      	movs	r2, r0
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e0c9      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cf2:	4b23      	ldr	r3, [pc, #140]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	d0f1      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x5cc>
 8002cfc:	e01e      	b.n	8002d3c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002cfe:	4b20      	ldr	r3, [pc, #128]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002d00:	689a      	ldr	r2, [r3, #8]
 8002d02:	4b1f      	ldr	r3, [pc, #124]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002d04:	2101      	movs	r1, #1
 8002d06:	438a      	bics	r2, r1
 8002d08:	609a      	str	r2, [r3, #8]
 8002d0a:	4b23      	ldr	r3, [pc, #140]	; (8002d98 <HAL_RCC_OscConfig+0x684>)
 8002d0c:	6a1a      	ldr	r2, [r3, #32]
 8002d0e:	4b22      	ldr	r3, [pc, #136]	; (8002d98 <HAL_RCC_OscConfig+0x684>)
 8002d10:	4922      	ldr	r1, [pc, #136]	; (8002d9c <HAL_RCC_OscConfig+0x688>)
 8002d12:	400a      	ands	r2, r1
 8002d14:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d16:	f7ff f813 	bl	8001d40 <HAL_GetTick>
 8002d1a:	0003      	movs	r3, r0
 8002d1c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d20:	f7ff f80e 	bl	8001d40 <HAL_GetTick>
 8002d24:	0002      	movs	r2, r0
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e0a9      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d32:	4b13      	ldr	r3, [pc, #76]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2202      	movs	r2, #2
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d1f1      	bne.n	8002d20 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d100      	bne.n	8002d46 <HAL_RCC_OscConfig+0x632>
 8002d44:	e09e      	b.n	8002e84 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	d100      	bne.n	8002d4e <HAL_RCC_OscConfig+0x63a>
 8002d4c:	e077      	b.n	8002e3e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d158      	bne.n	8002e08 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d56:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <HAL_RCC_OscConfig+0x66c>)
 8002d5c:	4910      	ldr	r1, [pc, #64]	; (8002da0 <HAL_RCC_OscConfig+0x68c>)
 8002d5e:	400a      	ands	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d62:	f7fe ffed 	bl	8001d40 <HAL_GetTick>
 8002d66:	0003      	movs	r3, r0
 8002d68:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d6a:	e01b      	b.n	8002da4 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d6c:	f7fe ffe8 	bl	8001d40 <HAL_GetTick>
 8002d70:	0002      	movs	r2, r0
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d914      	bls.n	8002da4 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e083      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
 8002d7e:	46c0      	nop			; (mov r8, r8)
 8002d80:	40021000 	.word	0x40021000
 8002d84:	fffffeff 	.word	0xfffffeff
 8002d88:	40007000 	.word	0x40007000
 8002d8c:	fffffbff 	.word	0xfffffbff
 8002d90:	00001388 	.word	0x00001388
 8002d94:	efffffff 	.word	0xefffffff
 8002d98:	40010000 	.word	0x40010000
 8002d9c:	ffffdfff 	.word	0xffffdfff
 8002da0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002da4:	4b3a      	ldr	r3, [pc, #232]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	2380      	movs	r3, #128	; 0x80
 8002daa:	049b      	lsls	r3, r3, #18
 8002dac:	4013      	ands	r3, r2
 8002dae:	d1dd      	bne.n	8002d6c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002db0:	4b37      	ldr	r3, [pc, #220]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	4a37      	ldr	r2, [pc, #220]	; (8002e94 <HAL_RCC_OscConfig+0x780>)
 8002db6:	4013      	ands	r3, r2
 8002db8:	0019      	movs	r1, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	4b31      	ldr	r3, [pc, #196]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd0:	4b2f      	ldr	r3, [pc, #188]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002dd6:	2180      	movs	r1, #128	; 0x80
 8002dd8:	0449      	lsls	r1, r1, #17
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dde:	f7fe ffaf 	bl	8001d40 <HAL_GetTick>
 8002de2:	0003      	movs	r3, r0
 8002de4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de8:	f7fe ffaa 	bl	8001d40 <HAL_GetTick>
 8002dec:	0002      	movs	r2, r0
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e045      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002dfa:	4b25      	ldr	r3, [pc, #148]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	2380      	movs	r3, #128	; 0x80
 8002e00:	049b      	lsls	r3, r3, #18
 8002e02:	4013      	ands	r3, r2
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x6d4>
 8002e06:	e03d      	b.n	8002e84 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e08:	4b21      	ldr	r3, [pc, #132]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b20      	ldr	r3, [pc, #128]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002e0e:	4922      	ldr	r1, [pc, #136]	; (8002e98 <HAL_RCC_OscConfig+0x784>)
 8002e10:	400a      	ands	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e14:	f7fe ff94 	bl	8001d40 <HAL_GetTick>
 8002e18:	0003      	movs	r3, r0
 8002e1a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe ff8f 	bl	8001d40 <HAL_GetTick>
 8002e22:	0002      	movs	r2, r0
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e02a      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e30:	4b17      	ldr	r3, [pc, #92]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	049b      	lsls	r3, r3, #18
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d1f0      	bne.n	8002e1e <HAL_RCC_OscConfig+0x70a>
 8002e3c:	e022      	b.n	8002e84 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d101      	bne.n	8002e4a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e01d      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e4a:	4b11      	ldr	r3, [pc, #68]	; (8002e90 <HAL_RCC_OscConfig+0x77c>)
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e50:	69fa      	ldr	r2, [r7, #28]
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	025b      	lsls	r3, r3, #9
 8002e56:	401a      	ands	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d10f      	bne.n	8002e80 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	23f0      	movs	r3, #240	; 0xf0
 8002e64:	039b      	lsls	r3, r3, #14
 8002e66:	401a      	ands	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d107      	bne.n	8002e80 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002e70:	69fa      	ldr	r2, [r7, #28]
 8002e72:	23c0      	movs	r3, #192	; 0xc0
 8002e74:	041b      	lsls	r3, r3, #16
 8002e76:	401a      	ands	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	0018      	movs	r0, r3
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b00a      	add	sp, #40	; 0x28
 8002e8c:	bdb0      	pop	{r4, r5, r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	40021000 	.word	0x40021000
 8002e94:	ff02ffff 	.word	0xff02ffff
 8002e98:	feffffff 	.word	0xfeffffff

08002e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e9c:	b5b0      	push	{r4, r5, r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e128      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb0:	4b96      	ldr	r3, [pc, #600]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d91e      	bls.n	8002efc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	4b93      	ldr	r3, [pc, #588]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	4393      	bics	r3, r2
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	4b90      	ldr	r3, [pc, #576]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ed0:	f7fe ff36 	bl	8001d40 <HAL_GetTick>
 8002ed4:	0003      	movs	r3, r0
 8002ed6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed8:	e009      	b.n	8002eee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eda:	f7fe ff31 	bl	8001d40 <HAL_GetTick>
 8002ede:	0002      	movs	r2, r0
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	4a8a      	ldr	r2, [pc, #552]	; (8003110 <HAL_RCC_ClockConfig+0x274>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e109      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eee:	4b87      	ldr	r3, [pc, #540]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d1ee      	bne.n	8002eda <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2202      	movs	r2, #2
 8002f02:	4013      	ands	r3, r2
 8002f04:	d009      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f06:	4b83      	ldr	r3, [pc, #524]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	22f0      	movs	r2, #240	; 0xf0
 8002f0c:	4393      	bics	r3, r2
 8002f0e:	0019      	movs	r1, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	4b7f      	ldr	r3, [pc, #508]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f16:	430a      	orrs	r2, r1
 8002f18:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	4013      	ands	r3, r2
 8002f22:	d100      	bne.n	8002f26 <HAL_RCC_ClockConfig+0x8a>
 8002f24:	e089      	b.n	800303a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d107      	bne.n	8002f3e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f2e:	4b79      	ldr	r3, [pc, #484]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	2380      	movs	r3, #128	; 0x80
 8002f34:	029b      	lsls	r3, r3, #10
 8002f36:	4013      	ands	r3, r2
 8002f38:	d120      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e0e1      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d107      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f46:	4b73      	ldr	r3, [pc, #460]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	2380      	movs	r3, #128	; 0x80
 8002f4c:	049b      	lsls	r3, r3, #18
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d114      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e0d5      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d106      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f5e:	4b6d      	ldr	r3, [pc, #436]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2204      	movs	r2, #4
 8002f64:	4013      	ands	r3, r2
 8002f66:	d109      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0ca      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002f6c:	4b69      	ldr	r3, [pc, #420]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4013      	ands	r3, r2
 8002f76:	d101      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0c2      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f7c:	4b65      	ldr	r3, [pc, #404]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	2203      	movs	r2, #3
 8002f82:	4393      	bics	r3, r2
 8002f84:	0019      	movs	r1, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	4b62      	ldr	r3, [pc, #392]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f90:	f7fe fed6 	bl	8001d40 <HAL_GetTick>
 8002f94:	0003      	movs	r3, r0
 8002f96:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d111      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fa0:	e009      	b.n	8002fb6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa2:	f7fe fecd 	bl	8001d40 <HAL_GetTick>
 8002fa6:	0002      	movs	r2, r0
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	4a58      	ldr	r2, [pc, #352]	; (8003110 <HAL_RCC_ClockConfig+0x274>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e0a5      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fb6:	4b57      	ldr	r3, [pc, #348]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	220c      	movs	r2, #12
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d1ef      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0x106>
 8002fc2:	e03a      	b.n	800303a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d111      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fcc:	e009      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fce:	f7fe feb7 	bl	8001d40 <HAL_GetTick>
 8002fd2:	0002      	movs	r2, r0
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	4a4d      	ldr	r2, [pc, #308]	; (8003110 <HAL_RCC_ClockConfig+0x274>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e08f      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe2:	4b4c      	ldr	r3, [pc, #304]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	220c      	movs	r2, #12
 8002fe8:	4013      	ands	r3, r2
 8002fea:	2b0c      	cmp	r3, #12
 8002fec:	d1ef      	bne.n	8002fce <HAL_RCC_ClockConfig+0x132>
 8002fee:	e024      	b.n	800303a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d11b      	bne.n	8003030 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff8:	e009      	b.n	800300e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ffa:	f7fe fea1 	bl	8001d40 <HAL_GetTick>
 8002ffe:	0002      	movs	r2, r0
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	4a42      	ldr	r2, [pc, #264]	; (8003110 <HAL_RCC_ClockConfig+0x274>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d901      	bls.n	800300e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e079      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800300e:	4b41      	ldr	r3, [pc, #260]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	220c      	movs	r2, #12
 8003014:	4013      	ands	r3, r2
 8003016:	2b04      	cmp	r3, #4
 8003018:	d1ef      	bne.n	8002ffa <HAL_RCC_ClockConfig+0x15e>
 800301a:	e00e      	b.n	800303a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800301c:	f7fe fe90 	bl	8001d40 <HAL_GetTick>
 8003020:	0002      	movs	r2, r0
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	4a3a      	ldr	r2, [pc, #232]	; (8003110 <HAL_RCC_ClockConfig+0x274>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d901      	bls.n	8003030 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e068      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003030:	4b38      	ldr	r3, [pc, #224]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	220c      	movs	r2, #12
 8003036:	4013      	ands	r3, r2
 8003038:	d1f0      	bne.n	800301c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800303a:	4b34      	ldr	r3, [pc, #208]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2201      	movs	r2, #1
 8003040:	4013      	ands	r3, r2
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d21e      	bcs.n	8003086 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003048:	4b30      	ldr	r3, [pc, #192]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2201      	movs	r2, #1
 800304e:	4393      	bics	r3, r2
 8003050:	0019      	movs	r1, r3
 8003052:	4b2e      	ldr	r3, [pc, #184]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800305a:	f7fe fe71 	bl	8001d40 <HAL_GetTick>
 800305e:	0003      	movs	r3, r0
 8003060:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	e009      	b.n	8003078 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003064:	f7fe fe6c 	bl	8001d40 <HAL_GetTick>
 8003068:	0002      	movs	r2, r0
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	4a28      	ldr	r2, [pc, #160]	; (8003110 <HAL_RCC_ClockConfig+0x274>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e044      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003078:	4b24      	ldr	r3, [pc, #144]	; (800310c <HAL_RCC_ClockConfig+0x270>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2201      	movs	r2, #1
 800307e:	4013      	ands	r3, r2
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	429a      	cmp	r2, r3
 8003084:	d1ee      	bne.n	8003064 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2204      	movs	r2, #4
 800308c:	4013      	ands	r3, r2
 800308e:	d009      	beq.n	80030a4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003090:	4b20      	ldr	r3, [pc, #128]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4a20      	ldr	r2, [pc, #128]	; (8003118 <HAL_RCC_ClockConfig+0x27c>)
 8003096:	4013      	ands	r3, r2
 8003098:	0019      	movs	r1, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	4b1d      	ldr	r3, [pc, #116]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 80030a0:	430a      	orrs	r2, r1
 80030a2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2208      	movs	r2, #8
 80030aa:	4013      	ands	r3, r2
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030ae:	4b19      	ldr	r3, [pc, #100]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	4a1a      	ldr	r2, [pc, #104]	; (800311c <HAL_RCC_ClockConfig+0x280>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	0019      	movs	r1, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	00da      	lsls	r2, r3, #3
 80030be:	4b15      	ldr	r3, [pc, #84]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 80030c0:	430a      	orrs	r2, r1
 80030c2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030c4:	f000 f832 	bl	800312c <HAL_RCC_GetSysClockFreq>
 80030c8:	0001      	movs	r1, r0
 80030ca:	4b12      	ldr	r3, [pc, #72]	; (8003114 <HAL_RCC_ClockConfig+0x278>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	091b      	lsrs	r3, r3, #4
 80030d0:	220f      	movs	r2, #15
 80030d2:	4013      	ands	r3, r2
 80030d4:	4a12      	ldr	r2, [pc, #72]	; (8003120 <HAL_RCC_ClockConfig+0x284>)
 80030d6:	5cd3      	ldrb	r3, [r2, r3]
 80030d8:	000a      	movs	r2, r1
 80030da:	40da      	lsrs	r2, r3
 80030dc:	4b11      	ldr	r3, [pc, #68]	; (8003124 <HAL_RCC_ClockConfig+0x288>)
 80030de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030e0:	4b11      	ldr	r3, [pc, #68]	; (8003128 <HAL_RCC_ClockConfig+0x28c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	250b      	movs	r5, #11
 80030e6:	197c      	adds	r4, r7, r5
 80030e8:	0018      	movs	r0, r3
 80030ea:	f7fe fde3 	bl	8001cb4 <HAL_InitTick>
 80030ee:	0003      	movs	r3, r0
 80030f0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80030f2:	197b      	adds	r3, r7, r5
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d002      	beq.n	8003100 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80030fa:	197b      	adds	r3, r7, r5
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	e000      	b.n	8003102 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	0018      	movs	r0, r3
 8003104:	46bd      	mov	sp, r7
 8003106:	b004      	add	sp, #16
 8003108:	bdb0      	pop	{r4, r5, r7, pc}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	40022000 	.word	0x40022000
 8003110:	00001388 	.word	0x00001388
 8003114:	40021000 	.word	0x40021000
 8003118:	fffff8ff 	.word	0xfffff8ff
 800311c:	ffffc7ff 	.word	0xffffc7ff
 8003120:	08006b30 	.word	0x08006b30
 8003124:	20000030 	.word	0x20000030
 8003128:	20000034 	.word	0x20000034

0800312c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800312c:	b5b0      	push	{r4, r5, r7, lr}
 800312e:	b08e      	sub	sp, #56	; 0x38
 8003130:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003132:	4b4c      	ldr	r3, [pc, #304]	; (8003264 <HAL_RCC_GetSysClockFreq+0x138>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003138:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800313a:	230c      	movs	r3, #12
 800313c:	4013      	ands	r3, r2
 800313e:	2b0c      	cmp	r3, #12
 8003140:	d014      	beq.n	800316c <HAL_RCC_GetSysClockFreq+0x40>
 8003142:	d900      	bls.n	8003146 <HAL_RCC_GetSysClockFreq+0x1a>
 8003144:	e07b      	b.n	800323e <HAL_RCC_GetSysClockFreq+0x112>
 8003146:	2b04      	cmp	r3, #4
 8003148:	d002      	beq.n	8003150 <HAL_RCC_GetSysClockFreq+0x24>
 800314a:	2b08      	cmp	r3, #8
 800314c:	d00b      	beq.n	8003166 <HAL_RCC_GetSysClockFreq+0x3a>
 800314e:	e076      	b.n	800323e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003150:	4b44      	ldr	r3, [pc, #272]	; (8003264 <HAL_RCC_GetSysClockFreq+0x138>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2210      	movs	r2, #16
 8003156:	4013      	ands	r3, r2
 8003158:	d002      	beq.n	8003160 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800315a:	4b43      	ldr	r3, [pc, #268]	; (8003268 <HAL_RCC_GetSysClockFreq+0x13c>)
 800315c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800315e:	e07c      	b.n	800325a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003160:	4b42      	ldr	r3, [pc, #264]	; (800326c <HAL_RCC_GetSysClockFreq+0x140>)
 8003162:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003164:	e079      	b.n	800325a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003166:	4b42      	ldr	r3, [pc, #264]	; (8003270 <HAL_RCC_GetSysClockFreq+0x144>)
 8003168:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800316a:	e076      	b.n	800325a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800316c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316e:	0c9a      	lsrs	r2, r3, #18
 8003170:	230f      	movs	r3, #15
 8003172:	401a      	ands	r2, r3
 8003174:	4b3f      	ldr	r3, [pc, #252]	; (8003274 <HAL_RCC_GetSysClockFreq+0x148>)
 8003176:	5c9b      	ldrb	r3, [r3, r2]
 8003178:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800317a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317c:	0d9a      	lsrs	r2, r3, #22
 800317e:	2303      	movs	r3, #3
 8003180:	4013      	ands	r3, r2
 8003182:	3301      	adds	r3, #1
 8003184:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003186:	4b37      	ldr	r3, [pc, #220]	; (8003264 <HAL_RCC_GetSysClockFreq+0x138>)
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	2380      	movs	r3, #128	; 0x80
 800318c:	025b      	lsls	r3, r3, #9
 800318e:	4013      	ands	r3, r2
 8003190:	d01a      	beq.n	80031c8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003194:	61bb      	str	r3, [r7, #24]
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
 800319a:	4a35      	ldr	r2, [pc, #212]	; (8003270 <HAL_RCC_GetSysClockFreq+0x144>)
 800319c:	2300      	movs	r3, #0
 800319e:	69b8      	ldr	r0, [r7, #24]
 80031a0:	69f9      	ldr	r1, [r7, #28]
 80031a2:	f7fd f867 	bl	8000274 <__aeabi_lmul>
 80031a6:	0002      	movs	r2, r0
 80031a8:	000b      	movs	r3, r1
 80031aa:	0010      	movs	r0, r2
 80031ac:	0019      	movs	r1, r3
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	613b      	str	r3, [r7, #16]
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f7fd f83b 	bl	8000234 <__aeabi_uldivmod>
 80031be:	0002      	movs	r2, r0
 80031c0:	000b      	movs	r3, r1
 80031c2:	0013      	movs	r3, r2
 80031c4:	637b      	str	r3, [r7, #52]	; 0x34
 80031c6:	e037      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80031c8:	4b26      	ldr	r3, [pc, #152]	; (8003264 <HAL_RCC_GetSysClockFreq+0x138>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2210      	movs	r2, #16
 80031ce:	4013      	ands	r3, r2
 80031d0:	d01a      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80031d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d4:	60bb      	str	r3, [r7, #8]
 80031d6:	2300      	movs	r3, #0
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	4a23      	ldr	r2, [pc, #140]	; (8003268 <HAL_RCC_GetSysClockFreq+0x13c>)
 80031dc:	2300      	movs	r3, #0
 80031de:	68b8      	ldr	r0, [r7, #8]
 80031e0:	68f9      	ldr	r1, [r7, #12]
 80031e2:	f7fd f847 	bl	8000274 <__aeabi_lmul>
 80031e6:	0002      	movs	r2, r0
 80031e8:	000b      	movs	r3, r1
 80031ea:	0010      	movs	r0, r2
 80031ec:	0019      	movs	r1, r3
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	603b      	str	r3, [r7, #0]
 80031f2:	2300      	movs	r3, #0
 80031f4:	607b      	str	r3, [r7, #4]
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f7fd f81b 	bl	8000234 <__aeabi_uldivmod>
 80031fe:	0002      	movs	r2, r0
 8003200:	000b      	movs	r3, r1
 8003202:	0013      	movs	r3, r2
 8003204:	637b      	str	r3, [r7, #52]	; 0x34
 8003206:	e017      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320a:	0018      	movs	r0, r3
 800320c:	2300      	movs	r3, #0
 800320e:	0019      	movs	r1, r3
 8003210:	4a16      	ldr	r2, [pc, #88]	; (800326c <HAL_RCC_GetSysClockFreq+0x140>)
 8003212:	2300      	movs	r3, #0
 8003214:	f7fd f82e 	bl	8000274 <__aeabi_lmul>
 8003218:	0002      	movs	r2, r0
 800321a:	000b      	movs	r3, r1
 800321c:	0010      	movs	r0, r2
 800321e:	0019      	movs	r1, r3
 8003220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003222:	001c      	movs	r4, r3
 8003224:	2300      	movs	r3, #0
 8003226:	001d      	movs	r5, r3
 8003228:	0022      	movs	r2, r4
 800322a:	002b      	movs	r3, r5
 800322c:	f7fd f802 	bl	8000234 <__aeabi_uldivmod>
 8003230:	0002      	movs	r2, r0
 8003232:	000b      	movs	r3, r1
 8003234:	0013      	movs	r3, r2
 8003236:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800323a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800323c:	e00d      	b.n	800325a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_RCC_GetSysClockFreq+0x138>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	0b5b      	lsrs	r3, r3, #13
 8003244:	2207      	movs	r2, #7
 8003246:	4013      	ands	r3, r2
 8003248:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	3301      	adds	r3, #1
 800324e:	2280      	movs	r2, #128	; 0x80
 8003250:	0212      	lsls	r2, r2, #8
 8003252:	409a      	lsls	r2, r3
 8003254:	0013      	movs	r3, r2
 8003256:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003258:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800325a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800325c:	0018      	movs	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	b00e      	add	sp, #56	; 0x38
 8003262:	bdb0      	pop	{r4, r5, r7, pc}
 8003264:	40021000 	.word	0x40021000
 8003268:	003d0900 	.word	0x003d0900
 800326c:	00f42400 	.word	0x00f42400
 8003270:	007a1200 	.word	0x007a1200
 8003274:	08006b48 	.word	0x08006b48

08003278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800327c:	4b02      	ldr	r3, [pc, #8]	; (8003288 <HAL_RCC_GetHCLKFreq+0x10>)
 800327e:	681b      	ldr	r3, [r3, #0]
}
 8003280:	0018      	movs	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	20000030 	.word	0x20000030

0800328c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003290:	f7ff fff2 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 8003294:	0001      	movs	r1, r0
 8003296:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	0a1b      	lsrs	r3, r3, #8
 800329c:	2207      	movs	r2, #7
 800329e:	4013      	ands	r3, r2
 80032a0:	4a04      	ldr	r2, [pc, #16]	; (80032b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032a2:	5cd3      	ldrb	r3, [r2, r3]
 80032a4:	40d9      	lsrs	r1, r3
 80032a6:	000b      	movs	r3, r1
}
 80032a8:	0018      	movs	r0, r3
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	40021000 	.word	0x40021000
 80032b4:	08006b40 	.word	0x08006b40

080032b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032bc:	f7ff ffdc 	bl	8003278 <HAL_RCC_GetHCLKFreq>
 80032c0:	0001      	movs	r1, r0
 80032c2:	4b06      	ldr	r3, [pc, #24]	; (80032dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	0adb      	lsrs	r3, r3, #11
 80032c8:	2207      	movs	r2, #7
 80032ca:	4013      	ands	r3, r2
 80032cc:	4a04      	ldr	r2, [pc, #16]	; (80032e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032ce:	5cd3      	ldrb	r3, [r2, r3]
 80032d0:	40d9      	lsrs	r1, r3
 80032d2:	000b      	movs	r3, r1
}
 80032d4:	0018      	movs	r0, r3
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	40021000 	.word	0x40021000
 80032e0:	08006b40 	.word	0x08006b40

080032e4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80032ec:	2317      	movs	r3, #23
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2220      	movs	r2, #32
 80032fa:	4013      	ands	r3, r2
 80032fc:	d106      	bne.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	2380      	movs	r3, #128	; 0x80
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	4013      	ands	r3, r2
 8003308:	d100      	bne.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x28>
 800330a:	e104      	b.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800330c:	4bb1      	ldr	r3, [pc, #708]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800330e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003310:	2380      	movs	r3, #128	; 0x80
 8003312:	055b      	lsls	r3, r3, #21
 8003314:	4013      	ands	r3, r2
 8003316:	d10a      	bne.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003318:	4bae      	ldr	r3, [pc, #696]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800331a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800331c:	4bad      	ldr	r3, [pc, #692]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800331e:	2180      	movs	r1, #128	; 0x80
 8003320:	0549      	lsls	r1, r1, #21
 8003322:	430a      	orrs	r2, r1
 8003324:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003326:	2317      	movs	r3, #23
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	2201      	movs	r2, #1
 800332c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332e:	4baa      	ldr	r3, [pc, #680]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	4013      	ands	r3, r2
 8003338:	d11a      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800333a:	4ba7      	ldr	r3, [pc, #668]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4ba6      	ldr	r3, [pc, #664]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003340:	2180      	movs	r1, #128	; 0x80
 8003342:	0049      	lsls	r1, r1, #1
 8003344:	430a      	orrs	r2, r1
 8003346:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003348:	f7fe fcfa 	bl	8001d40 <HAL_GetTick>
 800334c:	0003      	movs	r3, r0
 800334e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003350:	e008      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003352:	f7fe fcf5 	bl	8001d40 <HAL_GetTick>
 8003356:	0002      	movs	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b64      	cmp	r3, #100	; 0x64
 800335e:	d901      	bls.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e133      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003364:	4b9c      	ldr	r3, [pc, #624]	; (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	2380      	movs	r3, #128	; 0x80
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	4013      	ands	r3, r2
 800336e:	d0f0      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003370:	4b98      	ldr	r3, [pc, #608]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	23c0      	movs	r3, #192	; 0xc0
 8003376:	039b      	lsls	r3, r3, #14
 8003378:	4013      	ands	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	23c0      	movs	r3, #192	; 0xc0
 8003382:	039b      	lsls	r3, r3, #14
 8003384:	4013      	ands	r3, r2
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	429a      	cmp	r2, r3
 800338a:	d107      	bne.n	800339c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	23c0      	movs	r3, #192	; 0xc0
 8003392:	039b      	lsls	r3, r3, #14
 8003394:	4013      	ands	r3, r2
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	429a      	cmp	r2, r3
 800339a:	d013      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	23c0      	movs	r3, #192	; 0xc0
 80033a2:	029b      	lsls	r3, r3, #10
 80033a4:	401a      	ands	r2, r3
 80033a6:	23c0      	movs	r3, #192	; 0xc0
 80033a8:	029b      	lsls	r3, r3, #10
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d10a      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80033ae:	4b89      	ldr	r3, [pc, #548]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	2380      	movs	r3, #128	; 0x80
 80033b4:	029b      	lsls	r3, r3, #10
 80033b6:	401a      	ands	r2, r3
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	029b      	lsls	r3, r3, #10
 80033bc:	429a      	cmp	r2, r3
 80033be:	d101      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e103      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80033c4:	4b83      	ldr	r3, [pc, #524]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80033c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033c8:	23c0      	movs	r3, #192	; 0xc0
 80033ca:	029b      	lsls	r3, r3, #10
 80033cc:	4013      	ands	r3, r2
 80033ce:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d049      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	23c0      	movs	r3, #192	; 0xc0
 80033dc:	029b      	lsls	r3, r3, #10
 80033de:	4013      	ands	r3, r2
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d004      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2220      	movs	r2, #32
 80033ec:	4013      	ands	r3, r2
 80033ee:	d10d      	bne.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	23c0      	movs	r3, #192	; 0xc0
 80033f6:	029b      	lsls	r3, r3, #10
 80033f8:	4013      	ands	r3, r2
 80033fa:	68fa      	ldr	r2, [r7, #12]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d034      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	2380      	movs	r3, #128	; 0x80
 8003406:	011b      	lsls	r3, r3, #4
 8003408:	4013      	ands	r3, r2
 800340a:	d02e      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800340c:	4b71      	ldr	r3, [pc, #452]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800340e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003410:	4a72      	ldr	r2, [pc, #456]	; (80035dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003412:	4013      	ands	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003416:	4b6f      	ldr	r3, [pc, #444]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003418:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800341a:	4b6e      	ldr	r3, [pc, #440]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800341c:	2180      	movs	r1, #128	; 0x80
 800341e:	0309      	lsls	r1, r1, #12
 8003420:	430a      	orrs	r2, r1
 8003422:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003424:	4b6b      	ldr	r3, [pc, #428]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003428:	4b6a      	ldr	r3, [pc, #424]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800342a:	496d      	ldr	r1, [pc, #436]	; (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800342c:	400a      	ands	r2, r1
 800342e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003430:	4b68      	ldr	r3, [pc, #416]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	2380      	movs	r3, #128	; 0x80
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	4013      	ands	r3, r2
 800343e:	d014      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7fe fc7e 	bl	8001d40 <HAL_GetTick>
 8003444:	0003      	movs	r3, r0
 8003446:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003448:	e009      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800344a:	f7fe fc79 	bl	8001d40 <HAL_GetTick>
 800344e:	0002      	movs	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	4a63      	ldr	r2, [pc, #396]	; (80035e4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e0b6      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800345e:	4b5d      	ldr	r3, [pc, #372]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003460:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003462:	2380      	movs	r3, #128	; 0x80
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4013      	ands	r3, r2
 8003468:	d0ef      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	2380      	movs	r3, #128	; 0x80
 8003470:	011b      	lsls	r3, r3, #4
 8003472:	4013      	ands	r3, r2
 8003474:	d01f      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	689a      	ldr	r2, [r3, #8]
 800347a:	23c0      	movs	r3, #192	; 0xc0
 800347c:	029b      	lsls	r3, r3, #10
 800347e:	401a      	ands	r2, r3
 8003480:	23c0      	movs	r3, #192	; 0xc0
 8003482:	029b      	lsls	r3, r3, #10
 8003484:	429a      	cmp	r2, r3
 8003486:	d10c      	bne.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003488:	4b52      	ldr	r3, [pc, #328]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a56      	ldr	r2, [pc, #344]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800348e:	4013      	ands	r3, r2
 8003490:	0019      	movs	r1, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	23c0      	movs	r3, #192	; 0xc0
 8003498:	039b      	lsls	r3, r3, #14
 800349a:	401a      	ands	r2, r3
 800349c:	4b4d      	ldr	r3, [pc, #308]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800349e:	430a      	orrs	r2, r1
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	4b4c      	ldr	r3, [pc, #304]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80034a4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	23c0      	movs	r3, #192	; 0xc0
 80034ac:	029b      	lsls	r3, r3, #10
 80034ae:	401a      	ands	r2, r3
 80034b0:	4b48      	ldr	r3, [pc, #288]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80034b2:	430a      	orrs	r2, r1
 80034b4:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2220      	movs	r2, #32
 80034bc:	4013      	ands	r3, r2
 80034be:	d01f      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	23c0      	movs	r3, #192	; 0xc0
 80034c6:	029b      	lsls	r3, r3, #10
 80034c8:	401a      	ands	r2, r3
 80034ca:	23c0      	movs	r3, #192	; 0xc0
 80034cc:	029b      	lsls	r3, r3, #10
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d10c      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x208>
 80034d2:	4b40      	ldr	r3, [pc, #256]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a44      	ldr	r2, [pc, #272]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80034d8:	4013      	ands	r3, r2
 80034da:	0019      	movs	r1, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	23c0      	movs	r3, #192	; 0xc0
 80034e2:	039b      	lsls	r3, r3, #14
 80034e4:	401a      	ands	r2, r3
 80034e6:	4b3b      	ldr	r3, [pc, #236]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80034e8:	430a      	orrs	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	4b39      	ldr	r3, [pc, #228]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80034ee:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	23c0      	movs	r3, #192	; 0xc0
 80034f6:	029b      	lsls	r3, r3, #10
 80034f8:	401a      	ands	r2, r3
 80034fa:	4b36      	ldr	r3, [pc, #216]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80034fc:	430a      	orrs	r2, r1
 80034fe:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003500:	2317      	movs	r3, #23
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d105      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350a:	4b32      	ldr	r3, [pc, #200]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800350c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800350e:	4b31      	ldr	r3, [pc, #196]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003510:	4936      	ldr	r1, [pc, #216]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003512:	400a      	ands	r2, r1
 8003514:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2201      	movs	r2, #1
 800351c:	4013      	ands	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003520:	4b2c      	ldr	r3, [pc, #176]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003524:	2203      	movs	r2, #3
 8003526:	4393      	bics	r3, r2
 8003528:	0019      	movs	r1, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	4b29      	ldr	r3, [pc, #164]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003530:	430a      	orrs	r2, r1
 8003532:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2202      	movs	r2, #2
 800353a:	4013      	ands	r3, r2
 800353c:	d009      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800353e:	4b25      	ldr	r3, [pc, #148]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	220c      	movs	r2, #12
 8003544:	4393      	bics	r3, r2
 8003546:	0019      	movs	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	691a      	ldr	r2, [r3, #16]
 800354c:	4b21      	ldr	r3, [pc, #132]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800354e:	430a      	orrs	r2, r1
 8003550:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2204      	movs	r2, #4
 8003558:	4013      	ands	r3, r2
 800355a:	d009      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800355c:	4b1d      	ldr	r3, [pc, #116]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800355e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003560:	4a23      	ldr	r2, [pc, #140]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8003562:	4013      	ands	r3, r2
 8003564:	0019      	movs	r1, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	695a      	ldr	r2, [r3, #20]
 800356a:	4b1a      	ldr	r3, [pc, #104]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800356c:	430a      	orrs	r2, r1
 800356e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2208      	movs	r2, #8
 8003576:	4013      	ands	r3, r2
 8003578:	d009      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800357a:	4b16      	ldr	r3, [pc, #88]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800357c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800357e:	4a1d      	ldr	r2, [pc, #116]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003580:	4013      	ands	r3, r2
 8003582:	0019      	movs	r1, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699a      	ldr	r2, [r3, #24]
 8003588:	4b12      	ldr	r3, [pc, #72]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800358a:	430a      	orrs	r2, r1
 800358c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2240      	movs	r2, #64	; 0x40
 8003594:	4013      	ands	r3, r2
 8003596:	d009      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003598:	4b0e      	ldr	r3, [pc, #56]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800359a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800359c:	4a16      	ldr	r2, [pc, #88]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800359e:	4013      	ands	r3, r2
 80035a0:	0019      	movs	r1, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1a      	ldr	r2, [r3, #32]
 80035a6:	4b0b      	ldr	r3, [pc, #44]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80035a8:	430a      	orrs	r2, r1
 80035aa:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2280      	movs	r2, #128	; 0x80
 80035b2:	4013      	ands	r3, r2
 80035b4:	d009      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80035b6:	4b07      	ldr	r3, [pc, #28]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80035b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ba:	4a10      	ldr	r2, [pc, #64]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80035bc:	4013      	ands	r3, r2
 80035be:	0019      	movs	r1, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69da      	ldr	r2, [r3, #28]
 80035c4:	4b03      	ldr	r3, [pc, #12]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80035c6:	430a      	orrs	r2, r1
 80035c8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b006      	add	sp, #24
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40021000 	.word	0x40021000
 80035d8:	40007000 	.word	0x40007000
 80035dc:	fffcffff 	.word	0xfffcffff
 80035e0:	fff7ffff 	.word	0xfff7ffff
 80035e4:	00001388 	.word	0x00001388
 80035e8:	ffcfffff 	.word	0xffcfffff
 80035ec:	efffffff 	.word	0xefffffff
 80035f0:	fffff3ff 	.word	0xfffff3ff
 80035f4:	ffffcfff 	.word	0xffffcfff
 80035f8:	fbffffff 	.word	0xfbffffff
 80035fc:	fff3ffff 	.word	0xfff3ffff

08003600 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e083      	b.n	800371a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003616:	2b00      	cmp	r3, #0
 8003618:	d109      	bne.n	800362e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	2382      	movs	r3, #130	; 0x82
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	429a      	cmp	r2, r3
 8003624:	d009      	beq.n	800363a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	61da      	str	r2, [r3, #28]
 800362c:	e005      	b.n	800363a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2251      	movs	r2, #81	; 0x51
 8003644:	5c9b      	ldrb	r3, [r3, r2]
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d107      	bne.n	800365c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2250      	movs	r2, #80	; 0x50
 8003650:	2100      	movs	r1, #0
 8003652:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	0018      	movs	r0, r3
 8003658:	f7fe f900 	bl	800185c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2251      	movs	r2, #81	; 0x51
 8003660:	2102      	movs	r1, #2
 8003662:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2140      	movs	r1, #64	; 0x40
 8003670:	438a      	bics	r2, r1
 8003672:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	2382      	movs	r3, #130	; 0x82
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	401a      	ands	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6899      	ldr	r1, [r3, #8]
 8003682:	2384      	movs	r3, #132	; 0x84
 8003684:	021b      	lsls	r3, r3, #8
 8003686:	400b      	ands	r3, r1
 8003688:	431a      	orrs	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68d9      	ldr	r1, [r3, #12]
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	400b      	ands	r3, r1
 8003694:	431a      	orrs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	2102      	movs	r1, #2
 800369c:	400b      	ands	r3, r1
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	2101      	movs	r1, #1
 80036a6:	400b      	ands	r3, r1
 80036a8:	431a      	orrs	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6999      	ldr	r1, [r3, #24]
 80036ae:	2380      	movs	r3, #128	; 0x80
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	400b      	ands	r3, r1
 80036b4:	431a      	orrs	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	2138      	movs	r1, #56	; 0x38
 80036bc:	400b      	ands	r3, r1
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a1b      	ldr	r3, [r3, #32]
 80036c4:	2180      	movs	r1, #128	; 0x80
 80036c6:	400b      	ands	r3, r1
 80036c8:	431a      	orrs	r2, r3
 80036ca:	0011      	movs	r1, r2
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	019b      	lsls	r3, r3, #6
 80036d4:	401a      	ands	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	0c1b      	lsrs	r3, r3, #16
 80036e4:	2204      	movs	r2, #4
 80036e6:	4013      	ands	r3, r2
 80036e8:	0019      	movs	r1, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	2210      	movs	r2, #16
 80036f0:	401a      	ands	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	69da      	ldr	r2, [r3, #28]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4907      	ldr	r1, [pc, #28]	; (8003724 <HAL_SPI_Init+0x124>)
 8003706:	400a      	ands	r2, r1
 8003708:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2251      	movs	r2, #81	; 0x51
 8003714:	2101      	movs	r1, #1
 8003716:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	0018      	movs	r0, r3
 800371c:	46bd      	mov	sp, r7
 800371e:	b002      	add	sp, #8
 8003720:	bd80      	pop	{r7, pc}
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	fffff7ff 	.word	0xfffff7ff

08003728 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8003728:	b590      	push	{r4, r7, lr}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e074      	b.n	8003824 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	223c      	movs	r2, #60	; 0x3c
 800373e:	5c9b      	ldrb	r3, [r3, r2]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d107      	bne.n	8003756 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	223d      	movs	r2, #61	; 0x3d
 800374a:	2100      	movs	r1, #0
 800374c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	0018      	movs	r0, r3
 8003752:	f7fe f91d 	bl	8001990 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	223c      	movs	r2, #60	; 0x3c
 800375a:	2102      	movs	r1, #2
 800375c:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2201      	movs	r2, #1
 8003764:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6819      	ldr	r1, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8003774:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 800377c:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8003782:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8003788:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 800378e:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 8003794:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 800379a:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	7b1b      	ldrb	r3, [r3, #12]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d108      	bne.n	80037be <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2180      	movs	r1, #128	; 0x80
 80037b8:	0249      	lsls	r1, r1, #9
 80037ba:	430a      	orrs	r2, r1
 80037bc:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	431a      	orrs	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	43d2      	mvns	r2, r2
 80037d4:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037ee:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681c      	ldr	r4, [r3, #0]
 80037f8:	0010      	movs	r0, r2
 80037fa:	f000 f817 	bl	800382c <TSC_extract_groups>
 80037fe:	0003      	movs	r3, r0
 8003800:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2103      	movs	r1, #3
 800380e:	438a      	bics	r2, r1
 8003810:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2203      	movs	r2, #3
 8003818:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	223c      	movs	r2, #60	; 0x3c
 800381e:	2101      	movs	r1, #1
 8003820:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	0018      	movs	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	b003      	add	sp, #12
 800382a:	bd90      	pop	{r4, r7, pc}

0800382c <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8003834:	2300      	movs	r3, #0
 8003836:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8003838:	2300      	movs	r3, #0
 800383a:	60bb      	str	r3, [r7, #8]
 800383c:	e011      	b.n	8003862 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	220f      	movs	r2, #15
 8003844:	409a      	lsls	r2, r3
 8003846:	0013      	movs	r3, r2
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	4013      	ands	r3, r2
 800384c:	d006      	beq.n	800385c <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 800384e:	2201      	movs	r2, #1
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	409a      	lsls	r2, r3
 8003854:	0013      	movs	r3, r2
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	4313      	orrs	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	3301      	adds	r3, #1
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	2b07      	cmp	r3, #7
 8003866:	d9ea      	bls.n	800383e <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8003868:	68fb      	ldr	r3, [r7, #12]
}
 800386a:	0018      	movs	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	b004      	add	sp, #16
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e044      	b.n	8003910 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800388a:	2b00      	cmp	r3, #0
 800388c:	d107      	bne.n	800389e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2278      	movs	r2, #120	; 0x78
 8003892:	2100      	movs	r1, #0
 8003894:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	0018      	movs	r0, r3
 800389a:	f7fe f911 	bl	8001ac0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2224      	movs	r2, #36	; 0x24
 80038a2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2101      	movs	r1, #1
 80038b0:	438a      	bics	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	0018      	movs	r0, r3
 80038b8:	f000 f830 	bl	800391c <UART_SetConfig>
 80038bc:	0003      	movs	r3, r0
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d101      	bne.n	80038c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e024      	b.n	8003910 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	0018      	movs	r0, r3
 80038d2:	f000 faa7 	bl	8003e24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	490d      	ldr	r1, [pc, #52]	; (8003918 <HAL_UART_Init+0xa4>)
 80038e2:	400a      	ands	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	212a      	movs	r1, #42	; 0x2a
 80038f2:	438a      	bics	r2, r1
 80038f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2101      	movs	r1, #1
 8003902:	430a      	orrs	r2, r1
 8003904:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	0018      	movs	r0, r3
 800390a:	f000 fb3f 	bl	8003f8c <UART_CheckIdleState>
 800390e:	0003      	movs	r3, r0
}
 8003910:	0018      	movs	r0, r3
 8003912:	46bd      	mov	sp, r7
 8003914:	b002      	add	sp, #8
 8003916:	bd80      	pop	{r7, pc}
 8003918:	ffffb7ff 	.word	0xffffb7ff

0800391c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800391c:	b5b0      	push	{r4, r5, r7, lr}
 800391e:	b08e      	sub	sp, #56	; 0x38
 8003920:	af00      	add	r7, sp, #0
 8003922:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003924:	231a      	movs	r3, #26
 8003926:	2218      	movs	r2, #24
 8003928:	189b      	adds	r3, r3, r2
 800392a:	19db      	adds	r3, r3, r7
 800392c:	2200      	movs	r2, #0
 800392e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	431a      	orrs	r2, r3
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	431a      	orrs	r2, r3
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	69db      	ldr	r3, [r3, #28]
 8003944:	4313      	orrs	r3, r2
 8003946:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4ac6      	ldr	r2, [pc, #792]	; (8003c68 <UART_SetConfig+0x34c>)
 8003950:	4013      	ands	r3, r2
 8003952:	0019      	movs	r1, r3
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800395a:	430a      	orrs	r2, r1
 800395c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4ac1      	ldr	r2, [pc, #772]	; (8003c6c <UART_SetConfig+0x350>)
 8003966:	4013      	ands	r3, r2
 8003968:	0019      	movs	r1, r3
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4abb      	ldr	r2, [pc, #748]	; (8003c70 <UART_SetConfig+0x354>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d004      	beq.n	8003990 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800398c:	4313      	orrs	r3, r2
 800398e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	4ab7      	ldr	r2, [pc, #732]	; (8003c74 <UART_SetConfig+0x358>)
 8003998:	4013      	ands	r3, r2
 800399a:	0019      	movs	r1, r3
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039a2:	430a      	orrs	r2, r1
 80039a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4ab3      	ldr	r2, [pc, #716]	; (8003c78 <UART_SetConfig+0x35c>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d131      	bne.n	8003a14 <UART_SetConfig+0xf8>
 80039b0:	4bb2      	ldr	r3, [pc, #712]	; (8003c7c <UART_SetConfig+0x360>)
 80039b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b4:	2203      	movs	r2, #3
 80039b6:	4013      	ands	r3, r2
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d01d      	beq.n	80039f8 <UART_SetConfig+0xdc>
 80039bc:	d823      	bhi.n	8003a06 <UART_SetConfig+0xea>
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d00c      	beq.n	80039dc <UART_SetConfig+0xc0>
 80039c2:	d820      	bhi.n	8003a06 <UART_SetConfig+0xea>
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d002      	beq.n	80039ce <UART_SetConfig+0xb2>
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d00e      	beq.n	80039ea <UART_SetConfig+0xce>
 80039cc:	e01b      	b.n	8003a06 <UART_SetConfig+0xea>
 80039ce:	231b      	movs	r3, #27
 80039d0:	2218      	movs	r2, #24
 80039d2:	189b      	adds	r3, r3, r2
 80039d4:	19db      	adds	r3, r3, r7
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	e09c      	b.n	8003b16 <UART_SetConfig+0x1fa>
 80039dc:	231b      	movs	r3, #27
 80039de:	2218      	movs	r2, #24
 80039e0:	189b      	adds	r3, r3, r2
 80039e2:	19db      	adds	r3, r3, r7
 80039e4:	2202      	movs	r2, #2
 80039e6:	701a      	strb	r2, [r3, #0]
 80039e8:	e095      	b.n	8003b16 <UART_SetConfig+0x1fa>
 80039ea:	231b      	movs	r3, #27
 80039ec:	2218      	movs	r2, #24
 80039ee:	189b      	adds	r3, r3, r2
 80039f0:	19db      	adds	r3, r3, r7
 80039f2:	2204      	movs	r2, #4
 80039f4:	701a      	strb	r2, [r3, #0]
 80039f6:	e08e      	b.n	8003b16 <UART_SetConfig+0x1fa>
 80039f8:	231b      	movs	r3, #27
 80039fa:	2218      	movs	r2, #24
 80039fc:	189b      	adds	r3, r3, r2
 80039fe:	19db      	adds	r3, r3, r7
 8003a00:	2208      	movs	r2, #8
 8003a02:	701a      	strb	r2, [r3, #0]
 8003a04:	e087      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a06:	231b      	movs	r3, #27
 8003a08:	2218      	movs	r2, #24
 8003a0a:	189b      	adds	r3, r3, r2
 8003a0c:	19db      	adds	r3, r3, r7
 8003a0e:	2210      	movs	r2, #16
 8003a10:	701a      	strb	r2, [r3, #0]
 8003a12:	e080      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a99      	ldr	r2, [pc, #612]	; (8003c80 <UART_SetConfig+0x364>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d131      	bne.n	8003a82 <UART_SetConfig+0x166>
 8003a1e:	4b97      	ldr	r3, [pc, #604]	; (8003c7c <UART_SetConfig+0x360>)
 8003a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a22:	220c      	movs	r2, #12
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b0c      	cmp	r3, #12
 8003a28:	d01d      	beq.n	8003a66 <UART_SetConfig+0x14a>
 8003a2a:	d823      	bhi.n	8003a74 <UART_SetConfig+0x158>
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d00c      	beq.n	8003a4a <UART_SetConfig+0x12e>
 8003a30:	d820      	bhi.n	8003a74 <UART_SetConfig+0x158>
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d002      	beq.n	8003a3c <UART_SetConfig+0x120>
 8003a36:	2b04      	cmp	r3, #4
 8003a38:	d00e      	beq.n	8003a58 <UART_SetConfig+0x13c>
 8003a3a:	e01b      	b.n	8003a74 <UART_SetConfig+0x158>
 8003a3c:	231b      	movs	r3, #27
 8003a3e:	2218      	movs	r2, #24
 8003a40:	189b      	adds	r3, r3, r2
 8003a42:	19db      	adds	r3, r3, r7
 8003a44:	2200      	movs	r2, #0
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	e065      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a4a:	231b      	movs	r3, #27
 8003a4c:	2218      	movs	r2, #24
 8003a4e:	189b      	adds	r3, r3, r2
 8003a50:	19db      	adds	r3, r3, r7
 8003a52:	2202      	movs	r2, #2
 8003a54:	701a      	strb	r2, [r3, #0]
 8003a56:	e05e      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a58:	231b      	movs	r3, #27
 8003a5a:	2218      	movs	r2, #24
 8003a5c:	189b      	adds	r3, r3, r2
 8003a5e:	19db      	adds	r3, r3, r7
 8003a60:	2204      	movs	r2, #4
 8003a62:	701a      	strb	r2, [r3, #0]
 8003a64:	e057      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a66:	231b      	movs	r3, #27
 8003a68:	2218      	movs	r2, #24
 8003a6a:	189b      	adds	r3, r3, r2
 8003a6c:	19db      	adds	r3, r3, r7
 8003a6e:	2208      	movs	r2, #8
 8003a70:	701a      	strb	r2, [r3, #0]
 8003a72:	e050      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a74:	231b      	movs	r3, #27
 8003a76:	2218      	movs	r2, #24
 8003a78:	189b      	adds	r3, r3, r2
 8003a7a:	19db      	adds	r3, r3, r7
 8003a7c:	2210      	movs	r2, #16
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	e049      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a7a      	ldr	r2, [pc, #488]	; (8003c70 <UART_SetConfig+0x354>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d13e      	bne.n	8003b0a <UART_SetConfig+0x1ee>
 8003a8c:	4b7b      	ldr	r3, [pc, #492]	; (8003c7c <UART_SetConfig+0x360>)
 8003a8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003a90:	23c0      	movs	r3, #192	; 0xc0
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	4013      	ands	r3, r2
 8003a96:	22c0      	movs	r2, #192	; 0xc0
 8003a98:	0112      	lsls	r2, r2, #4
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d027      	beq.n	8003aee <UART_SetConfig+0x1d2>
 8003a9e:	22c0      	movs	r2, #192	; 0xc0
 8003aa0:	0112      	lsls	r2, r2, #4
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d82a      	bhi.n	8003afc <UART_SetConfig+0x1e0>
 8003aa6:	2280      	movs	r2, #128	; 0x80
 8003aa8:	0112      	lsls	r2, r2, #4
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d011      	beq.n	8003ad2 <UART_SetConfig+0x1b6>
 8003aae:	2280      	movs	r2, #128	; 0x80
 8003ab0:	0112      	lsls	r2, r2, #4
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d822      	bhi.n	8003afc <UART_SetConfig+0x1e0>
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d004      	beq.n	8003ac4 <UART_SetConfig+0x1a8>
 8003aba:	2280      	movs	r2, #128	; 0x80
 8003abc:	00d2      	lsls	r2, r2, #3
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00e      	beq.n	8003ae0 <UART_SetConfig+0x1c4>
 8003ac2:	e01b      	b.n	8003afc <UART_SetConfig+0x1e0>
 8003ac4:	231b      	movs	r3, #27
 8003ac6:	2218      	movs	r2, #24
 8003ac8:	189b      	adds	r3, r3, r2
 8003aca:	19db      	adds	r3, r3, r7
 8003acc:	2200      	movs	r2, #0
 8003ace:	701a      	strb	r2, [r3, #0]
 8003ad0:	e021      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003ad2:	231b      	movs	r3, #27
 8003ad4:	2218      	movs	r2, #24
 8003ad6:	189b      	adds	r3, r3, r2
 8003ad8:	19db      	adds	r3, r3, r7
 8003ada:	2202      	movs	r2, #2
 8003adc:	701a      	strb	r2, [r3, #0]
 8003ade:	e01a      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003ae0:	231b      	movs	r3, #27
 8003ae2:	2218      	movs	r2, #24
 8003ae4:	189b      	adds	r3, r3, r2
 8003ae6:	19db      	adds	r3, r3, r7
 8003ae8:	2204      	movs	r2, #4
 8003aea:	701a      	strb	r2, [r3, #0]
 8003aec:	e013      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003aee:	231b      	movs	r3, #27
 8003af0:	2218      	movs	r2, #24
 8003af2:	189b      	adds	r3, r3, r2
 8003af4:	19db      	adds	r3, r3, r7
 8003af6:	2208      	movs	r2, #8
 8003af8:	701a      	strb	r2, [r3, #0]
 8003afa:	e00c      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003afc:	231b      	movs	r3, #27
 8003afe:	2218      	movs	r2, #24
 8003b00:	189b      	adds	r3, r3, r2
 8003b02:	19db      	adds	r3, r3, r7
 8003b04:	2210      	movs	r2, #16
 8003b06:	701a      	strb	r2, [r3, #0]
 8003b08:	e005      	b.n	8003b16 <UART_SetConfig+0x1fa>
 8003b0a:	231b      	movs	r3, #27
 8003b0c:	2218      	movs	r2, #24
 8003b0e:	189b      	adds	r3, r3, r2
 8003b10:	19db      	adds	r3, r3, r7
 8003b12:	2210      	movs	r2, #16
 8003b14:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a55      	ldr	r2, [pc, #340]	; (8003c70 <UART_SetConfig+0x354>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d000      	beq.n	8003b22 <UART_SetConfig+0x206>
 8003b20:	e084      	b.n	8003c2c <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003b22:	231b      	movs	r3, #27
 8003b24:	2218      	movs	r2, #24
 8003b26:	189b      	adds	r3, r3, r2
 8003b28:	19db      	adds	r3, r3, r7
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d01d      	beq.n	8003b6c <UART_SetConfig+0x250>
 8003b30:	dc20      	bgt.n	8003b74 <UART_SetConfig+0x258>
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d015      	beq.n	8003b62 <UART_SetConfig+0x246>
 8003b36:	dc1d      	bgt.n	8003b74 <UART_SetConfig+0x258>
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d002      	beq.n	8003b42 <UART_SetConfig+0x226>
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d005      	beq.n	8003b4c <UART_SetConfig+0x230>
 8003b40:	e018      	b.n	8003b74 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b42:	f7ff fba3 	bl	800328c <HAL_RCC_GetPCLK1Freq>
 8003b46:	0003      	movs	r3, r0
 8003b48:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003b4a:	e01c      	b.n	8003b86 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b4c:	4b4b      	ldr	r3, [pc, #300]	; (8003c7c <UART_SetConfig+0x360>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2210      	movs	r2, #16
 8003b52:	4013      	ands	r3, r2
 8003b54:	d002      	beq.n	8003b5c <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003b56:	4b4b      	ldr	r3, [pc, #300]	; (8003c84 <UART_SetConfig+0x368>)
 8003b58:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003b5a:	e014      	b.n	8003b86 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8003b5c:	4b4a      	ldr	r3, [pc, #296]	; (8003c88 <UART_SetConfig+0x36c>)
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003b60:	e011      	b.n	8003b86 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b62:	f7ff fae3 	bl	800312c <HAL_RCC_GetSysClockFreq>
 8003b66:	0003      	movs	r3, r0
 8003b68:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003b6a:	e00c      	b.n	8003b86 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b6c:	2380      	movs	r3, #128	; 0x80
 8003b6e:	021b      	lsls	r3, r3, #8
 8003b70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003b72:	e008      	b.n	8003b86 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003b78:	231a      	movs	r3, #26
 8003b7a:	2218      	movs	r2, #24
 8003b7c:	189b      	adds	r3, r3, r2
 8003b7e:	19db      	adds	r3, r3, r7
 8003b80:	2201      	movs	r2, #1
 8003b82:	701a      	strb	r2, [r3, #0]
        break;
 8003b84:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d100      	bne.n	8003b8e <UART_SetConfig+0x272>
 8003b8c:	e132      	b.n	8003df4 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	0013      	movs	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	189b      	adds	r3, r3, r2
 8003b98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d305      	bcc.n	8003baa <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d906      	bls.n	8003bb8 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8003baa:	231a      	movs	r3, #26
 8003bac:	2218      	movs	r2, #24
 8003bae:	189b      	adds	r3, r3, r2
 8003bb0:	19db      	adds	r3, r3, r7
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	701a      	strb	r2, [r3, #0]
 8003bb6:	e11d      	b.n	8003df4 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	6939      	ldr	r1, [r7, #16]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	000b      	movs	r3, r1
 8003bc6:	0e1b      	lsrs	r3, r3, #24
 8003bc8:	0010      	movs	r0, r2
 8003bca:	0205      	lsls	r5, r0, #8
 8003bcc:	431d      	orrs	r5, r3
 8003bce:	000b      	movs	r3, r1
 8003bd0:	021c      	lsls	r4, r3, #8
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	085b      	lsrs	r3, r3, #1
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	68b8      	ldr	r0, [r7, #8]
 8003be0:	68f9      	ldr	r1, [r7, #12]
 8003be2:	1900      	adds	r0, r0, r4
 8003be4:	4169      	adcs	r1, r5
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	603b      	str	r3, [r7, #0]
 8003bec:	2300      	movs	r3, #0
 8003bee:	607b      	str	r3, [r7, #4]
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f7fc fb1e 	bl	8000234 <__aeabi_uldivmod>
 8003bf8:	0002      	movs	r2, r0
 8003bfa:	000b      	movs	r3, r1
 8003bfc:	0013      	movs	r3, r2
 8003bfe:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003c00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c02:	23c0      	movs	r3, #192	; 0xc0
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d309      	bcc.n	8003c1e <UART_SetConfig+0x302>
 8003c0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c0c:	2380      	movs	r3, #128	; 0x80
 8003c0e:	035b      	lsls	r3, r3, #13
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d204      	bcs.n	8003c1e <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c1a:	60da      	str	r2, [r3, #12]
 8003c1c:	e0ea      	b.n	8003df4 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8003c1e:	231a      	movs	r3, #26
 8003c20:	2218      	movs	r2, #24
 8003c22:	189b      	adds	r3, r3, r2
 8003c24:	19db      	adds	r3, r3, r7
 8003c26:	2201      	movs	r2, #1
 8003c28:	701a      	strb	r2, [r3, #0]
 8003c2a:	e0e3      	b.n	8003df4 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	69da      	ldr	r2, [r3, #28]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	021b      	lsls	r3, r3, #8
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d000      	beq.n	8003c3a <UART_SetConfig+0x31e>
 8003c38:	e085      	b.n	8003d46 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8003c3a:	231b      	movs	r3, #27
 8003c3c:	2218      	movs	r2, #24
 8003c3e:	189b      	adds	r3, r3, r2
 8003c40:	19db      	adds	r3, r3, r7
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d837      	bhi.n	8003cb8 <UART_SetConfig+0x39c>
 8003c48:	009a      	lsls	r2, r3, #2
 8003c4a:	4b10      	ldr	r3, [pc, #64]	; (8003c8c <UART_SetConfig+0x370>)
 8003c4c:	18d3      	adds	r3, r2, r3
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c52:	f7ff fb1b 	bl	800328c <HAL_RCC_GetPCLK1Freq>
 8003c56:	0003      	movs	r3, r0
 8003c58:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003c5a:	e036      	b.n	8003cca <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c5c:	f7ff fb2c 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8003c60:	0003      	movs	r3, r0
 8003c62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003c64:	e031      	b.n	8003cca <UART_SetConfig+0x3ae>
 8003c66:	46c0      	nop			; (mov r8, r8)
 8003c68:	efff69f3 	.word	0xefff69f3
 8003c6c:	ffffcfff 	.word	0xffffcfff
 8003c70:	40004800 	.word	0x40004800
 8003c74:	fffff4ff 	.word	0xfffff4ff
 8003c78:	40013800 	.word	0x40013800
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	40004400 	.word	0x40004400
 8003c84:	003d0900 	.word	0x003d0900
 8003c88:	00f42400 	.word	0x00f42400
 8003c8c:	08006b54 	.word	0x08006b54
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c90:	4b60      	ldr	r3, [pc, #384]	; (8003e14 <UART_SetConfig+0x4f8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2210      	movs	r2, #16
 8003c96:	4013      	ands	r3, r2
 8003c98:	d002      	beq.n	8003ca0 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003c9a:	4b5f      	ldr	r3, [pc, #380]	; (8003e18 <UART_SetConfig+0x4fc>)
 8003c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003c9e:	e014      	b.n	8003cca <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003ca0:	4b5e      	ldr	r3, [pc, #376]	; (8003e1c <UART_SetConfig+0x500>)
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003ca4:	e011      	b.n	8003cca <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ca6:	f7ff fa41 	bl	800312c <HAL_RCC_GetSysClockFreq>
 8003caa:	0003      	movs	r3, r0
 8003cac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cae:	e00c      	b.n	8003cca <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb0:	2380      	movs	r3, #128	; 0x80
 8003cb2:	021b      	lsls	r3, r3, #8
 8003cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cb6:	e008      	b.n	8003cca <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003cbc:	231a      	movs	r3, #26
 8003cbe:	2218      	movs	r2, #24
 8003cc0:	189b      	adds	r3, r3, r2
 8003cc2:	19db      	adds	r3, r3, r7
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	701a      	strb	r2, [r3, #0]
        break;
 8003cc8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d100      	bne.n	8003cd2 <UART_SetConfig+0x3b6>
 8003cd0:	e090      	b.n	8003df4 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd4:	005a      	lsls	r2, r3, #1
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	18d2      	adds	r2, r2, r3
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	0010      	movs	r0, r2
 8003ce6:	f7fc fa19 	bl	800011c <__udivsi3>
 8003cea:	0003      	movs	r3, r0
 8003cec:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf0:	2b0f      	cmp	r3, #15
 8003cf2:	d921      	bls.n	8003d38 <UART_SetConfig+0x41c>
 8003cf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cf6:	2380      	movs	r3, #128	; 0x80
 8003cf8:	025b      	lsls	r3, r3, #9
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d21c      	bcs.n	8003d38 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	200e      	movs	r0, #14
 8003d04:	2418      	movs	r4, #24
 8003d06:	1903      	adds	r3, r0, r4
 8003d08:	19db      	adds	r3, r3, r7
 8003d0a:	210f      	movs	r1, #15
 8003d0c:	438a      	bics	r2, r1
 8003d0e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d12:	085b      	lsrs	r3, r3, #1
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	2207      	movs	r2, #7
 8003d18:	4013      	ands	r3, r2
 8003d1a:	b299      	uxth	r1, r3
 8003d1c:	1903      	adds	r3, r0, r4
 8003d1e:	19db      	adds	r3, r3, r7
 8003d20:	1902      	adds	r2, r0, r4
 8003d22:	19d2      	adds	r2, r2, r7
 8003d24:	8812      	ldrh	r2, [r2, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	1902      	adds	r2, r0, r4
 8003d30:	19d2      	adds	r2, r2, r7
 8003d32:	8812      	ldrh	r2, [r2, #0]
 8003d34:	60da      	str	r2, [r3, #12]
 8003d36:	e05d      	b.n	8003df4 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003d38:	231a      	movs	r3, #26
 8003d3a:	2218      	movs	r2, #24
 8003d3c:	189b      	adds	r3, r3, r2
 8003d3e:	19db      	adds	r3, r3, r7
 8003d40:	2201      	movs	r2, #1
 8003d42:	701a      	strb	r2, [r3, #0]
 8003d44:	e056      	b.n	8003df4 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d46:	231b      	movs	r3, #27
 8003d48:	2218      	movs	r2, #24
 8003d4a:	189b      	adds	r3, r3, r2
 8003d4c:	19db      	adds	r3, r3, r7
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d822      	bhi.n	8003d9a <UART_SetConfig+0x47e>
 8003d54:	009a      	lsls	r2, r3, #2
 8003d56:	4b32      	ldr	r3, [pc, #200]	; (8003e20 <UART_SetConfig+0x504>)
 8003d58:	18d3      	adds	r3, r2, r3
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d5e:	f7ff fa95 	bl	800328c <HAL_RCC_GetPCLK1Freq>
 8003d62:	0003      	movs	r3, r0
 8003d64:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d66:	e021      	b.n	8003dac <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d68:	f7ff faa6 	bl	80032b8 <HAL_RCC_GetPCLK2Freq>
 8003d6c:	0003      	movs	r3, r0
 8003d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d70:	e01c      	b.n	8003dac <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d72:	4b28      	ldr	r3, [pc, #160]	; (8003e14 <UART_SetConfig+0x4f8>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2210      	movs	r2, #16
 8003d78:	4013      	ands	r3, r2
 8003d7a:	d002      	beq.n	8003d82 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003d7c:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <UART_SetConfig+0x4fc>)
 8003d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003d80:	e014      	b.n	8003dac <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8003d82:	4b26      	ldr	r3, [pc, #152]	; (8003e1c <UART_SetConfig+0x500>)
 8003d84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d86:	e011      	b.n	8003dac <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d88:	f7ff f9d0 	bl	800312c <HAL_RCC_GetSysClockFreq>
 8003d8c:	0003      	movs	r3, r0
 8003d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d90:	e00c      	b.n	8003dac <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d92:	2380      	movs	r3, #128	; 0x80
 8003d94:	021b      	lsls	r3, r3, #8
 8003d96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d98:	e008      	b.n	8003dac <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003d9e:	231a      	movs	r3, #26
 8003da0:	2218      	movs	r2, #24
 8003da2:	189b      	adds	r3, r3, r2
 8003da4:	19db      	adds	r3, r3, r7
 8003da6:	2201      	movs	r2, #1
 8003da8:	701a      	strb	r2, [r3, #0]
        break;
 8003daa:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d020      	beq.n	8003df4 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	085a      	lsrs	r2, r3, #1
 8003db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dba:	18d2      	adds	r2, r2, r3
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	0019      	movs	r1, r3
 8003dc2:	0010      	movs	r0, r2
 8003dc4:	f7fc f9aa 	bl	800011c <__udivsi3>
 8003dc8:	0003      	movs	r3, r0
 8003dca:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dce:	2b0f      	cmp	r3, #15
 8003dd0:	d90a      	bls.n	8003de8 <UART_SetConfig+0x4cc>
 8003dd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dd4:	2380      	movs	r3, #128	; 0x80
 8003dd6:	025b      	lsls	r3, r3, #9
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d205      	bcs.n	8003de8 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	60da      	str	r2, [r3, #12]
 8003de6:	e005      	b.n	8003df4 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003de8:	231a      	movs	r3, #26
 8003dea:	2218      	movs	r2, #24
 8003dec:	189b      	adds	r3, r3, r2
 8003dee:	19db      	adds	r3, r3, r7
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	2200      	movs	r2, #0
 8003df8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003e00:	231a      	movs	r3, #26
 8003e02:	2218      	movs	r2, #24
 8003e04:	189b      	adds	r3, r3, r2
 8003e06:	19db      	adds	r3, r3, r7
 8003e08:	781b      	ldrb	r3, [r3, #0]
}
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	b00e      	add	sp, #56	; 0x38
 8003e10:	bdb0      	pop	{r4, r5, r7, pc}
 8003e12:	46c0      	nop			; (mov r8, r8)
 8003e14:	40021000 	.word	0x40021000
 8003e18:	003d0900 	.word	0x003d0900
 8003e1c:	00f42400 	.word	0x00f42400
 8003e20:	08006b78 	.word	0x08006b78

08003e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e30:	2201      	movs	r2, #1
 8003e32:	4013      	ands	r3, r2
 8003e34:	d00b      	beq.n	8003e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4a4a      	ldr	r2, [pc, #296]	; (8003f68 <UART_AdvFeatureConfig+0x144>)
 8003e3e:	4013      	ands	r3, r2
 8003e40:	0019      	movs	r1, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	2202      	movs	r2, #2
 8003e54:	4013      	ands	r3, r2
 8003e56:	d00b      	beq.n	8003e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	4a43      	ldr	r2, [pc, #268]	; (8003f6c <UART_AdvFeatureConfig+0x148>)
 8003e60:	4013      	ands	r3, r2
 8003e62:	0019      	movs	r1, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	2204      	movs	r2, #4
 8003e76:	4013      	ands	r3, r2
 8003e78:	d00b      	beq.n	8003e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	4a3b      	ldr	r2, [pc, #236]	; (8003f70 <UART_AdvFeatureConfig+0x14c>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	0019      	movs	r1, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e96:	2208      	movs	r2, #8
 8003e98:	4013      	ands	r3, r2
 8003e9a:	d00b      	beq.n	8003eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	4a34      	ldr	r2, [pc, #208]	; (8003f74 <UART_AdvFeatureConfig+0x150>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	0019      	movs	r1, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb8:	2210      	movs	r2, #16
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d00b      	beq.n	8003ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	4a2c      	ldr	r2, [pc, #176]	; (8003f78 <UART_AdvFeatureConfig+0x154>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	0019      	movs	r1, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eda:	2220      	movs	r2, #32
 8003edc:	4013      	ands	r3, r2
 8003ede:	d00b      	beq.n	8003ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	4a25      	ldr	r2, [pc, #148]	; (8003f7c <UART_AdvFeatureConfig+0x158>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	0019      	movs	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efc:	2240      	movs	r2, #64	; 0x40
 8003efe:	4013      	ands	r3, r2
 8003f00:	d01d      	beq.n	8003f3e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	4a1d      	ldr	r2, [pc, #116]	; (8003f80 <UART_AdvFeatureConfig+0x15c>)
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	0019      	movs	r1, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f1e:	2380      	movs	r3, #128	; 0x80
 8003f20:	035b      	lsls	r3, r3, #13
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d10b      	bne.n	8003f3e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	4a15      	ldr	r2, [pc, #84]	; (8003f84 <UART_AdvFeatureConfig+0x160>)
 8003f2e:	4013      	ands	r3, r2
 8003f30:	0019      	movs	r1, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f42:	2280      	movs	r2, #128	; 0x80
 8003f44:	4013      	ands	r3, r2
 8003f46:	d00b      	beq.n	8003f60 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	4a0e      	ldr	r2, [pc, #56]	; (8003f88 <UART_AdvFeatureConfig+0x164>)
 8003f50:	4013      	ands	r3, r2
 8003f52:	0019      	movs	r1, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	605a      	str	r2, [r3, #4]
  }
}
 8003f60:	46c0      	nop			; (mov r8, r8)
 8003f62:	46bd      	mov	sp, r7
 8003f64:	b002      	add	sp, #8
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	fffdffff 	.word	0xfffdffff
 8003f6c:	fffeffff 	.word	0xfffeffff
 8003f70:	fffbffff 	.word	0xfffbffff
 8003f74:	ffff7fff 	.word	0xffff7fff
 8003f78:	ffffefff 	.word	0xffffefff
 8003f7c:	ffffdfff 	.word	0xffffdfff
 8003f80:	ffefffff 	.word	0xffefffff
 8003f84:	ff9fffff 	.word	0xff9fffff
 8003f88:	fff7ffff 	.word	0xfff7ffff

08003f8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b092      	sub	sp, #72	; 0x48
 8003f90:	af02      	add	r7, sp, #8
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2284      	movs	r2, #132	; 0x84
 8003f98:	2100      	movs	r1, #0
 8003f9a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f9c:	f7fd fed0 	bl	8001d40 <HAL_GetTick>
 8003fa0:	0003      	movs	r3, r0
 8003fa2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2208      	movs	r2, #8
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b08      	cmp	r3, #8
 8003fb0:	d12c      	bne.n	800400c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fb4:	2280      	movs	r2, #128	; 0x80
 8003fb6:	0391      	lsls	r1, r2, #14
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	4a46      	ldr	r2, [pc, #280]	; (80040d4 <UART_CheckIdleState+0x148>)
 8003fbc:	9200      	str	r2, [sp, #0]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f000 f88c 	bl	80040dc <UART_WaitOnFlagUntilTimeout>
 8003fc4:	1e03      	subs	r3, r0, #0
 8003fc6:	d021      	beq.n	800400c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fc8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fcc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd8:	f383 8810 	msr	PRIMASK, r3
}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2180      	movs	r1, #128	; 0x80
 8003fea:	438a      	bics	r2, r1
 8003fec:	601a      	str	r2, [r3, #0]
 8003fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ff4:	f383 8810 	msr	PRIMASK, r3
}
 8003ff8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2278      	movs	r2, #120	; 0x78
 8004004:	2100      	movs	r1, #0
 8004006:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e05f      	b.n	80040cc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2204      	movs	r2, #4
 8004014:	4013      	ands	r3, r2
 8004016:	2b04      	cmp	r3, #4
 8004018:	d146      	bne.n	80040a8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800401a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800401c:	2280      	movs	r2, #128	; 0x80
 800401e:	03d1      	lsls	r1, r2, #15
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	4a2c      	ldr	r2, [pc, #176]	; (80040d4 <UART_CheckIdleState+0x148>)
 8004024:	9200      	str	r2, [sp, #0]
 8004026:	2200      	movs	r2, #0
 8004028:	f000 f858 	bl	80040dc <UART_WaitOnFlagUntilTimeout>
 800402c:	1e03      	subs	r3, r0, #0
 800402e:	d03b      	beq.n	80040a8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004030:	f3ef 8310 	mrs	r3, PRIMASK
 8004034:	60fb      	str	r3, [r7, #12]
  return(result);
 8004036:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004038:	637b      	str	r3, [r7, #52]	; 0x34
 800403a:	2301      	movs	r3, #1
 800403c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	f383 8810 	msr	PRIMASK, r3
}
 8004044:	46c0      	nop			; (mov r8, r8)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4921      	ldr	r1, [pc, #132]	; (80040d8 <UART_CheckIdleState+0x14c>)
 8004052:	400a      	ands	r2, r1
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004058:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f383 8810 	msr	PRIMASK, r3
}
 8004060:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004062:	f3ef 8310 	mrs	r3, PRIMASK
 8004066:	61bb      	str	r3, [r7, #24]
  return(result);
 8004068:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800406a:	633b      	str	r3, [r7, #48]	; 0x30
 800406c:	2301      	movs	r3, #1
 800406e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f383 8810 	msr	PRIMASK, r3
}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2101      	movs	r1, #1
 8004084:	438a      	bics	r2, r1
 8004086:	609a      	str	r2, [r3, #8]
 8004088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800408c:	6a3b      	ldr	r3, [r7, #32]
 800408e:	f383 8810 	msr	PRIMASK, r3
}
 8004092:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2280      	movs	r2, #128	; 0x80
 8004098:	2120      	movs	r1, #32
 800409a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2278      	movs	r2, #120	; 0x78
 80040a0:	2100      	movs	r1, #0
 80040a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040a4:	2303      	movs	r3, #3
 80040a6:	e011      	b.n	80040cc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2280      	movs	r2, #128	; 0x80
 80040b2:	2120      	movs	r1, #32
 80040b4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2278      	movs	r2, #120	; 0x78
 80040c6:	2100      	movs	r1, #0
 80040c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	0018      	movs	r0, r3
 80040ce:	46bd      	mov	sp, r7
 80040d0:	b010      	add	sp, #64	; 0x40
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	01ffffff 	.word	0x01ffffff
 80040d8:	fffffedf 	.word	0xfffffedf

080040dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	1dfb      	adds	r3, r7, #7
 80040ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ec:	e04b      	b.n	8004186 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	3301      	adds	r3, #1
 80040f2:	d048      	beq.n	8004186 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f4:	f7fd fe24 	bl	8001d40 <HAL_GetTick>
 80040f8:	0002      	movs	r2, r0
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	429a      	cmp	r2, r3
 8004102:	d302      	bcc.n	800410a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e04b      	b.n	80041a6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2204      	movs	r2, #4
 8004116:	4013      	ands	r3, r2
 8004118:	d035      	beq.n	8004186 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	69db      	ldr	r3, [r3, #28]
 8004120:	2208      	movs	r2, #8
 8004122:	4013      	ands	r3, r2
 8004124:	2b08      	cmp	r3, #8
 8004126:	d111      	bne.n	800414c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2208      	movs	r2, #8
 800412e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	0018      	movs	r0, r3
 8004134:	f000 f83c 	bl	80041b0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2284      	movs	r2, #132	; 0x84
 800413c:	2108      	movs	r1, #8
 800413e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2278      	movs	r2, #120	; 0x78
 8004144:	2100      	movs	r1, #0
 8004146:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e02c      	b.n	80041a6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	69da      	ldr	r2, [r3, #28]
 8004152:	2380      	movs	r3, #128	; 0x80
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	401a      	ands	r2, r3
 8004158:	2380      	movs	r3, #128	; 0x80
 800415a:	011b      	lsls	r3, r3, #4
 800415c:	429a      	cmp	r2, r3
 800415e:	d112      	bne.n	8004186 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2280      	movs	r2, #128	; 0x80
 8004166:	0112      	lsls	r2, r2, #4
 8004168:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	0018      	movs	r0, r3
 800416e:	f000 f81f 	bl	80041b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2284      	movs	r2, #132	; 0x84
 8004176:	2120      	movs	r1, #32
 8004178:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2278      	movs	r2, #120	; 0x78
 800417e:	2100      	movs	r1, #0
 8004180:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e00f      	b.n	80041a6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	69db      	ldr	r3, [r3, #28]
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	4013      	ands	r3, r2
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	425a      	negs	r2, r3
 8004196:	4153      	adcs	r3, r2
 8004198:	b2db      	uxtb	r3, r3
 800419a:	001a      	movs	r2, r3
 800419c:	1dfb      	adds	r3, r7, #7
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d0a4      	beq.n	80040ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	0018      	movs	r0, r3
 80041a8:	46bd      	mov	sp, r7
 80041aa:	b004      	add	sp, #16
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08e      	sub	sp, #56	; 0x38
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041b8:	f3ef 8310 	mrs	r3, PRIMASK
 80041bc:	617b      	str	r3, [r7, #20]
  return(result);
 80041be:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041c0:	637b      	str	r3, [r7, #52]	; 0x34
 80041c2:	2301      	movs	r3, #1
 80041c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	f383 8810 	msr	PRIMASK, r3
}
 80041cc:	46c0      	nop			; (mov r8, r8)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4926      	ldr	r1, [pc, #152]	; (8004274 <UART_EndRxTransfer+0xc4>)
 80041da:	400a      	ands	r2, r1
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	f383 8810 	msr	PRIMASK, r3
}
 80041e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041ea:	f3ef 8310 	mrs	r3, PRIMASK
 80041ee:	623b      	str	r3, [r7, #32]
  return(result);
 80041f0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f2:	633b      	str	r3, [r7, #48]	; 0x30
 80041f4:	2301      	movs	r3, #1
 80041f6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	f383 8810 	msr	PRIMASK, r3
}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2101      	movs	r1, #1
 800420c:	438a      	bics	r2, r1
 800420e:	609a      	str	r2, [r3, #8]
 8004210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004212:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004216:	f383 8810 	msr	PRIMASK, r3
}
 800421a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004220:	2b01      	cmp	r3, #1
 8004222:	d118      	bne.n	8004256 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004224:	f3ef 8310 	mrs	r3, PRIMASK
 8004228:	60bb      	str	r3, [r7, #8]
  return(result);
 800422a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800422c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800422e:	2301      	movs	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f383 8810 	msr	PRIMASK, r3
}
 8004238:	46c0      	nop			; (mov r8, r8)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2110      	movs	r1, #16
 8004246:	438a      	bics	r2, r1
 8004248:	601a      	str	r2, [r3, #0]
 800424a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	f383 8810 	msr	PRIMASK, r3
}
 8004254:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2280      	movs	r2, #128	; 0x80
 800425a:	2120      	movs	r1, #32
 800425c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	669a      	str	r2, [r3, #104]	; 0x68
}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	46bd      	mov	sp, r7
 800426e:	b00e      	add	sp, #56	; 0x38
 8004270:	bd80      	pop	{r7, pc}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	fffffedf 	.word	0xfffffedf

08004278 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004280:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <USB_DisableGlobalInt+0x30>)
 8004282:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2240      	movs	r2, #64	; 0x40
 8004288:	5a9b      	ldrh	r3, [r3, r2]
 800428a:	b29b      	uxth	r3, r3
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	b292      	uxth	r2, r2
 8004290:	43d2      	mvns	r2, r2
 8004292:	b292      	uxth	r2, r2
 8004294:	4013      	ands	r3, r2
 8004296:	b299      	uxth	r1, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2240      	movs	r2, #64	; 0x40
 800429c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	0018      	movs	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	b004      	add	sp, #16
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	0000bf80 	.word	0x0000bf80

080042ac <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80042ac:	b084      	sub	sp, #16
 80042ae:	b590      	push	{r4, r7, lr}
 80042b0:	b083      	sub	sp, #12
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	2004      	movs	r0, #4
 80042b8:	2410      	movs	r4, #16
 80042ba:	1900      	adds	r0, r0, r4
 80042bc:	2408      	movs	r4, #8
 80042be:	46a4      	mov	ip, r4
 80042c0:	44bc      	add	ip, r7
 80042c2:	4460      	add	r0, ip
 80042c4:	6001      	str	r1, [r0, #0]
 80042c6:	6042      	str	r2, [r0, #4]
 80042c8:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2240      	movs	r2, #64	; 0x40
 80042ce:	2101      	movs	r1, #1
 80042d0:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2240      	movs	r2, #64	; 0x40
 80042d6:	2100      	movs	r1, #0
 80042d8:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2244      	movs	r2, #68	; 0x44
 80042de:	2100      	movs	r1, #0
 80042e0:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2250      	movs	r2, #80	; 0x50
 80042e6:	2100      	movs	r1, #0
 80042e8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	0018      	movs	r0, r3
 80042ee:	46bd      	mov	sp, r7
 80042f0:	b003      	add	sp, #12
 80042f2:	bc90      	pop	{r4, r7}
 80042f4:	bc08      	pop	{r3}
 80042f6:	b004      	add	sp, #16
 80042f8:	4718      	bx	r3
	...

080042fc <__errno>:
 80042fc:	4b01      	ldr	r3, [pc, #4]	; (8004304 <__errno+0x8>)
 80042fe:	6818      	ldr	r0, [r3, #0]
 8004300:	4770      	bx	lr
 8004302:	46c0      	nop			; (mov r8, r8)
 8004304:	2000003c 	.word	0x2000003c

08004308 <__libc_init_array>:
 8004308:	b570      	push	{r4, r5, r6, lr}
 800430a:	2600      	movs	r6, #0
 800430c:	4d0c      	ldr	r5, [pc, #48]	; (8004340 <__libc_init_array+0x38>)
 800430e:	4c0d      	ldr	r4, [pc, #52]	; (8004344 <__libc_init_array+0x3c>)
 8004310:	1b64      	subs	r4, r4, r5
 8004312:	10a4      	asrs	r4, r4, #2
 8004314:	42a6      	cmp	r6, r4
 8004316:	d109      	bne.n	800432c <__libc_init_array+0x24>
 8004318:	2600      	movs	r6, #0
 800431a:	f000 fc8b 	bl	8004c34 <_init>
 800431e:	4d0a      	ldr	r5, [pc, #40]	; (8004348 <__libc_init_array+0x40>)
 8004320:	4c0a      	ldr	r4, [pc, #40]	; (800434c <__libc_init_array+0x44>)
 8004322:	1b64      	subs	r4, r4, r5
 8004324:	10a4      	asrs	r4, r4, #2
 8004326:	42a6      	cmp	r6, r4
 8004328:	d105      	bne.n	8004336 <__libc_init_array+0x2e>
 800432a:	bd70      	pop	{r4, r5, r6, pc}
 800432c:	00b3      	lsls	r3, r6, #2
 800432e:	58eb      	ldr	r3, [r5, r3]
 8004330:	4798      	blx	r3
 8004332:	3601      	adds	r6, #1
 8004334:	e7ee      	b.n	8004314 <__libc_init_array+0xc>
 8004336:	00b3      	lsls	r3, r6, #2
 8004338:	58eb      	ldr	r3, [r5, r3]
 800433a:	4798      	blx	r3
 800433c:	3601      	adds	r6, #1
 800433e:	e7f2      	b.n	8004326 <__libc_init_array+0x1e>
 8004340:	08006bd8 	.word	0x08006bd8
 8004344:	08006bd8 	.word	0x08006bd8
 8004348:	08006bd8 	.word	0x08006bd8
 800434c:	08006bdc 	.word	0x08006bdc

08004350 <memset>:
 8004350:	0003      	movs	r3, r0
 8004352:	1882      	adds	r2, r0, r2
 8004354:	4293      	cmp	r3, r2
 8004356:	d100      	bne.n	800435a <memset+0xa>
 8004358:	4770      	bx	lr
 800435a:	7019      	strb	r1, [r3, #0]
 800435c:	3301      	adds	r3, #1
 800435e:	e7f9      	b.n	8004354 <memset+0x4>

08004360 <siprintf>:
 8004360:	b40e      	push	{r1, r2, r3}
 8004362:	b500      	push	{lr}
 8004364:	490b      	ldr	r1, [pc, #44]	; (8004394 <siprintf+0x34>)
 8004366:	b09c      	sub	sp, #112	; 0x70
 8004368:	ab1d      	add	r3, sp, #116	; 0x74
 800436a:	9002      	str	r0, [sp, #8]
 800436c:	9006      	str	r0, [sp, #24]
 800436e:	9107      	str	r1, [sp, #28]
 8004370:	9104      	str	r1, [sp, #16]
 8004372:	4809      	ldr	r0, [pc, #36]	; (8004398 <siprintf+0x38>)
 8004374:	4909      	ldr	r1, [pc, #36]	; (800439c <siprintf+0x3c>)
 8004376:	cb04      	ldmia	r3!, {r2}
 8004378:	9105      	str	r1, [sp, #20]
 800437a:	6800      	ldr	r0, [r0, #0]
 800437c:	a902      	add	r1, sp, #8
 800437e:	9301      	str	r3, [sp, #4]
 8004380:	f000 f870 	bl	8004464 <_svfiprintf_r>
 8004384:	2300      	movs	r3, #0
 8004386:	9a02      	ldr	r2, [sp, #8]
 8004388:	7013      	strb	r3, [r2, #0]
 800438a:	b01c      	add	sp, #112	; 0x70
 800438c:	bc08      	pop	{r3}
 800438e:	b003      	add	sp, #12
 8004390:	4718      	bx	r3
 8004392:	46c0      	nop			; (mov r8, r8)
 8004394:	7fffffff 	.word	0x7fffffff
 8004398:	2000003c 	.word	0x2000003c
 800439c:	ffff0208 	.word	0xffff0208

080043a0 <__ssputs_r>:
 80043a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a2:	688e      	ldr	r6, [r1, #8]
 80043a4:	b085      	sub	sp, #20
 80043a6:	0007      	movs	r7, r0
 80043a8:	000c      	movs	r4, r1
 80043aa:	9203      	str	r2, [sp, #12]
 80043ac:	9301      	str	r3, [sp, #4]
 80043ae:	429e      	cmp	r6, r3
 80043b0:	d83c      	bhi.n	800442c <__ssputs_r+0x8c>
 80043b2:	2390      	movs	r3, #144	; 0x90
 80043b4:	898a      	ldrh	r2, [r1, #12]
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	421a      	tst	r2, r3
 80043ba:	d034      	beq.n	8004426 <__ssputs_r+0x86>
 80043bc:	6909      	ldr	r1, [r1, #16]
 80043be:	6823      	ldr	r3, [r4, #0]
 80043c0:	6960      	ldr	r0, [r4, #20]
 80043c2:	1a5b      	subs	r3, r3, r1
 80043c4:	9302      	str	r3, [sp, #8]
 80043c6:	2303      	movs	r3, #3
 80043c8:	4343      	muls	r3, r0
 80043ca:	0fdd      	lsrs	r5, r3, #31
 80043cc:	18ed      	adds	r5, r5, r3
 80043ce:	9b01      	ldr	r3, [sp, #4]
 80043d0:	9802      	ldr	r0, [sp, #8]
 80043d2:	3301      	adds	r3, #1
 80043d4:	181b      	adds	r3, r3, r0
 80043d6:	106d      	asrs	r5, r5, #1
 80043d8:	42ab      	cmp	r3, r5
 80043da:	d900      	bls.n	80043de <__ssputs_r+0x3e>
 80043dc:	001d      	movs	r5, r3
 80043de:	0553      	lsls	r3, r2, #21
 80043e0:	d532      	bpl.n	8004448 <__ssputs_r+0xa8>
 80043e2:	0029      	movs	r1, r5
 80043e4:	0038      	movs	r0, r7
 80043e6:	f000 fb53 	bl	8004a90 <_malloc_r>
 80043ea:	1e06      	subs	r6, r0, #0
 80043ec:	d109      	bne.n	8004402 <__ssputs_r+0x62>
 80043ee:	230c      	movs	r3, #12
 80043f0:	603b      	str	r3, [r7, #0]
 80043f2:	2340      	movs	r3, #64	; 0x40
 80043f4:	2001      	movs	r0, #1
 80043f6:	89a2      	ldrh	r2, [r4, #12]
 80043f8:	4240      	negs	r0, r0
 80043fa:	4313      	orrs	r3, r2
 80043fc:	81a3      	strh	r3, [r4, #12]
 80043fe:	b005      	add	sp, #20
 8004400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004402:	9a02      	ldr	r2, [sp, #8]
 8004404:	6921      	ldr	r1, [r4, #16]
 8004406:	f000 faba 	bl	800497e <memcpy>
 800440a:	89a3      	ldrh	r3, [r4, #12]
 800440c:	4a14      	ldr	r2, [pc, #80]	; (8004460 <__ssputs_r+0xc0>)
 800440e:	401a      	ands	r2, r3
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	4313      	orrs	r3, r2
 8004414:	81a3      	strh	r3, [r4, #12]
 8004416:	9b02      	ldr	r3, [sp, #8]
 8004418:	6126      	str	r6, [r4, #16]
 800441a:	18f6      	adds	r6, r6, r3
 800441c:	6026      	str	r6, [r4, #0]
 800441e:	6165      	str	r5, [r4, #20]
 8004420:	9e01      	ldr	r6, [sp, #4]
 8004422:	1aed      	subs	r5, r5, r3
 8004424:	60a5      	str	r5, [r4, #8]
 8004426:	9b01      	ldr	r3, [sp, #4]
 8004428:	429e      	cmp	r6, r3
 800442a:	d900      	bls.n	800442e <__ssputs_r+0x8e>
 800442c:	9e01      	ldr	r6, [sp, #4]
 800442e:	0032      	movs	r2, r6
 8004430:	9903      	ldr	r1, [sp, #12]
 8004432:	6820      	ldr	r0, [r4, #0]
 8004434:	f000 faac 	bl	8004990 <memmove>
 8004438:	68a3      	ldr	r3, [r4, #8]
 800443a:	2000      	movs	r0, #0
 800443c:	1b9b      	subs	r3, r3, r6
 800443e:	60a3      	str	r3, [r4, #8]
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	199e      	adds	r6, r3, r6
 8004444:	6026      	str	r6, [r4, #0]
 8004446:	e7da      	b.n	80043fe <__ssputs_r+0x5e>
 8004448:	002a      	movs	r2, r5
 800444a:	0038      	movs	r0, r7
 800444c:	f000 fb96 	bl	8004b7c <_realloc_r>
 8004450:	1e06      	subs	r6, r0, #0
 8004452:	d1e0      	bne.n	8004416 <__ssputs_r+0x76>
 8004454:	0038      	movs	r0, r7
 8004456:	6921      	ldr	r1, [r4, #16]
 8004458:	f000 faae 	bl	80049b8 <_free_r>
 800445c:	e7c7      	b.n	80043ee <__ssputs_r+0x4e>
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	fffffb7f 	.word	0xfffffb7f

08004464 <_svfiprintf_r>:
 8004464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004466:	b0a1      	sub	sp, #132	; 0x84
 8004468:	9003      	str	r0, [sp, #12]
 800446a:	001d      	movs	r5, r3
 800446c:	898b      	ldrh	r3, [r1, #12]
 800446e:	000f      	movs	r7, r1
 8004470:	0016      	movs	r6, r2
 8004472:	061b      	lsls	r3, r3, #24
 8004474:	d511      	bpl.n	800449a <_svfiprintf_r+0x36>
 8004476:	690b      	ldr	r3, [r1, #16]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10e      	bne.n	800449a <_svfiprintf_r+0x36>
 800447c:	2140      	movs	r1, #64	; 0x40
 800447e:	f000 fb07 	bl	8004a90 <_malloc_r>
 8004482:	6038      	str	r0, [r7, #0]
 8004484:	6138      	str	r0, [r7, #16]
 8004486:	2800      	cmp	r0, #0
 8004488:	d105      	bne.n	8004496 <_svfiprintf_r+0x32>
 800448a:	230c      	movs	r3, #12
 800448c:	9a03      	ldr	r2, [sp, #12]
 800448e:	3801      	subs	r0, #1
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	b021      	add	sp, #132	; 0x84
 8004494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004496:	2340      	movs	r3, #64	; 0x40
 8004498:	617b      	str	r3, [r7, #20]
 800449a:	2300      	movs	r3, #0
 800449c:	ac08      	add	r4, sp, #32
 800449e:	6163      	str	r3, [r4, #20]
 80044a0:	3320      	adds	r3, #32
 80044a2:	7663      	strb	r3, [r4, #25]
 80044a4:	3310      	adds	r3, #16
 80044a6:	76a3      	strb	r3, [r4, #26]
 80044a8:	9507      	str	r5, [sp, #28]
 80044aa:	0035      	movs	r5, r6
 80044ac:	782b      	ldrb	r3, [r5, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d001      	beq.n	80044b6 <_svfiprintf_r+0x52>
 80044b2:	2b25      	cmp	r3, #37	; 0x25
 80044b4:	d147      	bne.n	8004546 <_svfiprintf_r+0xe2>
 80044b6:	1bab      	subs	r3, r5, r6
 80044b8:	9305      	str	r3, [sp, #20]
 80044ba:	42b5      	cmp	r5, r6
 80044bc:	d00c      	beq.n	80044d8 <_svfiprintf_r+0x74>
 80044be:	0032      	movs	r2, r6
 80044c0:	0039      	movs	r1, r7
 80044c2:	9803      	ldr	r0, [sp, #12]
 80044c4:	f7ff ff6c 	bl	80043a0 <__ssputs_r>
 80044c8:	1c43      	adds	r3, r0, #1
 80044ca:	d100      	bne.n	80044ce <_svfiprintf_r+0x6a>
 80044cc:	e0ae      	b.n	800462c <_svfiprintf_r+0x1c8>
 80044ce:	6962      	ldr	r2, [r4, #20]
 80044d0:	9b05      	ldr	r3, [sp, #20]
 80044d2:	4694      	mov	ip, r2
 80044d4:	4463      	add	r3, ip
 80044d6:	6163      	str	r3, [r4, #20]
 80044d8:	782b      	ldrb	r3, [r5, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d100      	bne.n	80044e0 <_svfiprintf_r+0x7c>
 80044de:	e0a5      	b.n	800462c <_svfiprintf_r+0x1c8>
 80044e0:	2201      	movs	r2, #1
 80044e2:	2300      	movs	r3, #0
 80044e4:	4252      	negs	r2, r2
 80044e6:	6062      	str	r2, [r4, #4]
 80044e8:	a904      	add	r1, sp, #16
 80044ea:	3254      	adds	r2, #84	; 0x54
 80044ec:	1852      	adds	r2, r2, r1
 80044ee:	1c6e      	adds	r6, r5, #1
 80044f0:	6023      	str	r3, [r4, #0]
 80044f2:	60e3      	str	r3, [r4, #12]
 80044f4:	60a3      	str	r3, [r4, #8]
 80044f6:	7013      	strb	r3, [r2, #0]
 80044f8:	65a3      	str	r3, [r4, #88]	; 0x58
 80044fa:	2205      	movs	r2, #5
 80044fc:	7831      	ldrb	r1, [r6, #0]
 80044fe:	4854      	ldr	r0, [pc, #336]	; (8004650 <_svfiprintf_r+0x1ec>)
 8004500:	f000 fa32 	bl	8004968 <memchr>
 8004504:	1c75      	adds	r5, r6, #1
 8004506:	2800      	cmp	r0, #0
 8004508:	d11f      	bne.n	800454a <_svfiprintf_r+0xe6>
 800450a:	6822      	ldr	r2, [r4, #0]
 800450c:	06d3      	lsls	r3, r2, #27
 800450e:	d504      	bpl.n	800451a <_svfiprintf_r+0xb6>
 8004510:	2353      	movs	r3, #83	; 0x53
 8004512:	a904      	add	r1, sp, #16
 8004514:	185b      	adds	r3, r3, r1
 8004516:	2120      	movs	r1, #32
 8004518:	7019      	strb	r1, [r3, #0]
 800451a:	0713      	lsls	r3, r2, #28
 800451c:	d504      	bpl.n	8004528 <_svfiprintf_r+0xc4>
 800451e:	2353      	movs	r3, #83	; 0x53
 8004520:	a904      	add	r1, sp, #16
 8004522:	185b      	adds	r3, r3, r1
 8004524:	212b      	movs	r1, #43	; 0x2b
 8004526:	7019      	strb	r1, [r3, #0]
 8004528:	7833      	ldrb	r3, [r6, #0]
 800452a:	2b2a      	cmp	r3, #42	; 0x2a
 800452c:	d016      	beq.n	800455c <_svfiprintf_r+0xf8>
 800452e:	0035      	movs	r5, r6
 8004530:	2100      	movs	r1, #0
 8004532:	200a      	movs	r0, #10
 8004534:	68e3      	ldr	r3, [r4, #12]
 8004536:	782a      	ldrb	r2, [r5, #0]
 8004538:	1c6e      	adds	r6, r5, #1
 800453a:	3a30      	subs	r2, #48	; 0x30
 800453c:	2a09      	cmp	r2, #9
 800453e:	d94e      	bls.n	80045de <_svfiprintf_r+0x17a>
 8004540:	2900      	cmp	r1, #0
 8004542:	d111      	bne.n	8004568 <_svfiprintf_r+0x104>
 8004544:	e017      	b.n	8004576 <_svfiprintf_r+0x112>
 8004546:	3501      	adds	r5, #1
 8004548:	e7b0      	b.n	80044ac <_svfiprintf_r+0x48>
 800454a:	4b41      	ldr	r3, [pc, #260]	; (8004650 <_svfiprintf_r+0x1ec>)
 800454c:	6822      	ldr	r2, [r4, #0]
 800454e:	1ac0      	subs	r0, r0, r3
 8004550:	2301      	movs	r3, #1
 8004552:	4083      	lsls	r3, r0
 8004554:	4313      	orrs	r3, r2
 8004556:	002e      	movs	r6, r5
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	e7ce      	b.n	80044fa <_svfiprintf_r+0x96>
 800455c:	9b07      	ldr	r3, [sp, #28]
 800455e:	1d19      	adds	r1, r3, #4
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	9107      	str	r1, [sp, #28]
 8004564:	2b00      	cmp	r3, #0
 8004566:	db01      	blt.n	800456c <_svfiprintf_r+0x108>
 8004568:	930b      	str	r3, [sp, #44]	; 0x2c
 800456a:	e004      	b.n	8004576 <_svfiprintf_r+0x112>
 800456c:	425b      	negs	r3, r3
 800456e:	60e3      	str	r3, [r4, #12]
 8004570:	2302      	movs	r3, #2
 8004572:	4313      	orrs	r3, r2
 8004574:	6023      	str	r3, [r4, #0]
 8004576:	782b      	ldrb	r3, [r5, #0]
 8004578:	2b2e      	cmp	r3, #46	; 0x2e
 800457a:	d10a      	bne.n	8004592 <_svfiprintf_r+0x12e>
 800457c:	786b      	ldrb	r3, [r5, #1]
 800457e:	2b2a      	cmp	r3, #42	; 0x2a
 8004580:	d135      	bne.n	80045ee <_svfiprintf_r+0x18a>
 8004582:	9b07      	ldr	r3, [sp, #28]
 8004584:	3502      	adds	r5, #2
 8004586:	1d1a      	adds	r2, r3, #4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	9207      	str	r2, [sp, #28]
 800458c:	2b00      	cmp	r3, #0
 800458e:	db2b      	blt.n	80045e8 <_svfiprintf_r+0x184>
 8004590:	9309      	str	r3, [sp, #36]	; 0x24
 8004592:	4e30      	ldr	r6, [pc, #192]	; (8004654 <_svfiprintf_r+0x1f0>)
 8004594:	2203      	movs	r2, #3
 8004596:	0030      	movs	r0, r6
 8004598:	7829      	ldrb	r1, [r5, #0]
 800459a:	f000 f9e5 	bl	8004968 <memchr>
 800459e:	2800      	cmp	r0, #0
 80045a0:	d006      	beq.n	80045b0 <_svfiprintf_r+0x14c>
 80045a2:	2340      	movs	r3, #64	; 0x40
 80045a4:	1b80      	subs	r0, r0, r6
 80045a6:	4083      	lsls	r3, r0
 80045a8:	6822      	ldr	r2, [r4, #0]
 80045aa:	3501      	adds	r5, #1
 80045ac:	4313      	orrs	r3, r2
 80045ae:	6023      	str	r3, [r4, #0]
 80045b0:	7829      	ldrb	r1, [r5, #0]
 80045b2:	2206      	movs	r2, #6
 80045b4:	4828      	ldr	r0, [pc, #160]	; (8004658 <_svfiprintf_r+0x1f4>)
 80045b6:	1c6e      	adds	r6, r5, #1
 80045b8:	7621      	strb	r1, [r4, #24]
 80045ba:	f000 f9d5 	bl	8004968 <memchr>
 80045be:	2800      	cmp	r0, #0
 80045c0:	d03c      	beq.n	800463c <_svfiprintf_r+0x1d8>
 80045c2:	4b26      	ldr	r3, [pc, #152]	; (800465c <_svfiprintf_r+0x1f8>)
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d125      	bne.n	8004614 <_svfiprintf_r+0x1b0>
 80045c8:	2207      	movs	r2, #7
 80045ca:	9b07      	ldr	r3, [sp, #28]
 80045cc:	3307      	adds	r3, #7
 80045ce:	4393      	bics	r3, r2
 80045d0:	3308      	adds	r3, #8
 80045d2:	9307      	str	r3, [sp, #28]
 80045d4:	6963      	ldr	r3, [r4, #20]
 80045d6:	9a04      	ldr	r2, [sp, #16]
 80045d8:	189b      	adds	r3, r3, r2
 80045da:	6163      	str	r3, [r4, #20]
 80045dc:	e765      	b.n	80044aa <_svfiprintf_r+0x46>
 80045de:	4343      	muls	r3, r0
 80045e0:	0035      	movs	r5, r6
 80045e2:	2101      	movs	r1, #1
 80045e4:	189b      	adds	r3, r3, r2
 80045e6:	e7a6      	b.n	8004536 <_svfiprintf_r+0xd2>
 80045e8:	2301      	movs	r3, #1
 80045ea:	425b      	negs	r3, r3
 80045ec:	e7d0      	b.n	8004590 <_svfiprintf_r+0x12c>
 80045ee:	2300      	movs	r3, #0
 80045f0:	200a      	movs	r0, #10
 80045f2:	001a      	movs	r2, r3
 80045f4:	3501      	adds	r5, #1
 80045f6:	6063      	str	r3, [r4, #4]
 80045f8:	7829      	ldrb	r1, [r5, #0]
 80045fa:	1c6e      	adds	r6, r5, #1
 80045fc:	3930      	subs	r1, #48	; 0x30
 80045fe:	2909      	cmp	r1, #9
 8004600:	d903      	bls.n	800460a <_svfiprintf_r+0x1a6>
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0c5      	beq.n	8004592 <_svfiprintf_r+0x12e>
 8004606:	9209      	str	r2, [sp, #36]	; 0x24
 8004608:	e7c3      	b.n	8004592 <_svfiprintf_r+0x12e>
 800460a:	4342      	muls	r2, r0
 800460c:	0035      	movs	r5, r6
 800460e:	2301      	movs	r3, #1
 8004610:	1852      	adds	r2, r2, r1
 8004612:	e7f1      	b.n	80045f8 <_svfiprintf_r+0x194>
 8004614:	ab07      	add	r3, sp, #28
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	003a      	movs	r2, r7
 800461a:	0021      	movs	r1, r4
 800461c:	4b10      	ldr	r3, [pc, #64]	; (8004660 <_svfiprintf_r+0x1fc>)
 800461e:	9803      	ldr	r0, [sp, #12]
 8004620:	e000      	b.n	8004624 <_svfiprintf_r+0x1c0>
 8004622:	bf00      	nop
 8004624:	9004      	str	r0, [sp, #16]
 8004626:	9b04      	ldr	r3, [sp, #16]
 8004628:	3301      	adds	r3, #1
 800462a:	d1d3      	bne.n	80045d4 <_svfiprintf_r+0x170>
 800462c:	89bb      	ldrh	r3, [r7, #12]
 800462e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004630:	065b      	lsls	r3, r3, #25
 8004632:	d400      	bmi.n	8004636 <_svfiprintf_r+0x1d2>
 8004634:	e72d      	b.n	8004492 <_svfiprintf_r+0x2e>
 8004636:	2001      	movs	r0, #1
 8004638:	4240      	negs	r0, r0
 800463a:	e72a      	b.n	8004492 <_svfiprintf_r+0x2e>
 800463c:	ab07      	add	r3, sp, #28
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	003a      	movs	r2, r7
 8004642:	0021      	movs	r1, r4
 8004644:	4b06      	ldr	r3, [pc, #24]	; (8004660 <_svfiprintf_r+0x1fc>)
 8004646:	9803      	ldr	r0, [sp, #12]
 8004648:	f000 f87c 	bl	8004744 <_printf_i>
 800464c:	e7ea      	b.n	8004624 <_svfiprintf_r+0x1c0>
 800464e:	46c0      	nop			; (mov r8, r8)
 8004650:	08006b9c 	.word	0x08006b9c
 8004654:	08006ba2 	.word	0x08006ba2
 8004658:	08006ba6 	.word	0x08006ba6
 800465c:	00000000 	.word	0x00000000
 8004660:	080043a1 	.word	0x080043a1

08004664 <_printf_common>:
 8004664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004666:	0015      	movs	r5, r2
 8004668:	9301      	str	r3, [sp, #4]
 800466a:	688a      	ldr	r2, [r1, #8]
 800466c:	690b      	ldr	r3, [r1, #16]
 800466e:	000c      	movs	r4, r1
 8004670:	9000      	str	r0, [sp, #0]
 8004672:	4293      	cmp	r3, r2
 8004674:	da00      	bge.n	8004678 <_printf_common+0x14>
 8004676:	0013      	movs	r3, r2
 8004678:	0022      	movs	r2, r4
 800467a:	602b      	str	r3, [r5, #0]
 800467c:	3243      	adds	r2, #67	; 0x43
 800467e:	7812      	ldrb	r2, [r2, #0]
 8004680:	2a00      	cmp	r2, #0
 8004682:	d001      	beq.n	8004688 <_printf_common+0x24>
 8004684:	3301      	adds	r3, #1
 8004686:	602b      	str	r3, [r5, #0]
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	069b      	lsls	r3, r3, #26
 800468c:	d502      	bpl.n	8004694 <_printf_common+0x30>
 800468e:	682b      	ldr	r3, [r5, #0]
 8004690:	3302      	adds	r3, #2
 8004692:	602b      	str	r3, [r5, #0]
 8004694:	6822      	ldr	r2, [r4, #0]
 8004696:	2306      	movs	r3, #6
 8004698:	0017      	movs	r7, r2
 800469a:	401f      	ands	r7, r3
 800469c:	421a      	tst	r2, r3
 800469e:	d027      	beq.n	80046f0 <_printf_common+0x8c>
 80046a0:	0023      	movs	r3, r4
 80046a2:	3343      	adds	r3, #67	; 0x43
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	1e5a      	subs	r2, r3, #1
 80046a8:	4193      	sbcs	r3, r2
 80046aa:	6822      	ldr	r2, [r4, #0]
 80046ac:	0692      	lsls	r2, r2, #26
 80046ae:	d430      	bmi.n	8004712 <_printf_common+0xae>
 80046b0:	0022      	movs	r2, r4
 80046b2:	9901      	ldr	r1, [sp, #4]
 80046b4:	9800      	ldr	r0, [sp, #0]
 80046b6:	9e08      	ldr	r6, [sp, #32]
 80046b8:	3243      	adds	r2, #67	; 0x43
 80046ba:	47b0      	blx	r6
 80046bc:	1c43      	adds	r3, r0, #1
 80046be:	d025      	beq.n	800470c <_printf_common+0xa8>
 80046c0:	2306      	movs	r3, #6
 80046c2:	6820      	ldr	r0, [r4, #0]
 80046c4:	682a      	ldr	r2, [r5, #0]
 80046c6:	68e1      	ldr	r1, [r4, #12]
 80046c8:	2500      	movs	r5, #0
 80046ca:	4003      	ands	r3, r0
 80046cc:	2b04      	cmp	r3, #4
 80046ce:	d103      	bne.n	80046d8 <_printf_common+0x74>
 80046d0:	1a8d      	subs	r5, r1, r2
 80046d2:	43eb      	mvns	r3, r5
 80046d4:	17db      	asrs	r3, r3, #31
 80046d6:	401d      	ands	r5, r3
 80046d8:	68a3      	ldr	r3, [r4, #8]
 80046da:	6922      	ldr	r2, [r4, #16]
 80046dc:	4293      	cmp	r3, r2
 80046de:	dd01      	ble.n	80046e4 <_printf_common+0x80>
 80046e0:	1a9b      	subs	r3, r3, r2
 80046e2:	18ed      	adds	r5, r5, r3
 80046e4:	2700      	movs	r7, #0
 80046e6:	42bd      	cmp	r5, r7
 80046e8:	d120      	bne.n	800472c <_printf_common+0xc8>
 80046ea:	2000      	movs	r0, #0
 80046ec:	e010      	b.n	8004710 <_printf_common+0xac>
 80046ee:	3701      	adds	r7, #1
 80046f0:	68e3      	ldr	r3, [r4, #12]
 80046f2:	682a      	ldr	r2, [r5, #0]
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	42bb      	cmp	r3, r7
 80046f8:	ddd2      	ble.n	80046a0 <_printf_common+0x3c>
 80046fa:	0022      	movs	r2, r4
 80046fc:	2301      	movs	r3, #1
 80046fe:	9901      	ldr	r1, [sp, #4]
 8004700:	9800      	ldr	r0, [sp, #0]
 8004702:	9e08      	ldr	r6, [sp, #32]
 8004704:	3219      	adds	r2, #25
 8004706:	47b0      	blx	r6
 8004708:	1c43      	adds	r3, r0, #1
 800470a:	d1f0      	bne.n	80046ee <_printf_common+0x8a>
 800470c:	2001      	movs	r0, #1
 800470e:	4240      	negs	r0, r0
 8004710:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004712:	2030      	movs	r0, #48	; 0x30
 8004714:	18e1      	adds	r1, r4, r3
 8004716:	3143      	adds	r1, #67	; 0x43
 8004718:	7008      	strb	r0, [r1, #0]
 800471a:	0021      	movs	r1, r4
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	3145      	adds	r1, #69	; 0x45
 8004720:	7809      	ldrb	r1, [r1, #0]
 8004722:	18a2      	adds	r2, r4, r2
 8004724:	3243      	adds	r2, #67	; 0x43
 8004726:	3302      	adds	r3, #2
 8004728:	7011      	strb	r1, [r2, #0]
 800472a:	e7c1      	b.n	80046b0 <_printf_common+0x4c>
 800472c:	0022      	movs	r2, r4
 800472e:	2301      	movs	r3, #1
 8004730:	9901      	ldr	r1, [sp, #4]
 8004732:	9800      	ldr	r0, [sp, #0]
 8004734:	9e08      	ldr	r6, [sp, #32]
 8004736:	321a      	adds	r2, #26
 8004738:	47b0      	blx	r6
 800473a:	1c43      	adds	r3, r0, #1
 800473c:	d0e6      	beq.n	800470c <_printf_common+0xa8>
 800473e:	3701      	adds	r7, #1
 8004740:	e7d1      	b.n	80046e6 <_printf_common+0x82>
	...

08004744 <_printf_i>:
 8004744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004746:	b08b      	sub	sp, #44	; 0x2c
 8004748:	9206      	str	r2, [sp, #24]
 800474a:	000a      	movs	r2, r1
 800474c:	3243      	adds	r2, #67	; 0x43
 800474e:	9307      	str	r3, [sp, #28]
 8004750:	9005      	str	r0, [sp, #20]
 8004752:	9204      	str	r2, [sp, #16]
 8004754:	7e0a      	ldrb	r2, [r1, #24]
 8004756:	000c      	movs	r4, r1
 8004758:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800475a:	2a78      	cmp	r2, #120	; 0x78
 800475c:	d807      	bhi.n	800476e <_printf_i+0x2a>
 800475e:	2a62      	cmp	r2, #98	; 0x62
 8004760:	d809      	bhi.n	8004776 <_printf_i+0x32>
 8004762:	2a00      	cmp	r2, #0
 8004764:	d100      	bne.n	8004768 <_printf_i+0x24>
 8004766:	e0c1      	b.n	80048ec <_printf_i+0x1a8>
 8004768:	2a58      	cmp	r2, #88	; 0x58
 800476a:	d100      	bne.n	800476e <_printf_i+0x2a>
 800476c:	e08c      	b.n	8004888 <_printf_i+0x144>
 800476e:	0026      	movs	r6, r4
 8004770:	3642      	adds	r6, #66	; 0x42
 8004772:	7032      	strb	r2, [r6, #0]
 8004774:	e022      	b.n	80047bc <_printf_i+0x78>
 8004776:	0010      	movs	r0, r2
 8004778:	3863      	subs	r0, #99	; 0x63
 800477a:	2815      	cmp	r0, #21
 800477c:	d8f7      	bhi.n	800476e <_printf_i+0x2a>
 800477e:	f7fb fcc3 	bl	8000108 <__gnu_thumb1_case_shi>
 8004782:	0016      	.short	0x0016
 8004784:	fff6001f 	.word	0xfff6001f
 8004788:	fff6fff6 	.word	0xfff6fff6
 800478c:	001ffff6 	.word	0x001ffff6
 8004790:	fff6fff6 	.word	0xfff6fff6
 8004794:	fff6fff6 	.word	0xfff6fff6
 8004798:	003600a8 	.word	0x003600a8
 800479c:	fff6009a 	.word	0xfff6009a
 80047a0:	00b9fff6 	.word	0x00b9fff6
 80047a4:	0036fff6 	.word	0x0036fff6
 80047a8:	fff6fff6 	.word	0xfff6fff6
 80047ac:	009e      	.short	0x009e
 80047ae:	0026      	movs	r6, r4
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	3642      	adds	r6, #66	; 0x42
 80047b4:	1d11      	adds	r1, r2, #4
 80047b6:	6019      	str	r1, [r3, #0]
 80047b8:	6813      	ldr	r3, [r2, #0]
 80047ba:	7033      	strb	r3, [r6, #0]
 80047bc:	2301      	movs	r3, #1
 80047be:	e0a7      	b.n	8004910 <_printf_i+0x1cc>
 80047c0:	6808      	ldr	r0, [r1, #0]
 80047c2:	6819      	ldr	r1, [r3, #0]
 80047c4:	1d0a      	adds	r2, r1, #4
 80047c6:	0605      	lsls	r5, r0, #24
 80047c8:	d50b      	bpl.n	80047e2 <_printf_i+0x9e>
 80047ca:	680d      	ldr	r5, [r1, #0]
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	2d00      	cmp	r5, #0
 80047d0:	da03      	bge.n	80047da <_printf_i+0x96>
 80047d2:	232d      	movs	r3, #45	; 0x2d
 80047d4:	9a04      	ldr	r2, [sp, #16]
 80047d6:	426d      	negs	r5, r5
 80047d8:	7013      	strb	r3, [r2, #0]
 80047da:	4b61      	ldr	r3, [pc, #388]	; (8004960 <_printf_i+0x21c>)
 80047dc:	270a      	movs	r7, #10
 80047de:	9303      	str	r3, [sp, #12]
 80047e0:	e01b      	b.n	800481a <_printf_i+0xd6>
 80047e2:	680d      	ldr	r5, [r1, #0]
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	0641      	lsls	r1, r0, #25
 80047e8:	d5f1      	bpl.n	80047ce <_printf_i+0x8a>
 80047ea:	b22d      	sxth	r5, r5
 80047ec:	e7ef      	b.n	80047ce <_printf_i+0x8a>
 80047ee:	680d      	ldr	r5, [r1, #0]
 80047f0:	6819      	ldr	r1, [r3, #0]
 80047f2:	1d08      	adds	r0, r1, #4
 80047f4:	6018      	str	r0, [r3, #0]
 80047f6:	062e      	lsls	r6, r5, #24
 80047f8:	d501      	bpl.n	80047fe <_printf_i+0xba>
 80047fa:	680d      	ldr	r5, [r1, #0]
 80047fc:	e003      	b.n	8004806 <_printf_i+0xc2>
 80047fe:	066d      	lsls	r5, r5, #25
 8004800:	d5fb      	bpl.n	80047fa <_printf_i+0xb6>
 8004802:	680d      	ldr	r5, [r1, #0]
 8004804:	b2ad      	uxth	r5, r5
 8004806:	4b56      	ldr	r3, [pc, #344]	; (8004960 <_printf_i+0x21c>)
 8004808:	2708      	movs	r7, #8
 800480a:	9303      	str	r3, [sp, #12]
 800480c:	2a6f      	cmp	r2, #111	; 0x6f
 800480e:	d000      	beq.n	8004812 <_printf_i+0xce>
 8004810:	3702      	adds	r7, #2
 8004812:	0023      	movs	r3, r4
 8004814:	2200      	movs	r2, #0
 8004816:	3343      	adds	r3, #67	; 0x43
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	6863      	ldr	r3, [r4, #4]
 800481c:	60a3      	str	r3, [r4, #8]
 800481e:	2b00      	cmp	r3, #0
 8004820:	db03      	blt.n	800482a <_printf_i+0xe6>
 8004822:	2204      	movs	r2, #4
 8004824:	6821      	ldr	r1, [r4, #0]
 8004826:	4391      	bics	r1, r2
 8004828:	6021      	str	r1, [r4, #0]
 800482a:	2d00      	cmp	r5, #0
 800482c:	d102      	bne.n	8004834 <_printf_i+0xf0>
 800482e:	9e04      	ldr	r6, [sp, #16]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00c      	beq.n	800484e <_printf_i+0x10a>
 8004834:	9e04      	ldr	r6, [sp, #16]
 8004836:	0028      	movs	r0, r5
 8004838:	0039      	movs	r1, r7
 800483a:	f7fb fcf5 	bl	8000228 <__aeabi_uidivmod>
 800483e:	9b03      	ldr	r3, [sp, #12]
 8004840:	3e01      	subs	r6, #1
 8004842:	5c5b      	ldrb	r3, [r3, r1]
 8004844:	7033      	strb	r3, [r6, #0]
 8004846:	002b      	movs	r3, r5
 8004848:	0005      	movs	r5, r0
 800484a:	429f      	cmp	r7, r3
 800484c:	d9f3      	bls.n	8004836 <_printf_i+0xf2>
 800484e:	2f08      	cmp	r7, #8
 8004850:	d109      	bne.n	8004866 <_printf_i+0x122>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	07db      	lsls	r3, r3, #31
 8004856:	d506      	bpl.n	8004866 <_printf_i+0x122>
 8004858:	6863      	ldr	r3, [r4, #4]
 800485a:	6922      	ldr	r2, [r4, #16]
 800485c:	4293      	cmp	r3, r2
 800485e:	dc02      	bgt.n	8004866 <_printf_i+0x122>
 8004860:	2330      	movs	r3, #48	; 0x30
 8004862:	3e01      	subs	r6, #1
 8004864:	7033      	strb	r3, [r6, #0]
 8004866:	9b04      	ldr	r3, [sp, #16]
 8004868:	1b9b      	subs	r3, r3, r6
 800486a:	6123      	str	r3, [r4, #16]
 800486c:	9b07      	ldr	r3, [sp, #28]
 800486e:	0021      	movs	r1, r4
 8004870:	9300      	str	r3, [sp, #0]
 8004872:	9805      	ldr	r0, [sp, #20]
 8004874:	9b06      	ldr	r3, [sp, #24]
 8004876:	aa09      	add	r2, sp, #36	; 0x24
 8004878:	f7ff fef4 	bl	8004664 <_printf_common>
 800487c:	1c43      	adds	r3, r0, #1
 800487e:	d14c      	bne.n	800491a <_printf_i+0x1d6>
 8004880:	2001      	movs	r0, #1
 8004882:	4240      	negs	r0, r0
 8004884:	b00b      	add	sp, #44	; 0x2c
 8004886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004888:	3145      	adds	r1, #69	; 0x45
 800488a:	700a      	strb	r2, [r1, #0]
 800488c:	4a34      	ldr	r2, [pc, #208]	; (8004960 <_printf_i+0x21c>)
 800488e:	9203      	str	r2, [sp, #12]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	6821      	ldr	r1, [r4, #0]
 8004894:	ca20      	ldmia	r2!, {r5}
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	0608      	lsls	r0, r1, #24
 800489a:	d516      	bpl.n	80048ca <_printf_i+0x186>
 800489c:	07cb      	lsls	r3, r1, #31
 800489e:	d502      	bpl.n	80048a6 <_printf_i+0x162>
 80048a0:	2320      	movs	r3, #32
 80048a2:	4319      	orrs	r1, r3
 80048a4:	6021      	str	r1, [r4, #0]
 80048a6:	2710      	movs	r7, #16
 80048a8:	2d00      	cmp	r5, #0
 80048aa:	d1b2      	bne.n	8004812 <_printf_i+0xce>
 80048ac:	2320      	movs	r3, #32
 80048ae:	6822      	ldr	r2, [r4, #0]
 80048b0:	439a      	bics	r2, r3
 80048b2:	6022      	str	r2, [r4, #0]
 80048b4:	e7ad      	b.n	8004812 <_printf_i+0xce>
 80048b6:	2220      	movs	r2, #32
 80048b8:	6809      	ldr	r1, [r1, #0]
 80048ba:	430a      	orrs	r2, r1
 80048bc:	6022      	str	r2, [r4, #0]
 80048be:	0022      	movs	r2, r4
 80048c0:	2178      	movs	r1, #120	; 0x78
 80048c2:	3245      	adds	r2, #69	; 0x45
 80048c4:	7011      	strb	r1, [r2, #0]
 80048c6:	4a27      	ldr	r2, [pc, #156]	; (8004964 <_printf_i+0x220>)
 80048c8:	e7e1      	b.n	800488e <_printf_i+0x14a>
 80048ca:	0648      	lsls	r0, r1, #25
 80048cc:	d5e6      	bpl.n	800489c <_printf_i+0x158>
 80048ce:	b2ad      	uxth	r5, r5
 80048d0:	e7e4      	b.n	800489c <_printf_i+0x158>
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	680d      	ldr	r5, [r1, #0]
 80048d6:	1d10      	adds	r0, r2, #4
 80048d8:	6949      	ldr	r1, [r1, #20]
 80048da:	6018      	str	r0, [r3, #0]
 80048dc:	6813      	ldr	r3, [r2, #0]
 80048de:	062e      	lsls	r6, r5, #24
 80048e0:	d501      	bpl.n	80048e6 <_printf_i+0x1a2>
 80048e2:	6019      	str	r1, [r3, #0]
 80048e4:	e002      	b.n	80048ec <_printf_i+0x1a8>
 80048e6:	066d      	lsls	r5, r5, #25
 80048e8:	d5fb      	bpl.n	80048e2 <_printf_i+0x19e>
 80048ea:	8019      	strh	r1, [r3, #0]
 80048ec:	2300      	movs	r3, #0
 80048ee:	9e04      	ldr	r6, [sp, #16]
 80048f0:	6123      	str	r3, [r4, #16]
 80048f2:	e7bb      	b.n	800486c <_printf_i+0x128>
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	1d11      	adds	r1, r2, #4
 80048f8:	6019      	str	r1, [r3, #0]
 80048fa:	6816      	ldr	r6, [r2, #0]
 80048fc:	2100      	movs	r1, #0
 80048fe:	0030      	movs	r0, r6
 8004900:	6862      	ldr	r2, [r4, #4]
 8004902:	f000 f831 	bl	8004968 <memchr>
 8004906:	2800      	cmp	r0, #0
 8004908:	d001      	beq.n	800490e <_printf_i+0x1ca>
 800490a:	1b80      	subs	r0, r0, r6
 800490c:	6060      	str	r0, [r4, #4]
 800490e:	6863      	ldr	r3, [r4, #4]
 8004910:	6123      	str	r3, [r4, #16]
 8004912:	2300      	movs	r3, #0
 8004914:	9a04      	ldr	r2, [sp, #16]
 8004916:	7013      	strb	r3, [r2, #0]
 8004918:	e7a8      	b.n	800486c <_printf_i+0x128>
 800491a:	6923      	ldr	r3, [r4, #16]
 800491c:	0032      	movs	r2, r6
 800491e:	9906      	ldr	r1, [sp, #24]
 8004920:	9805      	ldr	r0, [sp, #20]
 8004922:	9d07      	ldr	r5, [sp, #28]
 8004924:	47a8      	blx	r5
 8004926:	1c43      	adds	r3, r0, #1
 8004928:	d0aa      	beq.n	8004880 <_printf_i+0x13c>
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	079b      	lsls	r3, r3, #30
 800492e:	d415      	bmi.n	800495c <_printf_i+0x218>
 8004930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004932:	68e0      	ldr	r0, [r4, #12]
 8004934:	4298      	cmp	r0, r3
 8004936:	daa5      	bge.n	8004884 <_printf_i+0x140>
 8004938:	0018      	movs	r0, r3
 800493a:	e7a3      	b.n	8004884 <_printf_i+0x140>
 800493c:	0022      	movs	r2, r4
 800493e:	2301      	movs	r3, #1
 8004940:	9906      	ldr	r1, [sp, #24]
 8004942:	9805      	ldr	r0, [sp, #20]
 8004944:	9e07      	ldr	r6, [sp, #28]
 8004946:	3219      	adds	r2, #25
 8004948:	47b0      	blx	r6
 800494a:	1c43      	adds	r3, r0, #1
 800494c:	d098      	beq.n	8004880 <_printf_i+0x13c>
 800494e:	3501      	adds	r5, #1
 8004950:	68e3      	ldr	r3, [r4, #12]
 8004952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	42ab      	cmp	r3, r5
 8004958:	dcf0      	bgt.n	800493c <_printf_i+0x1f8>
 800495a:	e7e9      	b.n	8004930 <_printf_i+0x1ec>
 800495c:	2500      	movs	r5, #0
 800495e:	e7f7      	b.n	8004950 <_printf_i+0x20c>
 8004960:	08006bad 	.word	0x08006bad
 8004964:	08006bbe 	.word	0x08006bbe

08004968 <memchr>:
 8004968:	b2c9      	uxtb	r1, r1
 800496a:	1882      	adds	r2, r0, r2
 800496c:	4290      	cmp	r0, r2
 800496e:	d101      	bne.n	8004974 <memchr+0xc>
 8004970:	2000      	movs	r0, #0
 8004972:	4770      	bx	lr
 8004974:	7803      	ldrb	r3, [r0, #0]
 8004976:	428b      	cmp	r3, r1
 8004978:	d0fb      	beq.n	8004972 <memchr+0xa>
 800497a:	3001      	adds	r0, #1
 800497c:	e7f6      	b.n	800496c <memchr+0x4>

0800497e <memcpy>:
 800497e:	2300      	movs	r3, #0
 8004980:	b510      	push	{r4, lr}
 8004982:	429a      	cmp	r2, r3
 8004984:	d100      	bne.n	8004988 <memcpy+0xa>
 8004986:	bd10      	pop	{r4, pc}
 8004988:	5ccc      	ldrb	r4, [r1, r3]
 800498a:	54c4      	strb	r4, [r0, r3]
 800498c:	3301      	adds	r3, #1
 800498e:	e7f8      	b.n	8004982 <memcpy+0x4>

08004990 <memmove>:
 8004990:	b510      	push	{r4, lr}
 8004992:	4288      	cmp	r0, r1
 8004994:	d902      	bls.n	800499c <memmove+0xc>
 8004996:	188b      	adds	r3, r1, r2
 8004998:	4298      	cmp	r0, r3
 800499a:	d303      	bcc.n	80049a4 <memmove+0x14>
 800499c:	2300      	movs	r3, #0
 800499e:	e007      	b.n	80049b0 <memmove+0x20>
 80049a0:	5c8b      	ldrb	r3, [r1, r2]
 80049a2:	5483      	strb	r3, [r0, r2]
 80049a4:	3a01      	subs	r2, #1
 80049a6:	d2fb      	bcs.n	80049a0 <memmove+0x10>
 80049a8:	bd10      	pop	{r4, pc}
 80049aa:	5ccc      	ldrb	r4, [r1, r3]
 80049ac:	54c4      	strb	r4, [r0, r3]
 80049ae:	3301      	adds	r3, #1
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d1fa      	bne.n	80049aa <memmove+0x1a>
 80049b4:	e7f8      	b.n	80049a8 <memmove+0x18>
	...

080049b8 <_free_r>:
 80049b8:	b570      	push	{r4, r5, r6, lr}
 80049ba:	0005      	movs	r5, r0
 80049bc:	2900      	cmp	r1, #0
 80049be:	d010      	beq.n	80049e2 <_free_r+0x2a>
 80049c0:	1f0c      	subs	r4, r1, #4
 80049c2:	6823      	ldr	r3, [r4, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	da00      	bge.n	80049ca <_free_r+0x12>
 80049c8:	18e4      	adds	r4, r4, r3
 80049ca:	0028      	movs	r0, r5
 80049cc:	f000 f918 	bl	8004c00 <__malloc_lock>
 80049d0:	4a1d      	ldr	r2, [pc, #116]	; (8004a48 <_free_r+0x90>)
 80049d2:	6813      	ldr	r3, [r2, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d105      	bne.n	80049e4 <_free_r+0x2c>
 80049d8:	6063      	str	r3, [r4, #4]
 80049da:	6014      	str	r4, [r2, #0]
 80049dc:	0028      	movs	r0, r5
 80049de:	f000 f917 	bl	8004c10 <__malloc_unlock>
 80049e2:	bd70      	pop	{r4, r5, r6, pc}
 80049e4:	42a3      	cmp	r3, r4
 80049e6:	d908      	bls.n	80049fa <_free_r+0x42>
 80049e8:	6821      	ldr	r1, [r4, #0]
 80049ea:	1860      	adds	r0, r4, r1
 80049ec:	4283      	cmp	r3, r0
 80049ee:	d1f3      	bne.n	80049d8 <_free_r+0x20>
 80049f0:	6818      	ldr	r0, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	1841      	adds	r1, r0, r1
 80049f6:	6021      	str	r1, [r4, #0]
 80049f8:	e7ee      	b.n	80049d8 <_free_r+0x20>
 80049fa:	001a      	movs	r2, r3
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <_free_r+0x4e>
 8004a02:	42a3      	cmp	r3, r4
 8004a04:	d9f9      	bls.n	80049fa <_free_r+0x42>
 8004a06:	6811      	ldr	r1, [r2, #0]
 8004a08:	1850      	adds	r0, r2, r1
 8004a0a:	42a0      	cmp	r0, r4
 8004a0c:	d10b      	bne.n	8004a26 <_free_r+0x6e>
 8004a0e:	6820      	ldr	r0, [r4, #0]
 8004a10:	1809      	adds	r1, r1, r0
 8004a12:	1850      	adds	r0, r2, r1
 8004a14:	6011      	str	r1, [r2, #0]
 8004a16:	4283      	cmp	r3, r0
 8004a18:	d1e0      	bne.n	80049dc <_free_r+0x24>
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	1841      	adds	r1, r0, r1
 8004a20:	6011      	str	r1, [r2, #0]
 8004a22:	6053      	str	r3, [r2, #4]
 8004a24:	e7da      	b.n	80049dc <_free_r+0x24>
 8004a26:	42a0      	cmp	r0, r4
 8004a28:	d902      	bls.n	8004a30 <_free_r+0x78>
 8004a2a:	230c      	movs	r3, #12
 8004a2c:	602b      	str	r3, [r5, #0]
 8004a2e:	e7d5      	b.n	80049dc <_free_r+0x24>
 8004a30:	6821      	ldr	r1, [r4, #0]
 8004a32:	1860      	adds	r0, r4, r1
 8004a34:	4283      	cmp	r3, r0
 8004a36:	d103      	bne.n	8004a40 <_free_r+0x88>
 8004a38:	6818      	ldr	r0, [r3, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	1841      	adds	r1, r0, r1
 8004a3e:	6021      	str	r1, [r4, #0]
 8004a40:	6063      	str	r3, [r4, #4]
 8004a42:	6054      	str	r4, [r2, #4]
 8004a44:	e7ca      	b.n	80049dc <_free_r+0x24>
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	200005ac 	.word	0x200005ac

08004a4c <sbrk_aligned>:
 8004a4c:	b570      	push	{r4, r5, r6, lr}
 8004a4e:	4e0f      	ldr	r6, [pc, #60]	; (8004a8c <sbrk_aligned+0x40>)
 8004a50:	000d      	movs	r5, r1
 8004a52:	6831      	ldr	r1, [r6, #0]
 8004a54:	0004      	movs	r4, r0
 8004a56:	2900      	cmp	r1, #0
 8004a58:	d102      	bne.n	8004a60 <sbrk_aligned+0x14>
 8004a5a:	f000 f8bf 	bl	8004bdc <_sbrk_r>
 8004a5e:	6030      	str	r0, [r6, #0]
 8004a60:	0029      	movs	r1, r5
 8004a62:	0020      	movs	r0, r4
 8004a64:	f000 f8ba 	bl	8004bdc <_sbrk_r>
 8004a68:	1c43      	adds	r3, r0, #1
 8004a6a:	d00a      	beq.n	8004a82 <sbrk_aligned+0x36>
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	1cc5      	adds	r5, r0, #3
 8004a70:	439d      	bics	r5, r3
 8004a72:	42a8      	cmp	r0, r5
 8004a74:	d007      	beq.n	8004a86 <sbrk_aligned+0x3a>
 8004a76:	1a29      	subs	r1, r5, r0
 8004a78:	0020      	movs	r0, r4
 8004a7a:	f000 f8af 	bl	8004bdc <_sbrk_r>
 8004a7e:	1c43      	adds	r3, r0, #1
 8004a80:	d101      	bne.n	8004a86 <sbrk_aligned+0x3a>
 8004a82:	2501      	movs	r5, #1
 8004a84:	426d      	negs	r5, r5
 8004a86:	0028      	movs	r0, r5
 8004a88:	bd70      	pop	{r4, r5, r6, pc}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	200005b0 	.word	0x200005b0

08004a90 <_malloc_r>:
 8004a90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a92:	2203      	movs	r2, #3
 8004a94:	1ccb      	adds	r3, r1, #3
 8004a96:	4393      	bics	r3, r2
 8004a98:	3308      	adds	r3, #8
 8004a9a:	0006      	movs	r6, r0
 8004a9c:	001f      	movs	r7, r3
 8004a9e:	2b0c      	cmp	r3, #12
 8004aa0:	d232      	bcs.n	8004b08 <_malloc_r+0x78>
 8004aa2:	270c      	movs	r7, #12
 8004aa4:	42b9      	cmp	r1, r7
 8004aa6:	d831      	bhi.n	8004b0c <_malloc_r+0x7c>
 8004aa8:	0030      	movs	r0, r6
 8004aaa:	f000 f8a9 	bl	8004c00 <__malloc_lock>
 8004aae:	4d32      	ldr	r5, [pc, #200]	; (8004b78 <_malloc_r+0xe8>)
 8004ab0:	682b      	ldr	r3, [r5, #0]
 8004ab2:	001c      	movs	r4, r3
 8004ab4:	2c00      	cmp	r4, #0
 8004ab6:	d12e      	bne.n	8004b16 <_malloc_r+0x86>
 8004ab8:	0039      	movs	r1, r7
 8004aba:	0030      	movs	r0, r6
 8004abc:	f7ff ffc6 	bl	8004a4c <sbrk_aligned>
 8004ac0:	0004      	movs	r4, r0
 8004ac2:	1c43      	adds	r3, r0, #1
 8004ac4:	d11e      	bne.n	8004b04 <_malloc_r+0x74>
 8004ac6:	682c      	ldr	r4, [r5, #0]
 8004ac8:	0025      	movs	r5, r4
 8004aca:	2d00      	cmp	r5, #0
 8004acc:	d14a      	bne.n	8004b64 <_malloc_r+0xd4>
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	0029      	movs	r1, r5
 8004ad2:	18e3      	adds	r3, r4, r3
 8004ad4:	0030      	movs	r0, r6
 8004ad6:	9301      	str	r3, [sp, #4]
 8004ad8:	f000 f880 	bl	8004bdc <_sbrk_r>
 8004adc:	9b01      	ldr	r3, [sp, #4]
 8004ade:	4283      	cmp	r3, r0
 8004ae0:	d143      	bne.n	8004b6a <_malloc_r+0xda>
 8004ae2:	6823      	ldr	r3, [r4, #0]
 8004ae4:	3703      	adds	r7, #3
 8004ae6:	1aff      	subs	r7, r7, r3
 8004ae8:	2303      	movs	r3, #3
 8004aea:	439f      	bics	r7, r3
 8004aec:	3708      	adds	r7, #8
 8004aee:	2f0c      	cmp	r7, #12
 8004af0:	d200      	bcs.n	8004af4 <_malloc_r+0x64>
 8004af2:	270c      	movs	r7, #12
 8004af4:	0039      	movs	r1, r7
 8004af6:	0030      	movs	r0, r6
 8004af8:	f7ff ffa8 	bl	8004a4c <sbrk_aligned>
 8004afc:	1c43      	adds	r3, r0, #1
 8004afe:	d034      	beq.n	8004b6a <_malloc_r+0xda>
 8004b00:	6823      	ldr	r3, [r4, #0]
 8004b02:	19df      	adds	r7, r3, r7
 8004b04:	6027      	str	r7, [r4, #0]
 8004b06:	e013      	b.n	8004b30 <_malloc_r+0xa0>
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	dacb      	bge.n	8004aa4 <_malloc_r+0x14>
 8004b0c:	230c      	movs	r3, #12
 8004b0e:	2500      	movs	r5, #0
 8004b10:	6033      	str	r3, [r6, #0]
 8004b12:	0028      	movs	r0, r5
 8004b14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b16:	6822      	ldr	r2, [r4, #0]
 8004b18:	1bd1      	subs	r1, r2, r7
 8004b1a:	d420      	bmi.n	8004b5e <_malloc_r+0xce>
 8004b1c:	290b      	cmp	r1, #11
 8004b1e:	d917      	bls.n	8004b50 <_malloc_r+0xc0>
 8004b20:	19e2      	adds	r2, r4, r7
 8004b22:	6027      	str	r7, [r4, #0]
 8004b24:	42a3      	cmp	r3, r4
 8004b26:	d111      	bne.n	8004b4c <_malloc_r+0xbc>
 8004b28:	602a      	str	r2, [r5, #0]
 8004b2a:	6863      	ldr	r3, [r4, #4]
 8004b2c:	6011      	str	r1, [r2, #0]
 8004b2e:	6053      	str	r3, [r2, #4]
 8004b30:	0030      	movs	r0, r6
 8004b32:	0025      	movs	r5, r4
 8004b34:	f000 f86c 	bl	8004c10 <__malloc_unlock>
 8004b38:	2207      	movs	r2, #7
 8004b3a:	350b      	adds	r5, #11
 8004b3c:	1d23      	adds	r3, r4, #4
 8004b3e:	4395      	bics	r5, r2
 8004b40:	1aea      	subs	r2, r5, r3
 8004b42:	429d      	cmp	r5, r3
 8004b44:	d0e5      	beq.n	8004b12 <_malloc_r+0x82>
 8004b46:	1b5b      	subs	r3, r3, r5
 8004b48:	50a3      	str	r3, [r4, r2]
 8004b4a:	e7e2      	b.n	8004b12 <_malloc_r+0x82>
 8004b4c:	605a      	str	r2, [r3, #4]
 8004b4e:	e7ec      	b.n	8004b2a <_malloc_r+0x9a>
 8004b50:	6862      	ldr	r2, [r4, #4]
 8004b52:	42a3      	cmp	r3, r4
 8004b54:	d101      	bne.n	8004b5a <_malloc_r+0xca>
 8004b56:	602a      	str	r2, [r5, #0]
 8004b58:	e7ea      	b.n	8004b30 <_malloc_r+0xa0>
 8004b5a:	605a      	str	r2, [r3, #4]
 8004b5c:	e7e8      	b.n	8004b30 <_malloc_r+0xa0>
 8004b5e:	0023      	movs	r3, r4
 8004b60:	6864      	ldr	r4, [r4, #4]
 8004b62:	e7a7      	b.n	8004ab4 <_malloc_r+0x24>
 8004b64:	002c      	movs	r4, r5
 8004b66:	686d      	ldr	r5, [r5, #4]
 8004b68:	e7af      	b.n	8004aca <_malloc_r+0x3a>
 8004b6a:	230c      	movs	r3, #12
 8004b6c:	0030      	movs	r0, r6
 8004b6e:	6033      	str	r3, [r6, #0]
 8004b70:	f000 f84e 	bl	8004c10 <__malloc_unlock>
 8004b74:	e7cd      	b.n	8004b12 <_malloc_r+0x82>
 8004b76:	46c0      	nop			; (mov r8, r8)
 8004b78:	200005ac 	.word	0x200005ac

08004b7c <_realloc_r>:
 8004b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b7e:	0007      	movs	r7, r0
 8004b80:	000e      	movs	r6, r1
 8004b82:	0014      	movs	r4, r2
 8004b84:	2900      	cmp	r1, #0
 8004b86:	d105      	bne.n	8004b94 <_realloc_r+0x18>
 8004b88:	0011      	movs	r1, r2
 8004b8a:	f7ff ff81 	bl	8004a90 <_malloc_r>
 8004b8e:	0005      	movs	r5, r0
 8004b90:	0028      	movs	r0, r5
 8004b92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b94:	2a00      	cmp	r2, #0
 8004b96:	d103      	bne.n	8004ba0 <_realloc_r+0x24>
 8004b98:	f7ff ff0e 	bl	80049b8 <_free_r>
 8004b9c:	0025      	movs	r5, r4
 8004b9e:	e7f7      	b.n	8004b90 <_realloc_r+0x14>
 8004ba0:	f000 f83e 	bl	8004c20 <_malloc_usable_size_r>
 8004ba4:	9001      	str	r0, [sp, #4]
 8004ba6:	4284      	cmp	r4, r0
 8004ba8:	d803      	bhi.n	8004bb2 <_realloc_r+0x36>
 8004baa:	0035      	movs	r5, r6
 8004bac:	0843      	lsrs	r3, r0, #1
 8004bae:	42a3      	cmp	r3, r4
 8004bb0:	d3ee      	bcc.n	8004b90 <_realloc_r+0x14>
 8004bb2:	0021      	movs	r1, r4
 8004bb4:	0038      	movs	r0, r7
 8004bb6:	f7ff ff6b 	bl	8004a90 <_malloc_r>
 8004bba:	1e05      	subs	r5, r0, #0
 8004bbc:	d0e8      	beq.n	8004b90 <_realloc_r+0x14>
 8004bbe:	9b01      	ldr	r3, [sp, #4]
 8004bc0:	0022      	movs	r2, r4
 8004bc2:	429c      	cmp	r4, r3
 8004bc4:	d900      	bls.n	8004bc8 <_realloc_r+0x4c>
 8004bc6:	001a      	movs	r2, r3
 8004bc8:	0031      	movs	r1, r6
 8004bca:	0028      	movs	r0, r5
 8004bcc:	f7ff fed7 	bl	800497e <memcpy>
 8004bd0:	0031      	movs	r1, r6
 8004bd2:	0038      	movs	r0, r7
 8004bd4:	f7ff fef0 	bl	80049b8 <_free_r>
 8004bd8:	e7da      	b.n	8004b90 <_realloc_r+0x14>
	...

08004bdc <_sbrk_r>:
 8004bdc:	2300      	movs	r3, #0
 8004bde:	b570      	push	{r4, r5, r6, lr}
 8004be0:	4d06      	ldr	r5, [pc, #24]	; (8004bfc <_sbrk_r+0x20>)
 8004be2:	0004      	movs	r4, r0
 8004be4:	0008      	movs	r0, r1
 8004be6:	602b      	str	r3, [r5, #0]
 8004be8:	f7fc ffde 	bl	8001ba8 <_sbrk>
 8004bec:	1c43      	adds	r3, r0, #1
 8004bee:	d103      	bne.n	8004bf8 <_sbrk_r+0x1c>
 8004bf0:	682b      	ldr	r3, [r5, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d000      	beq.n	8004bf8 <_sbrk_r+0x1c>
 8004bf6:	6023      	str	r3, [r4, #0]
 8004bf8:	bd70      	pop	{r4, r5, r6, pc}
 8004bfa:	46c0      	nop			; (mov r8, r8)
 8004bfc:	200005b4 	.word	0x200005b4

08004c00 <__malloc_lock>:
 8004c00:	b510      	push	{r4, lr}
 8004c02:	4802      	ldr	r0, [pc, #8]	; (8004c0c <__malloc_lock+0xc>)
 8004c04:	f000 f814 	bl	8004c30 <__retarget_lock_acquire_recursive>
 8004c08:	bd10      	pop	{r4, pc}
 8004c0a:	46c0      	nop			; (mov r8, r8)
 8004c0c:	200005b8 	.word	0x200005b8

08004c10 <__malloc_unlock>:
 8004c10:	b510      	push	{r4, lr}
 8004c12:	4802      	ldr	r0, [pc, #8]	; (8004c1c <__malloc_unlock+0xc>)
 8004c14:	f000 f80d 	bl	8004c32 <__retarget_lock_release_recursive>
 8004c18:	bd10      	pop	{r4, pc}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	200005b8 	.word	0x200005b8

08004c20 <_malloc_usable_size_r>:
 8004c20:	1f0b      	subs	r3, r1, #4
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	1f18      	subs	r0, r3, #4
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	da01      	bge.n	8004c2e <_malloc_usable_size_r+0xe>
 8004c2a:	580b      	ldr	r3, [r1, r0]
 8004c2c:	18c0      	adds	r0, r0, r3
 8004c2e:	4770      	bx	lr

08004c30 <__retarget_lock_acquire_recursive>:
 8004c30:	4770      	bx	lr

08004c32 <__retarget_lock_release_recursive>:
 8004c32:	4770      	bx	lr

08004c34 <_init>:
 8004c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c36:	46c0      	nop			; (mov r8, r8)
 8004c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3a:	bc08      	pop	{r3}
 8004c3c:	469e      	mov	lr, r3
 8004c3e:	4770      	bx	lr

08004c40 <_fini>:
 8004c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c46:	bc08      	pop	{r3}
 8004c48:	469e      	mov	lr, r3
 8004c4a:	4770      	bx	lr
