#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr  9 01:01:55 2024
# Process ID: 7304
# Current directory: C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9308 C:\VProject\Attempt_1_04-04-2024\SAXI_MB_PR_HW_SW_01\SAXI_MB_PR_HW_SW_01.xpr
# Log file: C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/vivado.log
# Journal file: C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/design_1_wrapper.xsa
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property platform.extensible true [current_project]
copy_run -name synth_1_copy_2 [get_runs synth_1] 
set_property platform.extensible false [current_project]
reset_run impl_1
reset_run synth_1
close_design
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M04_AXI] [get_bd_cells LED_control_09_2024_0]
save_bd_design
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:LED_control_09_2024:1.0 LED_control_09_2024_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/LED_control_09_2024_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins LED_control_09_2024_0/S00_AXI]
regenerate_bd_layout
save_bd_design
validate_bd_design
open_bd_design {C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:LED_control_09_2024:1.0 [get_ips  design_1_LED_control_09_2024_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LED_control_09_2024_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LED_control_09_2024_0_1] }
export_ip_user_files -of_objects [get_files C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LED_control_09_2024_0_1_synth_1 -jobs 6
wait_on_run design_1_LED_control_09_2024_0_1_synth_1
export_simulation -of_objects [get_files C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.ip_user_files/sim_scripts -ip_user_files_dir C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.ip_user_files -ipstatic_source_dir C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.cache/compile_simlib/modelsim} {questa=C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.cache/compile_simlib/questa} {riviera=C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.cache/compile_simlib/riviera} {activehdl=C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/design_1_wrapper.xsa
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/design_1_wrapper.xsa
