// Copyright (c) Microsoft Corporation.
// Licensed under the MIT license.

use crate::debug_serial_println;
use crate::{
    host::per_cpu_variables::{with_per_cpu_variables, with_per_cpu_variables_mut},
    mshv::vtl_switch::jump_to_vtl_switch_loop,
    user_context::UserSpaceManagement,
};
use core::arch::{asm, naked_asm};
use litebox::shim::ContinueOperation;
use litebox_common_linux::PtRegs;
use litebox_common_optee::SyscallContext;
use x86_64::{
    VirtAddr,
    registers::{
        model_specific::{Efer, EferFlags, LStar, SFMask, Star},
        rflags::RFlags,
    },
};

// Generic x86_64 syscall support with a minor extension for realizing OP-TEE's
// up to 8 syscall arguments (r12 and r13 for the 6th and 7th arguments).
//
// rax: system call number
// rdi: arg0
// rsi: arg1
// rdx: arg2
// r10: arg3
// r8:  arg4
// r9:  arg5
// r12: arg6 (*)
// r13: arg7 (*)
//
// the `syscall` instruction automatically sets the following registers:
// rcx: userspace return address (note. arg3 for normal func call)
// r11: userspace rflags
//
// the `sysretq` instruction uses the following registers:
// rax: syscall return value
// rcx: userspace return address
// r11: userspace rflags
// Note. rsp should point to the userspace stack before calling `sysretq`

static SHIM: spin::Once<
    &'static (dyn litebox::shim::EnterShim<ExecutionContext = PtRegs> + Send + Sync),
> = spin::Once::new();

#[cfg(target_arch = "x86_64")]
#[derive(Clone, Copy, Debug)]
#[repr(C)]
pub struct SyscallContextRaw {
    rdi: u64, // arg0
    rsi: u64, // arg1
    rdx: u64, // arg2
    r10: u64, // arg3
    r8: u64,  // arg4
    r9: u64,  // arg5
    r12: u64, // arg6
    r13: u64, // arg7
    rcx: u64, // userspace return address
    r11: u64, // userspace rflags
    rsp: u64, // userspace stack pointer
}

impl SyscallContextRaw {
    /// # Panics
    /// Panics if the index is out of bounds (greater than 7).
    pub fn arg_index(&self, index: usize) -> u64 {
        match index {
            0 => self.rdi,
            1 => self.rsi,
            2 => self.rdx,
            3 => self.r10,
            4 => self.r8,
            5 => self.r9,
            6 => self.r12,
            7 => self.r13,
            _ => panic!("BUG: Invalid syscall argument index: {}", index),
        }
    }

    pub fn user_rip(&self) -> Option<VirtAddr> {
        VirtAddr::try_new(self.rcx).ok()
    }

    pub fn user_rflags(&self) -> RFlags {
        RFlags::from_bits_truncate(self.r11)
    }

    pub fn user_rsp(&self) -> Option<VirtAddr> {
        VirtAddr::try_new(self.rsp).ok()
    }

    #[expect(clippy::cast_possible_truncation)]
    pub fn syscall_context(&self) -> SyscallContext {
        SyscallContext::new(&[
            self.rdi as usize,
            self.rsi as usize,
            self.rdx as usize,
            self.r10 as usize,
            self.r8 as usize,
            self.r9 as usize,
            self.r12 as usize,
            self.r13 as usize,
        ])
    }

    #[expect(clippy::cast_possible_truncation)]
    pub fn to_pt_regs(&self, rax: u64) -> PtRegs {
        PtRegs {
            r15: 0,
            r14: 0,
            r13: self.r13 as usize,
            r12: self.r12 as usize,
            rbp: 0,
            rbx: 0,
            r11: self.r11 as usize,
            r10: self.r10 as usize,
            r9: self.r9 as usize,
            r8: self.r8 as usize,
            rax: 0,
            rcx: self.rcx as usize,
            rdx: self.rdx as usize,
            rsi: self.rsi as usize,
            rdi: self.rdi as usize,
            orig_rax: rax as usize,
            rip: 0,
            cs: 0,
            eflags: 0,
            rsp: self.rsp as usize,
            ss: 0,
        }
    }
}

#[allow(clippy::similar_names)]
#[allow(unreachable_code)]
fn syscall_entry(sysnr: u64, ctx_raw: *const SyscallContextRaw) -> usize {
    let &shim = SHIM.get().expect("Shim should be initialized");

    debug_serial_println!("sysnr = {:#x}, ctx_raw = {:#x}", sysnr, ctx_raw as usize);
    let ctx_raw = unsafe { &*ctx_raw };

    assert!(
        ctx_raw.user_rip().is_some() && ctx_raw.user_rsp().is_some(),
        "BUG: userspace RIP or RSP is invalid"
    );

    // save user context
    crate::platform_low()
        .save_user_context(
            ctx_raw.user_rip().unwrap(),
            ctx_raw.user_rsp().unwrap(),
            ctx_raw.user_rflags(),
        )
        .expect("Failed to save user context");

    let mut ctx = ctx_raw.to_pt_regs(sysnr);

    // call the syscall handler passed down from the shim
    let sysret = match shim.syscall(&mut ctx) {
        ContinueOperation::ResumeGuest | ContinueOperation::ExitThread => ctx.rax,
    };

    // TODO: We should decide whether we place this function here, OP-TEE shim, or separate it into
    // multiple functions and place them in the appropriate places.
    // In OP-TEE TAs, a system call can have three different return paths:
    // 1. Return to the user space to resume its execution: This implies a TA is in the middle of its execution.
    // It does not yet complete a request from a VTL0 client (e.g., sign a message) and makes several syscalls to do so.
    // 2. Switch to VTL0 with a final outcome: a TA completes a client's request and returns a final outcome to VTL0.
    // 3. Switch to VTL0 to interact with VTL0: a TA can initiate an RPC to VTL0 to interact with its client app or services.
    // OP-TEE Shim is expected to host a logic to decide a return path, Platform is expected to host a logic to change
    // address spaces, and LVBS Runner is expected to host a logic to switch to VTL0.

    // placeholder for returning to the user space
    if sysret == 0 {
        return sysret;
    }

    let stack_top = with_per_cpu_variables_mut(|per_cpu_variables| {
        per_cpu_variables.set_vtl_return_value(0);
        per_cpu_variables.kernel_stack_top()
    });
    unsafe {
        asm!(
            "mov rsp, rax",
            "and rsp, -16",
            in("rax") stack_top
        );
    }

    crate::platform_low().page_table.change_address_space();
    unsafe { jump_to_vtl_switch_loop() }
    unreachable!()
}

#[unsafe(naked)]
unsafe extern "C" fn syscall_entry_wrapper() {
    naked_asm!(
        "swapgs",
        "push rsp",
        "push r11",
        "push rcx",
        "push r13",
        "push r12",
        "push r9",
        "push r8",
        "push r10",
        "push rdx",
        "push rsi",
        "push rdi",
        "mov rdi, rax",
        "mov rsi, rsp",
        "and rsp, {stack_alignment}",
        "call {syscall_entry}",
        "add rsp, {register_space}",
        "pop rcx",
        "pop r11",
        "pop rbp",
        "swapgs",
        "sysretq",
        stack_alignment = const STACK_ALIGNMENT,
        syscall_entry = sym syscall_entry,
        register_space = const core::mem::size_of::<SyscallContextRaw>() - core::mem::size_of::<u64>() * NUM_REGISTERS_TO_POP,
    );
}
const NUM_REGISTERS_TO_POP: usize = 3;
const STACK_ALIGNMENT: isize = -16;

/// This function enables 64-bit syscall extensions and sets up the necessary MSRs.
/// It must be called for each core.
/// # Panics
/// Panics if GDT is not initialized for the current core.
#[cfg(target_arch = "x86_64")]
pub(crate) fn init(
    shim: &'static (dyn litebox::shim::EnterShim<ExecutionContext = PtRegs> + Send + Sync),
) {
    SHIM.call_once(|| shim);

    // enable 64-bit syscall/sysret
    let mut efer = Efer::read();
    efer.insert(EferFlags::SYSTEM_CALL_EXTENSIONS);
    unsafe { Efer::write(efer) };

    let syscall_entry_addr = syscall_entry_wrapper as *const () as u64;
    LStar::write(VirtAddr::new(syscall_entry_addr));

    let rflags = RFlags::INTERRUPT_FLAG;
    SFMask::write(rflags);

    // configure STAR MSR for CS/SS selectors
    let (kernel_cs, user_cs, _) = with_per_cpu_variables(|per_cpu_variables| {
        per_cpu_variables
            .get_segment_selectors()
            .expect("GDT not initialized for the current core")
    });
    unsafe { Star::write_raw(user_cs, kernel_cs) };
}

#[cfg(target_arch = "x86")]
pub(crate) fn init(_syscall_handler: SyscallHandler) {
    todo!("we don't support 32-bit mode syscalls for now");
    // AMD and Intel CPUs have different syscall mechanisms in 32-bit mode.
}
