{
    "Function": "pl010_release_port",
    "astEdges": [
        [
            2,
            3
        ],
        [
            3,
            7
        ],
        [
            3,
            4
        ],
        [
            4,
            6
        ],
        [
            4,
            5
        ],
        [
            0,
            8
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ]
    ],
    "candidateNodeList": [
        5,
        7
    ],
    "cfgEdges": [
        [
            6,
            4
        ],
        [
            3,
            8
        ],
        [
            4,
            3
        ],
        [
            0,
            6
        ]
    ],
    "ddgEdges": [
        [
            3,
            8
        ],
        [
            3,
            8
        ],
        [
            3,
            8
        ],
        [
            0,
            3
        ]
    ],
    "ncsEdges": [
        [
            1,
            5
        ],
        [
            5,
            6
        ],
        [
            6,
            7
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "release_mem_region",
        "4": "<operator>.indirectFieldAccess",
        "5": "port",
        "6": "FIELD_IDENTIFIER",
        "7": "UART_PORT_SIZE",
        "8": "METHOD_RETURN"
    }
}