Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul  7 10:32:44 2019
| Host         : travis-job-be4469ff-1406-49d5-b73b-3d20ce86fbe0 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                12719        0.022        0.000                      0                12715        0.264        0.000                       0                  4508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.945        0.000                      0                   13        0.163        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            32.748        0.000                      0                  443        0.035        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.745        0.000                      0                  223        0.120        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.014        0.000                      0                12036        0.022        0.000                      0                12036        3.750        0.000                       0                  4153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.641        0.000                      0                    1                                                                        
              eth_rx_clk          2.464        0.000                      0                    1                                                                        
              eth_tx_clk          2.465        0.000                      0                    1                                                                        
              sys_clk             2.362        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.716ns (39.830%)  route 1.082ns (60.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.703     7.326    reset_counter[3]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.297     7.623 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.002    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X63Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.716ns (39.830%)  route 1.082ns (60.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.703     7.326    reset_counter[3]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.297     7.623 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.002    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X63Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.716ns (39.830%)  route 1.082ns (60.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.703     7.326    reset_counter[3]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.297     7.623 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.002    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X63Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.716ns (39.830%)  route 1.082ns (60.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.703     7.326    reset_counter[3]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.297     7.623 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.002    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X63Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.773ns (39.390%)  route 1.189ns (60.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           1.189     7.884    clk200_rst
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.295     8.179 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.179    ic_reset_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X62Y27         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.029    11.159    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.478ns (36.062%)  route 0.848ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           0.848     7.542    clk200_rst
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X63Y27         FDSE (Setup_fdse_C_S)       -0.600    10.530    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.478ns (36.062%)  route 0.848ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           0.848     7.542    clk200_rst
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X63Y27         FDSE (Setup_fdse_C_S)       -0.600    10.530    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.478ns (36.062%)  route 0.848ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           0.848     7.542    clk200_rst
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X63Y27         FDSE (Setup_fdse_C_S)       -0.600    10.530    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.478ns (36.062%)  route 0.848ns (63.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           0.848     7.542    clk200_rst
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X63Y27         FDSE (Setup_fdse_C_S)       -0.600    10.530    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.743ns (50.943%)  route 0.715ns (49.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.339    reset_counter[1]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.324     7.663 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.663    reset_counter[1]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X63Y27         FDSE (Setup_fdse_C_D)        0.075    11.227    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.227    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  3.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.081     2.082    reset_counter[2]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.127    ic_reset_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X62Y27         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.091     1.964    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.119    reset_counter[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.104     2.223 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.223    reset_counter[3]_i_2_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_D)         0.107     1.967    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.119    reset_counter[1]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.098     2.217 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.217    reset_counter[2]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_D)         0.092     1.952    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.283%)  route 0.241ns (56.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.241     2.242    reset_counter[0]
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.043     2.285 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.285    reset_counter[1]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_D)         0.107     1.967    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.241     2.242    reset_counter[0]
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.287 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    reset_counter0[0]
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_D)         0.092     1.952    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.830%)  route 0.247ns (52.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.119    reset_counter[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.098     2.217 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.333    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_CE)       -0.039     1.821    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.830%)  route 0.247ns (52.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.119    reset_counter[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.098     2.217 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.333    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_CE)       -0.039     1.821    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.830%)  route 0.247ns (52.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.119    reset_counter[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.098     2.217 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.333    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_CE)       -0.039     1.821    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.226ns (47.830%)  route 0.247ns (52.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.119    reset_counter[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.098     2.217 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.333    reset_counter[3]_i_1_n_0
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X63Y27         FDSE (Hold_fdse_C_CE)       -0.039     1.821    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.148ns (31.657%)  route 0.320ns (68.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.320     2.334    clk200_rst
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X63Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X63Y27         FDSE (Hold_fdse_C_S)        -0.071     1.802    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y35     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y35     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X62Y27     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y27     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y27     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y27     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X63Y27     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y27     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y27     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y35     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y27     ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X62Y27     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X63Y27     reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.748ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.623ns (22.783%)  route 5.501ns (77.217%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X30Y26         FDSE                                         r  crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.478     2.027 r  crc32_checker_crc_reg_reg[30]/Q
                         net (fo=15, routed)          1.232     3.259    crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.323     3.582 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           1.000     4.582    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.326     4.908 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.815     5.723    crc32_checker_crc_next_reg[23]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.154     6.001    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.563     6.688    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.579     7.391    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.159     8.673    crc32_checker_source_source_payload_error
    SLICE_X28Y20         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X28Y20         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.518    
                         clock uncertainty           -0.035    41.483    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)       -0.062    41.421    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 32.748    

Slack (MET) :             32.776ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.554ns (21.644%)  route 5.626ns (78.356%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.964     7.824    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.152     7.976 r  liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.433     8.409    liteethphymiirx_converter_converter_strobe_all90_out
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.735 r  liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.735    liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X29Y27         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.436    41.436    eth_rx_clk
    SLICE_X29Y27         FDRE                                         r  liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.031    41.511    liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.511    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                 32.776    

Slack (MET) :             32.831ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.225ns (18.341%)  route 5.454ns (81.659%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     7.741 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.494     8.234    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.513    
                         clock uncertainty           -0.035    41.478    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.413    41.065    liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 32.831    

Slack (MET) :             32.831ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.225ns (18.341%)  route 5.454ns (81.659%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     7.741 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.494     8.234    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.079    41.513    
                         clock uncertainty           -0.035    41.478    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.413    41.065    liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 32.831    

Slack (MET) :             32.831ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.225ns (18.341%)  route 5.454ns (81.659%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     7.741 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.494     8.234    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.079    41.513    
                         clock uncertainty           -0.035    41.478    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.413    41.065    liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 32.831    

Slack (MET) :             32.831ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.225ns (18.341%)  route 5.454ns (81.659%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.149     7.741 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.494     8.234    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X31Y27         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.079    41.513    
                         clock uncertainty           -0.035    41.478    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.413    41.065    liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 32.831    

Slack (MET) :             32.875ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.747ns (24.669%)  route 5.335ns (75.331%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X30Y26         FDSE                                         r  crc32_checker_crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.478     2.027 r  crc32_checker_crc_reg_reg[30]/Q
                         net (fo=15, routed)          1.232     3.259    crc32_checker_crc_reg_reg_n_0_[30]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.323     3.582 r  crc32_checker_crc_reg[23]_i_2/O
                         net (fo=3, routed)           1.000     4.582    crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.326     4.908 r  crc32_checker_crc_reg[23]_i_1/O
                         net (fo=2, routed)           0.815     5.723    crc32_checker_crc_next_reg[23]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.847 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.154     6.001    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.563     6.688    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     6.812 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.579     7.391    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.992     8.507    crc32_checker_source_source_payload_error
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.124     8.631 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.631    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y23         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.029    41.506    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.506    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                 32.875    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.200ns (17.907%)  route 5.501ns (82.093%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.541     8.257    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y26         FDRE (Setup_fdre_C_CE)      -0.205    41.272    liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.200ns (17.907%)  route 5.501ns (82.093%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.541     8.257    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y26         FDRE (Setup_fdre_C_CE)      -0.205    41.272    liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.200ns (17.907%)  route 5.501ns (82.093%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.555     1.555    eth_rx_clk
    SLICE_X29Y20         FDRE                                         r  rx_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  rx_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           1.041     3.053    rx_cdc_graycounter0_q[5]
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.177 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.942     4.119    storage_13_reg_i_9_n_0
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.243 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.435     4.678    rx_cdc_asyncfifo_writable
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.802 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.149     5.951    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.075 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.661     6.736    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.732     7.592    liteethphymiirx_converter_converter_load_part
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.541     8.257    liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y26         FDRE (Setup_fdre_C_CE)      -0.205    41.272    liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 33.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.910    storage_11_reg_0_7_0_5/ADDRD0
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.875    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.120%)  route 0.285ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.285     0.977    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.120%)  route 0.285ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X31Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.285     0.977    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y30  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y30  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y21  xilinxmultiregimpl8_regs0_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y21  xilinxmultiregimpl8_regs1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y21  xilinxmultiregimpl8_regs1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y21  xilinxmultiregimpl8_regs1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y21  xilinxmultiregimpl8_regs1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y22  xilinxmultiregimpl8_regs1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y21  xilinxmultiregimpl8_regs1_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.745ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 2.101ns (21.744%)  route 7.561ns (78.256%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.485     9.905    tx_converter_converter_mux__0
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.328    10.233 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.984    11.217    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                 29.745    

Slack (MET) :             29.760ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 2.101ns (21.777%)  route 7.547ns (78.223%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.531     9.951    tx_converter_converter_mux__0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.328    10.279 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.923    11.202    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 29.760    

Slack (MET) :             29.797ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 2.101ns (21.863%)  route 7.509ns (78.137%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.528     9.948    tx_converter_converter_mux__0
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.328    10.276 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.888    11.164    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                 29.797    

Slack (MET) :             29.933ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 2.101ns (22.177%)  route 7.373ns (77.823%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.372     9.792    tx_converter_converter_mux__0
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.328    10.120 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.908    11.028    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                 29.933    

Slack (MET) :             29.950ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.457ns  (logic 1.871ns (19.785%)  route 7.586ns (80.215%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.751     8.872    tx_converter_converter_mux0
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.999     9.995    storage_12_reg_i_46_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.124    10.119 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.892    11.011    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                 29.950    

Slack (MET) :             29.968ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 2.101ns (22.259%)  route 7.338ns (77.741%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.369     9.789    tx_converter_converter_mux__0
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.328    10.117 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.876    10.993    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.563    
                         clock uncertainty           -0.035    41.528    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.962    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                 29.968    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 1.897ns (20.226%)  route 7.482ns (79.774%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.751     8.872    tx_converter_converter_mux0
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           1.253    10.249    storage_12_reg_i_46_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.150    10.399 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.534    10.933    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.440    41.440    eth_tx_clk
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X10Y22         FDRE (Setup_fdre_C_D)       -0.252    41.232    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.232    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.471ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.101ns (21.953%)  route 7.470ns (78.047%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.377    10.797    tx_converter_converter_mux__0
    SLICE_X8Y22          LUT4 (Prop_lut4_I3_O)        0.328    11.125 r  tx_cdc_graycounter1_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.125    tx_cdc_graycounter1_q_next[1]
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    41.439    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
                         clock pessimism              0.115    41.554    
                         clock uncertainty           -0.035    41.519    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.077    41.596    tx_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 30.471    

Slack (MET) :             30.490ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 2.123ns (22.132%)  route 7.470ns (77.868%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.149     9.270    tx_converter_converter_mux0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.150     9.420 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.377    10.797    tx_converter_converter_mux__0
    SLICE_X8Y22          LUT5 (Prop_lut5_I2_O)        0.350    11.147 r  tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.147    tx_cdc_graycounter1_q_next[2]
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    41.439    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism              0.115    41.554    
                         clock uncertainty           -0.035    41.519    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.118    41.637    tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.637    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                 30.490    

Slack (MET) :             30.500ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 1.897ns (20.643%)  route 7.293ns (79.357%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X8Y22          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.478     2.032 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.117     3.150    tx_cdc_graycounter1_q[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.295     3.445 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.819     4.264    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.388 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.840     5.228    tx_cdc_asyncfifo_readable
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124     5.352 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.689     6.041    padding_inserter_source_valid
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.152     6.193 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.641     6.833    crc32_inserter_source_valid
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.326     7.159 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.838     7.997    preamble_inserter_sink_ready
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.121 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.751     8.872    tx_converter_converter_mux0
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.124     8.996 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           1.253    10.249    storage_12_reg_i_46_n_0
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.150    10.399 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.345    10.744    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.440    41.440    eth_tx_clk
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X10Y22         FDRE (Setup_fdre_C_D)       -0.240    41.244    tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.244    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 30.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X13Y27         FDSE                                         r  crc32_inserter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  crc32_inserter_reg_reg[19]/Q
                         net (fo=2, routed)           0.067     0.766    p_34_in
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.811 r  crc32_inserter_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.811    crc32_inserter_next_reg[27]
    SLICE_X12Y27         FDSE                                         r  crc32_inserter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X12Y27         FDSE                                         r  crc32_inserter_reg_reg[27]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X12Y27         FDSE (Hold_fdse_C_D)         0.120     0.691    crc32_inserter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl5_regs0[6]
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.076     0.634    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl5_regs0[0]
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl5_regs0[1]
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075     0.633    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl5_regs0[2]
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X13Y22         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.754    xilinxmultiregimpl5_regs0[5]
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X11Y21         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.071     0.629    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X12Y20         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.778    xilinxmultiregimpl5_regs0[3]
    SLICE_X12Y20         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X12Y20         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.060     0.619    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X11Y22         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.109     0.808    tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X10Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.853 r  tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.853    tx_cdc_graycounter1_q_next[4]
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.120     0.691    tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X13Y31         FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.812    tx_gap_inserter_counter_reg__0[0]
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.857 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.857    liteethmacgap_state_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X12Y31         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.574    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120     0.694    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X11Y22         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.113     0.812    tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.857 r  tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.857    tx_cdc_graycounter1_q_next[5]
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X10Y22         FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.121     0.692    tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y31  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y31  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y26  crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y26  crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y29  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y28  eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y28  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y29  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y39   eth_tx_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y29  eth_tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39   eth_tx_en_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X12Y27  crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X13Y27  crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X15Y29  crc32_inserter_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y29  crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y27  crc32_inserter_reg_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X13Y27  crc32_inserter_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28  eth_tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y28  eth_tx_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y28  crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y28  crc32_inserter_reg_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X15Y28  crc32_inserter_reg_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X15Y28  crc32_inserter_reg_reg[18]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X13Y28  crc32_inserter_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X15Y28  crc32_inserter_reg_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y28  crc32_inserter_reg_reg[26]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X13Y28  crc32_inserter_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_116__reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 3.857ns (41.836%)  route 5.362ns (58.164%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.730     9.294    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.418 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_4/O
                         net (fo=10, routed)          0.749    10.166    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_4_n_0
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.119    10.285 r  VexRiscv/IBusCachedPlugin_cache/_zz_116__i_1/O
                         net (fo=1, routed)           0.538    10.823    VexRiscv/IBusCachedPlugin_injector_decodeRemoved
    SLICE_X45Y3          FDRE                                         r  VexRiscv/_zz_116__reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.451    11.451    VexRiscv/clk100
    SLICE_X45Y3          FDRE                                         r  VexRiscv/_zz_116__reg/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X45Y3          FDRE (Setup_fdre_C_R)       -0.637    10.837    VexRiscv/_zz_116__reg
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 3.862ns (41.474%)  route 5.450ns (58.526%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.766    10.051    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.175 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_7/O
                         net (fo=2, routed)           0.741    10.916    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[5]
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 3.862ns (42.072%)  route 5.318ns (57.928%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.643     9.928    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.052 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_4/O
                         net (fo=2, routed)           0.731    10.783    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[8]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 3.862ns (42.078%)  route 5.316ns (57.922%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.766    10.051    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.175 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_7/O
                         net (fo=2, routed)           0.607    10.782    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[5]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 3.862ns (42.156%)  route 5.299ns (57.844%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.778    10.063    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.124    10.187 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_8/O
                         net (fo=1, routed)           0.578    10.765    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[4]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 3.862ns (42.209%)  route 5.288ns (57.791%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.769    10.054    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.178 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_9/O
                         net (fo=1, routed)           0.576    10.754    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[3]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 3.862ns (42.269%)  route 5.275ns (57.731%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.520     9.805    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.929 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_6/O
                         net (fo=2, routed)           0.811    10.741    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[6]
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 3.862ns (42.538%)  route 5.217ns (57.462%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.391     9.676    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_2/O
                         net (fo=2, routed)           0.883    10.683    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[10]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 3.856ns (41.450%)  route 5.447ns (58.550%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 f  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.730     9.294    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X44Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.418 f  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_4/O
                         net (fo=10, routed)          0.840    10.257    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[30]_i_4_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.118    10.375 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_nextPcCalc_valids_4_i_1/O
                         net (fo=1, routed)           0.531    10.907    VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_325_out
    SLICE_X43Y0          FDRE                                         r  VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.451    11.451    VexRiscv/clk100
    SLICE_X43Y0          FDRE                                         r  VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_reg/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X43Y0          FDRE (Setup_fdre_C_D)       -0.269    11.205    VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_reg
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 3.862ns (42.670%)  route 5.189ns (57.330%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        1.604     1.604    sys_clk
    RAMB18_X1Y7          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.058 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.162     5.220    VexRiscv/IBusCachedPlugin_cache/DOADO[3]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.344 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35/O
                         net (fo=1, routed)           0.000     5.344    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.894    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_28_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.008 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_27/CO[3]
                         net (fo=6, routed)           0.965     6.973    VexRiscv/IBusCachedPlugin_cache/netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.097 f  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2/O
                         net (fo=5, routed)           0.611     7.708    VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_2_n_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_valid_i_5/O
                         net (fo=263, routed)         0.608     8.440    VexRiscv/IBusCachedPlugin_cache/memory_MulDivIterativePlugin_rs1_reg[32][1]
    SLICE_X45Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL[1]_i_1/O
                         net (fo=156, routed)         0.597     9.161    VexRiscv/IBusCachedPlugin_cache/p_36_in
    SLICE_X45Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14/O
                         net (fo=39, routed)          0.643     9.928    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_14_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I2_O)        0.124    10.052 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_4/O
                         net (fo=2, routed)           0.602    10.655    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[8]
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4153, routed)        1.496    11.496    VexRiscv/IBusCachedPlugin_cache/clk100
    RAMB18_X1Y3          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.093    11.589    
                         clock uncertainty           -0.057    11.532    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.966    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.461%)  route 0.197ns (54.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.566     0.566    VexRiscv/clk100
    SLICE_X38Y0          FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]/Q
                         net (fo=1, routed)           0.197     0.926    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[2]
    SLICE_X34Y1          FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X34Y1          FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[2]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.076     0.905    VexRiscv/CsrPlugin_mtval_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.566     0.566    VexRiscv/clk100
    SLICE_X36Y0          FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]/Q
                         net (fo=1, routed)           0.211     0.917    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[6]
    SLICE_X34Y1          FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.834     0.834    VexRiscv/clk100
    SLICE_X34Y1          FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[6]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.063     0.892    VexRiscv/CsrPlugin_mtval_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMD32                                       r  storage_2_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.560     0.560    sys_clk
    SLICE_X43Y33         FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_2_reg_0_15_6_9/ADDRD0
    SLICE_X42Y33         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4153, routed)        0.828     0.828    storage_2_reg_0_15_6_9/WCLK
    SLICE_X42Y33         RAMS32                                       r  storage_2_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y33         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_2_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y7   storage_4_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y21  storage_14_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y21  storage_14_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y3   storage_3_reg_0_7_18_21/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_4_reg_0_7_18_21/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y35         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X64Y35         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X64Y35         FDPE (Setup_fdpe_C_D)       -0.035     3.707    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.641    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.464ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X15Y30         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     2.560    eth_rx_clk
    SLICE_X15Y30         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X15Y30         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.464    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X15Y31         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     2.561    eth_tx_clk
    SLICE_X15Y31         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X15Y31         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.465    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y36         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4153, routed)        0.593     2.593    sys_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X64Y36         FDPE (Setup_fdpe_C_D)       -0.035     2.428    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.428    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.019 (r) | FAST    |     2.270 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.332 (r) | SLOW    |    -0.342 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.731 (r) | SLOW    |    -0.514 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.650 (r) | SLOW    |    -0.523 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.490 (r) | SLOW    |    -0.398 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.246 (r) | SLOW    |    -0.619 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.007 (r) | SLOW    |    -0.522 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.381 (r) | SLOW    |    -0.341 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.041 (r) | SLOW    |    -1.116 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.973 (r) | SLOW    |    -0.047 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.717 (r) | SLOW    |    -1.795 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     6.374 (r) | SLOW    |    -1.770 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.624 (r) | SLOW    |    -1.935 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.036 (r) | SLOW    |    -1.654 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     4.988 (r) | SLOW    |    -1.474 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     5.153 (r) | SLOW    |    -1.446 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     5.072 (r) | SLOW    |    -1.449 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     5.088 (r) | SLOW    |    -1.478 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.779 (r) | SLOW    |      2.923 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.630 (r) | SLOW    |      2.863 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.801 (r) | SLOW    |      2.956 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.601 (r) | SLOW    |      2.865 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.002 (r) | SLOW    |      2.595 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.989 (r) | SLOW    |      1.761 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.445 (r) | SLOW    |      1.971 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.446 (r) | SLOW    |      1.973 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.837 (r) | SLOW    |      1.693 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.152 (r) | SLOW    |      1.843 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.587 (r) | SLOW    |      2.045 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.987 (r) | SLOW    |      1.759 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.129 (r) | SLOW    |      1.819 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.696 (r) | SLOW    |      1.669 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.010 (r) | SLOW    |      1.773 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.574 (r) | SLOW    |      1.616 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.674 (r) | SLOW    |      1.649 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.534 (r) | SLOW    |      1.605 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.857 (r) | SLOW    |      1.721 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.423 (r) | SLOW    |      1.546 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.997 (r) | SLOW    |      1.775 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.303 (r) | SLOW    |      1.895 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.422 (r) | SLOW    |      1.502 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.304 (r) | SLOW    |      1.902 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.423 (r) | SLOW    |      1.497 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      9.473 (r) | SLOW    |      3.169 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      9.437 (r) | SLOW    |      2.919 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.517 (r) | SLOW    |      2.966 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.269 (r) | SLOW    |      3.419 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.802 (r) | SLOW    |      3.011 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.523 (r) | SLOW    |      3.020 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.779 (r) | SLOW    |      2.847 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      9.026 (r) | SLOW    |      2.919 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.364 (r) | SLOW    |      3.144 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.198 (r) | SLOW    |      3.070 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.055 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.252 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.938 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.255 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.796 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.913 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.595 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.986 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.389 ns
Ideal Clock Offset to Actual Clock: -1.537 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.332 (r) | SLOW    | -0.342 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.731 (r) | SLOW    | -0.514 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.650 (r) | SLOW    | -0.523 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.490 (r) | SLOW    | -0.398 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.731 (r) | SLOW    | -0.342 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.164 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.989 (r) | SLOW    |   1.761 (r) | FAST    |    0.566 |
ddram_dq[1]        |   7.445 (r) | SLOW    |   1.971 (r) | FAST    |    1.022 |
ddram_dq[2]        |   7.446 (r) | SLOW    |   1.973 (r) | FAST    |    1.023 |
ddram_dq[3]        |   6.837 (r) | SLOW    |   1.693 (r) | FAST    |    0.414 |
ddram_dq[4]        |   7.152 (r) | SLOW    |   1.843 (r) | FAST    |    0.729 |
ddram_dq[5]        |   7.587 (r) | SLOW    |   2.045 (r) | FAST    |    1.164 |
ddram_dq[6]        |   6.987 (r) | SLOW    |   1.759 (r) | FAST    |    0.564 |
ddram_dq[7]        |   7.129 (r) | SLOW    |   1.819 (r) | FAST    |    0.706 |
ddram_dq[8]        |   6.696 (r) | SLOW    |   1.669 (r) | FAST    |    0.273 |
ddram_dq[9]        |   7.010 (r) | SLOW    |   1.773 (r) | FAST    |    0.587 |
ddram_dq[10]       |   6.574 (r) | SLOW    |   1.616 (r) | FAST    |    0.151 |
ddram_dq[11]       |   6.674 (r) | SLOW    |   1.649 (r) | FAST    |    0.251 |
ddram_dq[12]       |   6.534 (r) | SLOW    |   1.605 (r) | FAST    |    0.111 |
ddram_dq[13]       |   6.857 (r) | SLOW    |   1.721 (r) | FAST    |    0.434 |
ddram_dq[14]       |   6.423 (r) | SLOW    |   1.546 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.997 (r) | SLOW    |   1.775 (r) | FAST    |    0.574 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.587 (r) | SLOW    |   1.546 (r) | FAST    |    1.164 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.882 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.303 (r) | SLOW    |   1.895 (r) | FAST    |    0.881 |
ddram_dqs_n[1]     |   6.422 (r) | SLOW    |   1.502 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.304 (r) | SLOW    |   1.902 (r) | FAST    |    0.882 |
ddram_dqs_p[1]     |   6.423 (r) | SLOW    |   1.497 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.304 (r) | SLOW    |   1.497 (r) | FAST    |    0.882 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.200 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.779 (r) | SLOW    |   2.923 (r) | FAST    |    0.178 |
eth_tx_data[1]     |   8.630 (r) | SLOW    |   2.863 (r) | FAST    |    0.029 |
eth_tx_data[2]     |   8.801 (r) | SLOW    |   2.956 (r) | FAST    |    0.200 |
eth_tx_data[3]     |   8.601 (r) | SLOW    |   2.865 (r) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.801 (r) | SLOW    |   2.863 (r) | FAST    |    0.200 |
-------------------+-------------+---------+-------------+---------+----------+




