#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M7TC1MQ

# Wed Aug 14 21:24:52 2019

#Implementation: i2c_interface

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":8:7:8:16|Top entity is set to top_module.
File F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd changed - recompiling
VHDL syntax check successful!
File F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd changed - recompiling
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Signal wb_dat_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":30:7:30:14|Signal wb_stb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":31:7:31:14|Signal wb_cyc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Signal wb_adr_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":33:7:33:13|Signal wb_we_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":33:7:33:13|Signal wb_we_i is floating; a simulation mismatch is possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 0 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 1 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 2 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 3 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 4 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 5 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 6 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 7 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":31:7:31:14|Signal wb_cyc_i is floating; a simulation mismatch is possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":30:7:30:14|Signal wb_stb_i is floating; a simulation mismatch is possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 0 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 1 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 2 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 3 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 4 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 5 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 6 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 7 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":16:2:16:4|Signal rdy is floating; a simulation mismatch is possible.
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_cyc_i of instance efb_i2c_Inst0 is floating
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_stb_i of instance efb_i2c_Inst0 is floating
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_we_i of instance efb_i2c_Inst0 is floating
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 0 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 1 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 2 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 3 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 4 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 5 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 6 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 7 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 0 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 1 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 2 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 3 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 4 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 5 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 6 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 7 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\HeartBeat.vhd":7:7:7:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\HeartBeat.vhd":27:1:27:2|Pruning unused bits 27 to 25 of iCounter(27 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 0 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 1 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 2 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 3 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 4 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 5 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 6 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 7 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":12:2:12:5|Input addr is unused.
@W: CL158 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":13:2:13:5|Inout data is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 14 21:24:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_interface\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 14 21:24:52 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 14 21:24:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 14 21:24:54 2019

###########################################################]
Pre-mapping Report

# Wed Aug 14 21:24:54 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_interface\pico_i2c_i2c_interface_scck.rpt 
Printing clock  summary report in "F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_interface\pico_i2c_i2c_interface_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=7  set on top level netlist top_module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                 Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
0 -       top_module|sys_clk_inferred_clock     133.0 MHz     7.519         inferred     Inferred_clkgroup_0     25   
======================================================================================================================

@W: MT529 :"f:\tuhh\hiwi\fpga\git_workdir\pico_dev_test\heartbeat.vhd":27:1:27:2|Found inferred clock top_module|sys_clk_inferred_clock which controls 25 sequential elements including HeartBeatInst0.iCounter[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Aug 14 21:24:55 2019

###########################################################]
Map & Optimize Report

# Wed Aug 14 21:24:55 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MO111 :|Tristate driver data_io_t[7] (in view: work.top_module(sample_arch)) on net data_io[7] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[6] (in view: work.top_module(sample_arch)) on net data_io[6] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[5] (in view: work.top_module(sample_arch)) on net data_io[5] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[4] (in view: work.top_module(sample_arch)) on net data_io[4] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[3] (in view: work.top_module(sample_arch)) on net data_io[3] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[2] (in view: work.top_module(sample_arch)) on net data_io[2] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[1] (in view: work.top_module(sample_arch)) on net data_io[1] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[0] (in view: work.top_module(sample_arch)) on net data_io[0] (in view: work.top_module(sample_arch)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MO231 :"f:\tuhh\hiwi\fpga\git_workdir\pico_dev_test\heartbeat.vhd":27:1:27:2|Found counter in view:work.top_module(sample_arch) instance HeartBeatInst0.iCounter[24:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.35ns		   1 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================== Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 Explanation                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   25         HeartBeatInst0.iCounter[24]     No gated clock conversion method for cell cell:LUCENT.FD1S3DX
=====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 141MB)

Writing Analyst data base F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_interface\pico_i2c_i2c_interface.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

@W: MT246 :"f:\tuhh\hiwi\fpga\git_workdir\pico_dev_test\efb_i2c_vhdl.vhd":158:4:158:12|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top_module|sys_clk_inferred_clock with period 7.52ns. Please declare a user-defined clock on object "n:sys_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Aug 14 21:24:56 2019
#


Top view:               top_module
Requested Frequency:    133.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.777

                                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
top_module|sys_clk_inferred_clock     133.0 MHz     174.2 MHz     7.519         5.742         1.777     inferred     Inferred_clkgroup_0
System                                1.0 MHz       NA            1000.000      NA            NA        system       system_clkgroup    
========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_module|sys_clk_inferred_clock  top_module|sys_clk_inferred_clock  |  7.519       1.777  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_module|sys_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                  Arrival          
Instance                       Reference                             Type        Pin     Net             Time        Slack
                               Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------
HeartBeatInst0.iCounter[0]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[0]     0.972       1.777
HeartBeatInst0.iCounter[1]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[1]     0.972       1.920
HeartBeatInst0.iCounter[2]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[2]     0.972       1.920
HeartBeatInst0.iCounter[3]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[3]     0.972       2.063
HeartBeatInst0.iCounter[4]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[4]     0.972       2.063
HeartBeatInst0.iCounter[5]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[5]     0.972       2.205
HeartBeatInst0.iCounter[6]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[6]     0.972       2.205
HeartBeatInst0.iCounter[7]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[7]     0.972       2.348
HeartBeatInst0.iCounter[8]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[8]     0.972       2.348
HeartBeatInst0.iCounter[9]     top_module|sys_clk_inferred_clock     FD1S3DX     Q       iCounter[9]     0.972       2.491
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                     Required          
Instance                        Reference                             Type        Pin     Net                Time         Slack
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
HeartBeatInst0.iCounter[23]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[23]     7.413        1.777
HeartBeatInst0.iCounter[24]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[24]     7.413        1.777
HeartBeatInst0.iCounter[21]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[21]     7.413        1.920
HeartBeatInst0.iCounter[22]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[22]     7.413        1.920
HeartBeatInst0.iCounter[19]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[19]     7.413        2.063
HeartBeatInst0.iCounter[20]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[20]     7.413        2.063
HeartBeatInst0.iCounter[17]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[17]     7.413        2.205
HeartBeatInst0.iCounter[18]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[18]     7.413        2.205
HeartBeatInst0.iCounter[15]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[15]     7.413        2.348
HeartBeatInst0.iCounter[16]     top_module|sys_clk_inferred_clock     FD1S3DX     D       iCounter_s[16]     7.413        2.348
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.519
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.413

    - Propagation time:                      5.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.777

    Number of logic level(s):                13
    Starting point:                          HeartBeatInst0.iCounter[0] / Q
    Ending point:                            HeartBeatInst0.iCounter[24] / D
    The start point is clocked by            top_module|sys_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            top_module|sys_clk_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
HeartBeatInst0.iCounter[0]            FD1S3DX     Q        Out     0.972     0.972       -         
iCounter[0]                           Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
HeartBeatInst0.iCounter_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
iCounter_cry[0]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
HeartBeatInst0.iCounter_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
iCounter_cry[2]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
HeartBeatInst0.iCounter_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
iCounter_cry[4]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
HeartBeatInst0.iCounter_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
iCounter_cry[6]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
HeartBeatInst0.iCounter_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
iCounter_cry[8]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
HeartBeatInst0.iCounter_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
iCounter_cry[10]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
HeartBeatInst0.iCounter_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
iCounter_cry[12]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
HeartBeatInst0.iCounter_cry_0[13]     CCU2D       COUT     Out     0.143     3.516       -         
iCounter_cry[14]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[15]     CCU2D       CIN      In      0.000     3.516       -         
HeartBeatInst0.iCounter_cry_0[15]     CCU2D       COUT     Out     0.143     3.659       -         
iCounter_cry[16]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[17]     CCU2D       CIN      In      0.000     3.659       -         
HeartBeatInst0.iCounter_cry_0[17]     CCU2D       COUT     Out     0.143     3.801       -         
iCounter_cry[18]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[19]     CCU2D       CIN      In      0.000     3.801       -         
HeartBeatInst0.iCounter_cry_0[19]     CCU2D       COUT     Out     0.143     3.944       -         
iCounter_cry[20]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[21]     CCU2D       CIN      In      0.000     3.944       -         
HeartBeatInst0.iCounter_cry_0[21]     CCU2D       COUT     Out     0.143     4.087       -         
iCounter_cry[22]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[23]     CCU2D       CIN      In      0.000     4.087       -         
HeartBeatInst0.iCounter_cry_0[23]     CCU2D       S1       Out     1.549     5.636       -         
iCounter_s[24]                        Net         -        -       -         -           1         
HeartBeatInst0.iCounter[24]           FD1S3DX     D        In      0.000     5.636       -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_1200ze-1

Register bits: 25 of 1280 (2%)
PIC Latch:       0
I/O cells:       4


Details:
BB:             2
CCU2D:          13
FD1S3DX:        25
GSR:            1
IB:             1
INV:            1
OB:             1
OSCH:           1
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Aug 14 21:24:56 2019

###########################################################]
