<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu5ev-sfvc784-2-i</Part>
        <TopModelName>mac_logger</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>34</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>7781</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>77.810 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>32</min>
                    <max>6800</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>32</Interval-min>
            <Interval-max>6800</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>6</DSP>
            <FF>21169</FF>
            <LUT>27245</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_axilites_AWVALID</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_AWREADY</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_AWADDR</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WVALID</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WREADY</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WDATA</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WSTRB</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_ARVALID</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_ARREADY</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_ARADDR</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RVALID</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RREADY</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RDATA</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RRESP</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_BVALID</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_BREADY</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_BRESP</name>
            <Object>axilites</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mac_logger</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mac_logger</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mac_logger</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWADDR</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWLEN</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWSIZE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWBURST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWLOCK</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWCACHE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWPROT</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWQOS</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWREGION</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WDATA</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WSTRB</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WLAST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARADDR</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARLEN</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARSIZE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARBURST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARLOCK</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARCACHE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARPROT</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARQOS</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARREGION</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RDATA</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RLAST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RRESP</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BRESP</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWADDR</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWLEN</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWSIZE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWBURST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWLOCK</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWCACHE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWPROT</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWQOS</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWREGION</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WDATA</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WSTRB</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WLAST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARADDR</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARLEN</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARSIZE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARBURST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARLOCK</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARCACHE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARPROT</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARQOS</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARREGION</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RDATA</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RLAST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RRESP</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BRESP</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWADDR</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWLEN</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWSIZE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWBURST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWLOCK</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWCACHE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWPROT</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWQOS</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWREGION</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WDATA</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WSTRB</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WLAST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARADDR</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARLEN</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARSIZE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARBURST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARLOCK</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARCACHE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARPROT</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARQOS</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARREGION</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RDATA</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RLAST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RRESP</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BRESP</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>timestamp</name>
            <Object>timestamp</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>mac_logger</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>978</ID>
                </Instance>
                <Instance>
                    <InstName>rx_ringbuffer_header_U0</InstName>
                    <ModuleName>rx_ringbuffer_header</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1174</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74</InstName>
                            <ModuleName>rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>add_ln28_fu_96_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83</InstName>
                            <ModuleName>rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>83</ID>
                            <BindInstances>add_ln32_fu_96_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>rx_fifo_U0</InstName>
                    <ModuleName>rx_fifo</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1184</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265</InstName>
                            <ModuleName>rx_fifo_Pipeline_VITIS_LOOP_71_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>265</ID>
                            <BindInstances>add_ln71_fu_105_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273</InstName>
                            <ModuleName>rx_fifo_Pipeline_VITIS_LOOP_91_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>273</ID>
                            <BindInstances>add_ln91_fu_97_p2 add_ln93_fu_128_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281</InstName>
                            <ModuleName>rx_fifo_Pipeline_rx_macfifo_data</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>281</ID>
                            <BindInstances>add_ln100_fu_300_p2 arrayidx94_sum1_1_fu_328_p2 arrayidx94_sum1_2_fu_338_p2 arrayidx94_sum1_3_fu_348_p2 arrayidx94_sum1_4_fu_358_p2 arrayidx94_sum1_5_fu_368_p2 arrayidx94_sum1_6_fu_378_p2 arrayidx94_sum1_7_fu_388_p2 arrayidx94_sum1_9_fu_408_p2 arrayidx94_sum1_10_fu_418_p2 arrayidx94_sum1_11_fu_428_p2 arrayidx94_sum1_12_fu_438_p2 arrayidx94_sum1_13_fu_448_p2 arrayidx94_sum1_14_fu_458_p2 arrayidx94_sum1_15_fu_468_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_rx_fifo_Pipeline_4_fu_292</InstName>
                            <ModuleName>rx_fifo_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>292</ID>
                            <BindInstances>arrayidx103_sum3_fu_133_p2 empty_fu_113_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>tmp_buf_U add_ln53_fu_303_p2 add_ln54_fu_334_p2 WordLength_fu_517_p2 empty_150_fu_459_p2 add_ln83_fu_566_p2 add_ln84_fu_576_p2 add_ln97_fu_671_p2 add_ln97_2_fu_677_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>tx_ddr_U0</InstName>
                    <ModuleName>tx_ddr</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1197</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_tx_ddr_Pipeline_VITIS_LOOP_924_1_fu_4084</InstName>
                            <ModuleName>tx_ddr_Pipeline_VITIS_LOOP_924_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4084</ID>
                            <BindInstances>add_ln924_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_tx_ddr_Pipeline_tx_2_log_ddr_fu_4091</InstName>
                            <ModuleName>tx_ddr_Pipeline_tx_2_log_ddr</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4091</ID>
                            <BindInstances>add_ln965_fu_133_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_tx_ddr_Pipeline_VITIS_LOOP_986_2_fu_4101</InstName>
                            <ModuleName>tx_ddr_Pipeline_VITIS_LOOP_986_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4101</ID>
                            <BindInstances>add_ln986_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_tx_ddr_Pipeline_tx_2_tap_ddr_fu_4108</InstName>
                            <ModuleName>tx_ddr_Pipeline_tx_2_tap_ddr</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4108</ID>
                            <BindInstances>add_ln1025_fu_133_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>log_header_U tap_header_U add_ln466_fu_4443_p2 add_ln462_fu_4455_p2 add_ln458_fu_4467_p2 add_ln454_fu_4479_p2 add_ln450_fu_4491_p2 add_ln446_fu_4503_p2 add_ln442_fu_4515_p2 add_ln438_fu_4527_p2 add_ln434_fu_4539_p2 add_ln430_fu_4551_p2 add_ln426_fu_4563_p2 add_ln422_fu_4575_p2 add_ln418_fu_4587_p2 add_ln414_fu_4599_p2 add_ln410_fu_4611_p2 add_ln406_fu_4623_p2 add_ln402_fu_4635_p2 add_ln398_fu_4647_p2 add_ln394_fu_4659_p2 add_ln390_fu_4671_p2 add_ln386_fu_4683_p2 add_ln382_fu_4695_p2 add_ln378_fu_4707_p2 add_ln374_fu_4719_p2 add_ln370_fu_4731_p2 add_ln366_fu_4743_p2 add_ln362_fu_4755_p2 add_ln358_fu_4767_p2 add_ln354_fu_4779_p2 add_ln350_fu_4791_p2 add_ln470_fu_4803_p2 add_ln524_fu_7344_p2 add_ln524_1_fu_7375_p2 next_header_1_fu_7406_p2 next_header_2_fu_7411_p2 add_ln535_fu_7459_p2 grp_fu_7599_p0 grp_fu_4227_p2 N_fu_7731_p2 mul_32s_32s_32_1_1_U176 add_ln965_fu_7764_p2 add_ln965_1_fu_7774_p2 add_ln975_fu_7789_p2 grp_fu_7903_p0 grp_fu_4227_p2 N_1_fu_8035_p2 mul_32s_32s_32_1_1_U178 add_ln1025_fu_8068_p2 add_ln1025_1_fu_8078_p2 add_ln1034_fu_8093_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>log_all_mask_c_U unicast_vlan129_macaddr_msb_c_U unicast_vlan129_macaddr_lsb_c_U unicast_vlan128_macaddr_msb_c_U unicast_vlan128_macaddr_lsb_c_U unicast_vlan127_macaddr_msb_c_U unicast_vlan127_macaddr_lsb_c_U unicast_vlan126_macaddr_msb_c_U unicast_vlan126_macaddr_lsb_c_U unicast_vlan125_macaddr_msb_c_U unicast_vlan125_macaddr_lsb_c_U unicast_vlan124_macaddr_msb_c_U unicast_vlan124_macaddr_lsb_c_U unicast_vlan123_macaddr_msb_c_U unicast_vlan123_macaddr_lsb_c_U unicast_vlan122_macaddr_msb_c_U unicast_vlan122_macaddr_lsb_c_U unicast_vlan121_macaddr_msb_c_U unicast_vlan121_macaddr_lsb_c_U unicast_vlan120_macaddr_msb_c_U unicast_vlan120_macaddr_lsb_c_U unicast_vlan119_macaddr_msb_c_U unicast_vlan119_macaddr_lsb_c_U unicast_vlan118_macaddr_msb_c_U unicast_vlan118_macaddr_lsb_c_U unicast_vlan117_macaddr_msb_c_U unicast_vlan117_macaddr_lsb_c_U unicast_vlan116_macaddr_msb_c_U unicast_vlan116_macaddr_lsb_c_U unicast_vlan115_macaddr_msb_c_U unicast_vlan115_macaddr_lsb_c_U unicast_vlan114_macaddr_msb_c_U unicast_vlan114_macaddr_lsb_c_U unicast_vlan113_macaddr_msb_c_U unicast_vlan113_macaddr_lsb_c_U unicast_vlan112_macaddr_msb_c_U unicast_vlan112_macaddr_lsb_c_U unicast_vlan111_macaddr_msb_c_U unicast_vlan111_macaddr_lsb_c_U unicast_vlan110_macaddr_msb_c_U unicast_vlan110_macaddr_lsb_c_U unicast_vlan109_macaddr_msb_c_U unicast_vlan109_macaddr_lsb_c_U unicast_vlan108_macaddr_msb_c_U unicast_vlan108_macaddr_lsb_c_U unicast_vlan107_macaddr_msb_c_U unicast_vlan107_macaddr_lsb_c_U unicast_vlan106_macaddr_msb_c_U unicast_vlan106_macaddr_lsb_c_U unicast_vlan105_macaddr_msb_c_U unicast_vlan105_macaddr_lsb_c_U unicast_vlan104_macaddr_msb_c_U unicast_vlan104_macaddr_lsb_c_U unicast_vlan103_macaddr_msb_c_U unicast_vlan103_macaddr_lsb_c_U unicast_vlan102_macaddr_msb_c_U unicast_vlan102_macaddr_lsb_c_U unicast_vlan101_macaddr_msb_c_U unicast_vlan101_macaddr_lsb_c_U unicast_vlan100_macaddr_msb_c_U unicast_vlan100_macaddr_lsb_c_U unicast_filter_enable_c_U multicast_recv_enable_c_U logger_vlan_enable_mask_c_U data_buf_U log_header_U tap_header_U ddr_c_channel_U driver_c_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>587</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1</Name>
            <Loops>
                <VITIS_LOOP_28_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1>
                        <Name>VITIS_LOOP_28_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_96_p2" SOURCE="mac_logger.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_96_p2" SOURCE="mac_logger.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_ringbuffer_header</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>429</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>481</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_VITIS_LOOP_71_1</Name>
            <Loops>
                <VITIS_LOOP_71_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>186</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_105_p2" SOURCE="mac_logger.cpp:71" URAM="0" VARIABLE="add_ln71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_VITIS_LOOP_91_2</Name>
            <Loops>
                <VITIS_LOOP_91_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_2>
                        <Name>VITIS_LOOP_91_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 4</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_97_p2" SOURCE="mac_logger.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_128_p2" SOURCE="mac_logger.cpp:93" URAM="0" VARIABLE="add_ln93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_rx_macfifo_data</Name>
            <Loops>
                <rx_macfifo_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58</Best-caseLatency>
                    <Average-caseLatency>2570</Average-caseLatency>
                    <Worst-caseLatency>6730</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>67.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>58 ~ 6730</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rx_macfifo_data>
                        <Name>rx_macfifo_data</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>420</max>
                            </range>
                        </TripCount>
                        <Latency>56 ~ 6728</Latency>
                        <AbsoluteTimeLatency>0.560 us ~ 67.280 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </rx_macfifo_data>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>160</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>532</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_300_p2" SOURCE="mac_logger.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_1_fu_328_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_2_fu_338_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_3_fu_348_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_4_fu_358_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_5_fu_368_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_6_fu_378_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_7_fu_388_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_9_fu_408_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_10_fu_418_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_11_fu_428_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_12_fu_438_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_13_fu_448_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_14_fu_458_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_15_fu_468_p2" SOURCE="mac_logger.cpp:103" URAM="0" VARIABLE="arrayidx94_sum1_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>15</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 16</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx103_sum3_fu_133_p2" SOURCE="" URAM="0" VARIABLE="arrayidx103_sum3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_113_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>6799</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>67.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 6799</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>857</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2005</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_U" SOURCE="mac_logger.cpp:70" URAM="0" VARIABLE="tmp_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_303_p2" SOURCE="mac_logger.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_334_p2" SOURCE="mac_logger.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="WordLength_fu_517_p2" SOURCE="mac_logger.cpp:55" URAM="0" VARIABLE="WordLength"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_459_p2" SOURCE="" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_566_p2" SOURCE="mac_logger.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_576_p2" SOURCE="mac_logger.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_671_p2" SOURCE="mac_logger.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_677_p2" SOURCE="mac_logger.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_VITIS_LOOP_924_1</Name>
            <Loops>
                <VITIS_LOOP_924_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.354</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_924_1>
                        <Name>VITIS_LOOP_924_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_924_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_924_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln924_fu_75_p2" SOURCE="mac_logger.cpp:924" URAM="0" VARIABLE="add_ln924"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_tx_2_log_ddr</Name>
            <Loops>
                <tx_2_log_ddr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>423</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 423</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tx_2_log_ddr>
                        <Name>tx_2_log_ddr</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>420</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 421</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 4.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tx_2_log_ddr>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>84</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tx_2_log_ddr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln965_fu_133_p2" SOURCE="mac_logger.cpp:965" URAM="0" VARIABLE="add_ln965"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_VITIS_LOOP_986_2</Name>
            <Loops>
                <VITIS_LOOP_986_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.354</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_986_2>
                        <Name>VITIS_LOOP_986_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_986_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_986_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln986_fu_75_p2" SOURCE="mac_logger.cpp:986" URAM="0" VARIABLE="add_ln986"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_tx_2_tap_ddr</Name>
            <Loops>
                <tx_2_tap_ddr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>443</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 443</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tx_2_tap_ddr>
                        <Name>tx_2_tap_ddr</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>440</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 441</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 4.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tx_2_tap_ddr>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>84</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tx_2_tap_ddr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1025_fu_133_p2" SOURCE="mac_logger.cpp:1025" URAM="0" VARIABLE="add_ln1025"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>981</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.810 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 981</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7042</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>8062</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="log_header_U" SOURCE="" URAM="0" VARIABLE="log_header"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tap_header_U" SOURCE="" URAM="0" VARIABLE="tap_header"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln466_fu_4443_p2" SOURCE="mac_logger.cpp:466" URAM="0" VARIABLE="add_ln466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln462_fu_4455_p2" SOURCE="mac_logger.cpp:462" URAM="0" VARIABLE="add_ln462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln458_fu_4467_p2" SOURCE="mac_logger.cpp:458" URAM="0" VARIABLE="add_ln458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln454_fu_4479_p2" SOURCE="mac_logger.cpp:454" URAM="0" VARIABLE="add_ln454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln450_fu_4491_p2" SOURCE="mac_logger.cpp:450" URAM="0" VARIABLE="add_ln450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_fu_4503_p2" SOURCE="mac_logger.cpp:446" URAM="0" VARIABLE="add_ln446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln442_fu_4515_p2" SOURCE="mac_logger.cpp:442" URAM="0" VARIABLE="add_ln442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln438_fu_4527_p2" SOURCE="mac_logger.cpp:438" URAM="0" VARIABLE="add_ln438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln434_fu_4539_p2" SOURCE="mac_logger.cpp:434" URAM="0" VARIABLE="add_ln434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln430_fu_4551_p2" SOURCE="mac_logger.cpp:430" URAM="0" VARIABLE="add_ln430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_4563_p2" SOURCE="mac_logger.cpp:426" URAM="0" VARIABLE="add_ln426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_4575_p2" SOURCE="mac_logger.cpp:422" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_4587_p2" SOURCE="mac_logger.cpp:418" URAM="0" VARIABLE="add_ln418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln414_fu_4599_p2" SOURCE="mac_logger.cpp:414" URAM="0" VARIABLE="add_ln414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln410_fu_4611_p2" SOURCE="mac_logger.cpp:410" URAM="0" VARIABLE="add_ln410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln406_fu_4623_p2" SOURCE="mac_logger.cpp:406" URAM="0" VARIABLE="add_ln406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_4635_p2" SOURCE="mac_logger.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_4647_p2" SOURCE="mac_logger.cpp:398" URAM="0" VARIABLE="add_ln398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_4659_p2" SOURCE="mac_logger.cpp:394" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_4671_p2" SOURCE="mac_logger.cpp:390" URAM="0" VARIABLE="add_ln390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_4683_p2" SOURCE="mac_logger.cpp:386" URAM="0" VARIABLE="add_ln386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_4695_p2" SOURCE="mac_logger.cpp:382" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_4707_p2" SOURCE="mac_logger.cpp:378" URAM="0" VARIABLE="add_ln378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_4719_p2" SOURCE="mac_logger.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_4731_p2" SOURCE="mac_logger.cpp:370" URAM="0" VARIABLE="add_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_4743_p2" SOURCE="mac_logger.cpp:366" URAM="0" VARIABLE="add_ln366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln362_fu_4755_p2" SOURCE="mac_logger.cpp:362" URAM="0" VARIABLE="add_ln362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_4767_p2" SOURCE="mac_logger.cpp:358" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_4779_p2" SOURCE="mac_logger.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_fu_4791_p2" SOURCE="mac_logger.cpp:350" URAM="0" VARIABLE="add_ln350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln470_fu_4803_p2" SOURCE="mac_logger.cpp:470" URAM="0" VARIABLE="add_ln470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_7344_p2" SOURCE="mac_logger.cpp:524" URAM="0" VARIABLE="add_ln524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_1_fu_7375_p2" SOURCE="mac_logger.cpp:524" URAM="0" VARIABLE="add_ln524_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="next_header_1_fu_7406_p2" SOURCE="mac_logger.cpp:526" URAM="0" VARIABLE="next_header_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="next_header_2_fu_7411_p2" SOURCE="mac_logger.cpp:529" URAM="0" VARIABLE="next_header_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln535_fu_7459_p2" SOURCE="mac_logger.cpp:535" URAM="0" VARIABLE="add_ln535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7599_p0" SOURCE="mac_logger.cpp:957" URAM="0" VARIABLE="add_ln957"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4227_p2" SOURCE="mac_logger.cpp:962" URAM="0" VARIABLE="add_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="N_fu_7731_p2" SOURCE="mac_logger.cpp:962" URAM="0" VARIABLE="N"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U176" SOURCE="mac_logger.cpp:956" URAM="0" VARIABLE="mul1421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln965_fu_7764_p2" SOURCE="mac_logger.cpp:965" URAM="0" VARIABLE="add_ln965"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln965_1_fu_7774_p2" SOURCE="mac_logger.cpp:965" URAM="0" VARIABLE="add_ln965_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln975_fu_7789_p2" SOURCE="mac_logger.cpp:975" URAM="0" VARIABLE="add_ln975"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7903_p0" SOURCE="mac_logger.cpp:1019" URAM="0" VARIABLE="add_ln1019"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4227_p2" SOURCE="mac_logger.cpp:1022" URAM="0" VARIABLE="add_ln1022"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="N_1_fu_8035_p2" SOURCE="mac_logger.cpp:1022" URAM="0" VARIABLE="N_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U178" SOURCE="mac_logger.cpp:1018" URAM="0" VARIABLE="mul1583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1025_fu_8068_p2" SOURCE="mac_logger.cpp:1025" URAM="0" VARIABLE="add_ln1025"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1025_1_fu_8078_p2" SOURCE="mac_logger.cpp:1025" URAM="0" VARIABLE="add_ln1025_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1034_fu_8093_p2" SOURCE="mac_logger.cpp:1034" URAM="0" VARIABLE="add_ln1034"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mac_logger</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>7781</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>77.810 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>32</min>
                            <max>6800</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>32 ~ 6800</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>21169</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>27245</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="log_all_mask_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="log_all_mask_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan129_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan129_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan129_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan129_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan128_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan128_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan128_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan128_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan127_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan127_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan127_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan127_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan126_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan126_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan126_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan126_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan125_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan125_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan125_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan125_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan124_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan124_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan124_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan124_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan123_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan123_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan123_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan123_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan122_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan122_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan122_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan122_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan121_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan121_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan121_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan121_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan120_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan120_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan120_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan120_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan119_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan119_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan119_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan119_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan118_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan118_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan118_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan118_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan117_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan117_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan117_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan117_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan116_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan116_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan116_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan116_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan115_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan115_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan115_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan115_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan114_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan114_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan114_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan114_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan113_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan113_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan113_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan113_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan112_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan112_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan112_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan112_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan111_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan111_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan111_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan111_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan110_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan110_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan110_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan110_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan109_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan109_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan109_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan109_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan108_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan108_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan108_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan108_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan107_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan107_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan107_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan107_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan106_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan106_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan106_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan106_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan105_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan105_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan105_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan105_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan104_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan104_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan104_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan104_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan103_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan103_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan103_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan103_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan102_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan102_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan102_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan102_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan101_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan101_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan101_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan101_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan100_macaddr_msb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan100_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan100_macaddr_lsb_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_vlan100_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_filter_enable_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="unicast_filter_enable_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="multicast_recv_enable_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="multicast_recv_enable_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="logger_vlan_enable_mask_c_U" SOURCE="mac_logger.cpp:1277" URAM="0" VARIABLE="logger_vlan_enable_mask_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="data_buf_U" SOURCE="" URAM="0" VARIABLE="data_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="log_header_U" SOURCE="mac_logger.cpp:1279" URAM="0" VARIABLE="log_header"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tap_header_U" SOURCE="mac_logger.cpp:1280" URAM="0" VARIABLE="tap_header"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ddr_c_channel_U" SOURCE="mac_logger.cpp:1283" URAM="0" VARIABLE="ddr_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="driver_c_channel_U" SOURCE="mac_logger.cpp:1283" URAM="0" VARIABLE="driver_c_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="fifo" index="0" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mac_fifo" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_axilites" name="fifo_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_axilites" name="fifo_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_ddr" index="1" direction="inout" srcType="long long int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_axilites" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tap_ddr" index="2" direction="inout" srcType="long long int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_axilites" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status" index="3" direction="unused" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="status" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="writeStatus" index="4" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="writeStatus" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="timestamp" index="5" direction="in" srcType="long long int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="timestamp" name="timestamp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logger_vlan_enable_mask" index="6" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="logger_vlan_enable_mask" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan100_received" index="7" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan100_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan100_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan101_received" index="8" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan101_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan101_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan102_received" index="9" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan102_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan102_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan103_received" index="10" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan103_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan103_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan104_received" index="11" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan104_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan104_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan105_received" index="12" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan105_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan105_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan106_received" index="13" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan106_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan106_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan107_received" index="14" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan107_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan107_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan108_received" index="15" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan108_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan108_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan109_received" index="16" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan109_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan109_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan110_received" index="17" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan110_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan110_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan111_received" index="18" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan111_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan111_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan112_received" index="19" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan112_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan112_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan113_received" index="20" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan113_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan113_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan114_received" index="21" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan114_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan114_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan115_received" index="22" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan115_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan115_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan116_received" index="23" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan116_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan116_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan117_received" index="24" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan117_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan117_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan118_received" index="25" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan118_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan118_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan119_received" index="26" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan119_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan119_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan120_received" index="27" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan120_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan120_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan121_received" index="28" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan121_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan121_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan122_received" index="29" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan122_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan122_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan123_received" index="30" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan123_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan123_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan124_received" index="31" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan124_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan124_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan125_received" index="32" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan125_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan125_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan126_received" index="33" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan126_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan126_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan127_received" index="34" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan127_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan127_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan128_received" index="35" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan128_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan128_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan129_received" index="36" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan129_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan129_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="droped" index="37" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="droped" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="droped_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="multicast_recv_enable" index="38" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="multicast_recv_enable" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_filter_enable" index="39" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_filter_enable" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan100_macaddr_lsb" index="40" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan100_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan100_macaddr_msb" index="41" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan100_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan101_macaddr_lsb" index="42" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan101_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan101_macaddr_msb" index="43" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan101_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan102_macaddr_lsb" index="44" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan102_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan102_macaddr_msb" index="45" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan102_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan103_macaddr_lsb" index="46" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan103_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan103_macaddr_msb" index="47" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan103_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan104_macaddr_lsb" index="48" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan104_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan104_macaddr_msb" index="49" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan104_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan105_macaddr_lsb" index="50" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan105_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan105_macaddr_msb" index="51" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan105_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan106_macaddr_lsb" index="52" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan106_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan106_macaddr_msb" index="53" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan106_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan107_macaddr_lsb" index="54" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan107_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan107_macaddr_msb" index="55" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan107_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan108_macaddr_lsb" index="56" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan108_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan108_macaddr_msb" index="57" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan108_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan109_macaddr_lsb" index="58" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan109_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan109_macaddr_msb" index="59" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan109_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan110_macaddr_lsb" index="60" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan110_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan110_macaddr_msb" index="61" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan110_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan111_macaddr_lsb" index="62" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan111_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan111_macaddr_msb" index="63" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan111_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan112_macaddr_lsb" index="64" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan112_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan112_macaddr_msb" index="65" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan112_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan113_macaddr_lsb" index="66" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan113_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan113_macaddr_msb" index="67" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan113_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan114_macaddr_lsb" index="68" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan114_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan114_macaddr_msb" index="69" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan114_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan115_macaddr_lsb" index="70" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan115_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan115_macaddr_msb" index="71" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan115_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan116_macaddr_lsb" index="72" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan116_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan116_macaddr_msb" index="73" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan116_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan117_macaddr_lsb" index="74" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan117_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan117_macaddr_msb" index="75" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan117_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan118_macaddr_lsb" index="76" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan118_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan118_macaddr_msb" index="77" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan118_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan119_macaddr_lsb" index="78" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan119_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan119_macaddr_msb" index="79" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan119_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan120_macaddr_lsb" index="80" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan120_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan120_macaddr_msb" index="81" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan120_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan121_macaddr_lsb" index="82" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan121_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan121_macaddr_msb" index="83" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan121_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan122_macaddr_lsb" index="84" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan122_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan122_macaddr_msb" index="85" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan122_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan123_macaddr_lsb" index="86" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan123_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan123_macaddr_msb" index="87" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan123_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan124_macaddr_lsb" index="88" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan124_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan124_macaddr_msb" index="89" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan124_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan125_macaddr_lsb" index="90" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan125_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan125_macaddr_msb" index="91" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan125_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan126_macaddr_lsb" index="92" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan126_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan126_macaddr_msb" index="93" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan126_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan127_macaddr_lsb" index="94" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan127_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan127_macaddr_msb" index="95" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan127_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan128_macaddr_lsb" index="96" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan128_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan128_macaddr_msb" index="97" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan128_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan129_macaddr_lsb" index="98" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan129_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan129_macaddr_msb" index="99" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan129_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_all_mask" index="100" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="log_all_mask" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_axi_full" index="101" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fifo_axi_full" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_axilites" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_axilites" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="10" portPrefix="s_axi_axilites_" paramPrefix="C_S_AXI_AXILITES_">
            <ports>
                <port>s_axi_axilites_ARADDR</port>
                <port>s_axi_axilites_ARREADY</port>
                <port>s_axi_axilites_ARVALID</port>
                <port>s_axi_axilites_AWADDR</port>
                <port>s_axi_axilites_AWREADY</port>
                <port>s_axi_axilites_AWVALID</port>
                <port>s_axi_axilites_BREADY</port>
                <port>s_axi_axilites_BRESP</port>
                <port>s_axi_axilites_BVALID</port>
                <port>s_axi_axilites_RDATA</port>
                <port>s_axi_axilites_RREADY</port>
                <port>s_axi_axilites_RRESP</port>
                <port>s_axi_axilites_RVALID</port>
                <port>s_axi_axilites_WDATA</port>
                <port>s_axi_axilites_WREADY</port>
                <port>s_axi_axilites_WSTRB</port>
                <port>s_axi_axilites_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="fifo_1" access="W" description="Data signal of fifo" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo" access="W" description="Bit 31 to 0 of fifo"/>
                    </fields>
                </register>
                <register offset="0x14" name="fifo_2" access="W" description="Data signal of fifo" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo" access="W" description="Bit 63 to 32 of fifo"/>
                    </fields>
                </register>
                <register offset="0x1c" name="fifo_axi_full_offset_1" access="W" description="Data signal of fifo_axi_full_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo_axi_full_offset" access="W" description="Bit 31 to 0 of fifo_axi_full_offset"/>
                    </fields>
                </register>
                <register offset="0x20" name="fifo_axi_full_offset_2" access="W" description="Data signal of fifo_axi_full_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo_axi_full_offset" access="W" description="Bit 63 to 32 of fifo_axi_full_offset"/>
                    </fields>
                </register>
                <register offset="0x28" name="ddr_1" access="W" description="Data signal of ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="ddr" access="W" description="Bit 31 to 0 of ddr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="ddr_2" access="W" description="Data signal of ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="ddr" access="W" description="Bit 63 to 32 of ddr"/>
                    </fields>
                </register>
                <register offset="0x34" name="driver_1" access="W" description="Data signal of driver" range="32">
                    <fields>
                        <field offset="0" width="32" name="driver" access="W" description="Bit 31 to 0 of driver"/>
                    </fields>
                </register>
                <register offset="0x38" name="driver_2" access="W" description="Data signal of driver" range="32">
                    <fields>
                        <field offset="0" width="32" name="driver" access="W" description="Bit 63 to 32 of driver"/>
                    </fields>
                </register>
                <register offset="0x40" name="status" access="W" description="Data signal of status" range="32">
                    <fields>
                        <field offset="0" width="32" name="status" access="W" description="Bit 31 to 0 of status"/>
                    </fields>
                </register>
                <register offset="0x48" name="writeStatus" access="W" description="Data signal of writeStatus" range="32">
                    <fields>
                        <field offset="0" width="16" name="writeStatus" access="W" description="Bit 15 to 0 of writeStatus"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="logger_vlan_enable_mask" access="W" description="Data signal of logger_vlan_enable_mask" range="32">
                    <fields>
                        <field offset="0" width="32" name="logger_vlan_enable_mask" access="W" description="Bit 31 to 0 of logger_vlan_enable_mask"/>
                    </fields>
                </register>
                <register offset="0x58" name="vlan100_received" access="R" description="Data signal of vlan100_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan100_received" access="R" description="Bit 31 to 0 of vlan100_received"/>
                    </fields>
                </register>
                <register offset="0x5c" name="vlan100_received_ctrl" access="R" description="Control signal of vlan100_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan100_received_ap_vld" access="R" description="Control signal vlan100_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="vlan101_received" access="R" description="Data signal of vlan101_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan101_received" access="R" description="Bit 31 to 0 of vlan101_received"/>
                    </fields>
                </register>
                <register offset="0x64" name="vlan101_received_ctrl" access="R" description="Control signal of vlan101_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan101_received_ap_vld" access="R" description="Control signal vlan101_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="vlan102_received" access="R" description="Data signal of vlan102_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan102_received" access="R" description="Bit 31 to 0 of vlan102_received"/>
                    </fields>
                </register>
                <register offset="0x6c" name="vlan102_received_ctrl" access="R" description="Control signal of vlan102_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan102_received_ap_vld" access="R" description="Control signal vlan102_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="vlan103_received" access="R" description="Data signal of vlan103_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan103_received" access="R" description="Bit 31 to 0 of vlan103_received"/>
                    </fields>
                </register>
                <register offset="0x74" name="vlan103_received_ctrl" access="R" description="Control signal of vlan103_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan103_received_ap_vld" access="R" description="Control signal vlan103_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="vlan104_received" access="R" description="Data signal of vlan104_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan104_received" access="R" description="Bit 31 to 0 of vlan104_received"/>
                    </fields>
                </register>
                <register offset="0x7c" name="vlan104_received_ctrl" access="R" description="Control signal of vlan104_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan104_received_ap_vld" access="R" description="Control signal vlan104_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="vlan105_received" access="R" description="Data signal of vlan105_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan105_received" access="R" description="Bit 31 to 0 of vlan105_received"/>
                    </fields>
                </register>
                <register offset="0x84" name="vlan105_received_ctrl" access="R" description="Control signal of vlan105_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan105_received_ap_vld" access="R" description="Control signal vlan105_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="vlan106_received" access="R" description="Data signal of vlan106_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan106_received" access="R" description="Bit 31 to 0 of vlan106_received"/>
                    </fields>
                </register>
                <register offset="0x8c" name="vlan106_received_ctrl" access="R" description="Control signal of vlan106_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan106_received_ap_vld" access="R" description="Control signal vlan106_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="vlan107_received" access="R" description="Data signal of vlan107_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan107_received" access="R" description="Bit 31 to 0 of vlan107_received"/>
                    </fields>
                </register>
                <register offset="0x94" name="vlan107_received_ctrl" access="R" description="Control signal of vlan107_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan107_received_ap_vld" access="R" description="Control signal vlan107_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="vlan108_received" access="R" description="Data signal of vlan108_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan108_received" access="R" description="Bit 31 to 0 of vlan108_received"/>
                    </fields>
                </register>
                <register offset="0x9c" name="vlan108_received_ctrl" access="R" description="Control signal of vlan108_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan108_received_ap_vld" access="R" description="Control signal vlan108_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="vlan109_received" access="R" description="Data signal of vlan109_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan109_received" access="R" description="Bit 31 to 0 of vlan109_received"/>
                    </fields>
                </register>
                <register offset="0xa4" name="vlan109_received_ctrl" access="R" description="Control signal of vlan109_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan109_received_ap_vld" access="R" description="Control signal vlan109_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="vlan110_received" access="R" description="Data signal of vlan110_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan110_received" access="R" description="Bit 31 to 0 of vlan110_received"/>
                    </fields>
                </register>
                <register offset="0xac" name="vlan110_received_ctrl" access="R" description="Control signal of vlan110_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan110_received_ap_vld" access="R" description="Control signal vlan110_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="vlan111_received" access="R" description="Data signal of vlan111_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan111_received" access="R" description="Bit 31 to 0 of vlan111_received"/>
                    </fields>
                </register>
                <register offset="0xb4" name="vlan111_received_ctrl" access="R" description="Control signal of vlan111_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan111_received_ap_vld" access="R" description="Control signal vlan111_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="vlan112_received" access="R" description="Data signal of vlan112_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan112_received" access="R" description="Bit 31 to 0 of vlan112_received"/>
                    </fields>
                </register>
                <register offset="0xbc" name="vlan112_received_ctrl" access="R" description="Control signal of vlan112_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan112_received_ap_vld" access="R" description="Control signal vlan112_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="vlan113_received" access="R" description="Data signal of vlan113_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan113_received" access="R" description="Bit 31 to 0 of vlan113_received"/>
                    </fields>
                </register>
                <register offset="0xc4" name="vlan113_received_ctrl" access="R" description="Control signal of vlan113_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan113_received_ap_vld" access="R" description="Control signal vlan113_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="vlan114_received" access="R" description="Data signal of vlan114_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan114_received" access="R" description="Bit 31 to 0 of vlan114_received"/>
                    </fields>
                </register>
                <register offset="0xcc" name="vlan114_received_ctrl" access="R" description="Control signal of vlan114_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan114_received_ap_vld" access="R" description="Control signal vlan114_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="vlan115_received" access="R" description="Data signal of vlan115_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan115_received" access="R" description="Bit 31 to 0 of vlan115_received"/>
                    </fields>
                </register>
                <register offset="0xd4" name="vlan115_received_ctrl" access="R" description="Control signal of vlan115_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan115_received_ap_vld" access="R" description="Control signal vlan115_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="vlan116_received" access="R" description="Data signal of vlan116_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan116_received" access="R" description="Bit 31 to 0 of vlan116_received"/>
                    </fields>
                </register>
                <register offset="0xdc" name="vlan116_received_ctrl" access="R" description="Control signal of vlan116_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan116_received_ap_vld" access="R" description="Control signal vlan116_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe0" name="vlan117_received" access="R" description="Data signal of vlan117_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan117_received" access="R" description="Bit 31 to 0 of vlan117_received"/>
                    </fields>
                </register>
                <register offset="0xe4" name="vlan117_received_ctrl" access="R" description="Control signal of vlan117_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan117_received_ap_vld" access="R" description="Control signal vlan117_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe8" name="vlan118_received" access="R" description="Data signal of vlan118_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan118_received" access="R" description="Bit 31 to 0 of vlan118_received"/>
                    </fields>
                </register>
                <register offset="0xec" name="vlan118_received_ctrl" access="R" description="Control signal of vlan118_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan118_received_ap_vld" access="R" description="Control signal vlan118_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf0" name="vlan119_received" access="R" description="Data signal of vlan119_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan119_received" access="R" description="Bit 31 to 0 of vlan119_received"/>
                    </fields>
                </register>
                <register offset="0xf4" name="vlan119_received_ctrl" access="R" description="Control signal of vlan119_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan119_received_ap_vld" access="R" description="Control signal vlan119_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf8" name="vlan120_received" access="R" description="Data signal of vlan120_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan120_received" access="R" description="Bit 31 to 0 of vlan120_received"/>
                    </fields>
                </register>
                <register offset="0xfc" name="vlan120_received_ctrl" access="R" description="Control signal of vlan120_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan120_received_ap_vld" access="R" description="Control signal vlan120_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x110" name="vlan121_received" access="R" description="Data signal of vlan121_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan121_received" access="R" description="Bit 31 to 0 of vlan121_received"/>
                    </fields>
                </register>
                <register offset="0x114" name="vlan121_received_ctrl" access="R" description="Control signal of vlan121_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan121_received_ap_vld" access="R" description="Control signal vlan121_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x118" name="vlan122_received" access="R" description="Data signal of vlan122_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan122_received" access="R" description="Bit 31 to 0 of vlan122_received"/>
                    </fields>
                </register>
                <register offset="0x11c" name="vlan122_received_ctrl" access="R" description="Control signal of vlan122_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan122_received_ap_vld" access="R" description="Control signal vlan122_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x120" name="vlan123_received" access="R" description="Data signal of vlan123_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan123_received" access="R" description="Bit 31 to 0 of vlan123_received"/>
                    </fields>
                </register>
                <register offset="0x124" name="vlan123_received_ctrl" access="R" description="Control signal of vlan123_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan123_received_ap_vld" access="R" description="Control signal vlan123_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x128" name="vlan124_received" access="R" description="Data signal of vlan124_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan124_received" access="R" description="Bit 31 to 0 of vlan124_received"/>
                    </fields>
                </register>
                <register offset="0x12c" name="vlan124_received_ctrl" access="R" description="Control signal of vlan124_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan124_received_ap_vld" access="R" description="Control signal vlan124_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x130" name="vlan125_received" access="R" description="Data signal of vlan125_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan125_received" access="R" description="Bit 31 to 0 of vlan125_received"/>
                    </fields>
                </register>
                <register offset="0x134" name="vlan125_received_ctrl" access="R" description="Control signal of vlan125_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan125_received_ap_vld" access="R" description="Control signal vlan125_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x138" name="vlan126_received" access="R" description="Data signal of vlan126_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan126_received" access="R" description="Bit 31 to 0 of vlan126_received"/>
                    </fields>
                </register>
                <register offset="0x13c" name="vlan126_received_ctrl" access="R" description="Control signal of vlan126_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan126_received_ap_vld" access="R" description="Control signal vlan126_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x140" name="vlan127_received" access="R" description="Data signal of vlan127_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan127_received" access="R" description="Bit 31 to 0 of vlan127_received"/>
                    </fields>
                </register>
                <register offset="0x144" name="vlan127_received_ctrl" access="R" description="Control signal of vlan127_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan127_received_ap_vld" access="R" description="Control signal vlan127_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x148" name="vlan128_received" access="R" description="Data signal of vlan128_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan128_received" access="R" description="Bit 31 to 0 of vlan128_received"/>
                    </fields>
                </register>
                <register offset="0x14c" name="vlan128_received_ctrl" access="R" description="Control signal of vlan128_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan128_received_ap_vld" access="R" description="Control signal vlan128_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x150" name="vlan129_received" access="R" description="Data signal of vlan129_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan129_received" access="R" description="Bit 31 to 0 of vlan129_received"/>
                    </fields>
                </register>
                <register offset="0x154" name="vlan129_received_ctrl" access="R" description="Control signal of vlan129_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan129_received_ap_vld" access="R" description="Control signal vlan129_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x158" name="droped" access="R" description="Data signal of droped" range="32">
                    <fields>
                        <field offset="0" width="32" name="droped" access="R" description="Bit 31 to 0 of droped"/>
                    </fields>
                </register>
                <register offset="0x15c" name="droped_ctrl" access="R" description="Control signal of droped" range="32">
                    <fields>
                        <field offset="0" width="1" name="droped_ap_vld" access="R" description="Control signal droped_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x160" name="multicast_recv_enable" access="W" description="Data signal of multicast_recv_enable" range="32">
                    <fields>
                        <field offset="0" width="32" name="multicast_recv_enable" access="W" description="Bit 31 to 0 of multicast_recv_enable"/>
                    </fields>
                </register>
                <register offset="0x168" name="unicast_filter_enable" access="W" description="Data signal of unicast_filter_enable" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_filter_enable" access="W" description="Bit 31 to 0 of unicast_filter_enable"/>
                    </fields>
                </register>
                <register offset="0x170" name="unicast_vlan100_macaddr_lsb" access="W" description="Data signal of unicast_vlan100_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan100_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan100_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x178" name="unicast_vlan100_macaddr_msb" access="W" description="Data signal of unicast_vlan100_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan100_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan100_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x180" name="unicast_vlan101_macaddr_lsb" access="W" description="Data signal of unicast_vlan101_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan101_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan101_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x188" name="unicast_vlan101_macaddr_msb" access="W" description="Data signal of unicast_vlan101_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan101_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan101_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x190" name="unicast_vlan102_macaddr_lsb" access="W" description="Data signal of unicast_vlan102_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan102_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan102_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x198" name="unicast_vlan102_macaddr_msb" access="W" description="Data signal of unicast_vlan102_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan102_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan102_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x1a0" name="unicast_vlan103_macaddr_lsb" access="W" description="Data signal of unicast_vlan103_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan103_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan103_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x1a8" name="unicast_vlan103_macaddr_msb" access="W" description="Data signal of unicast_vlan103_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan103_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan103_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x1b0" name="unicast_vlan104_macaddr_lsb" access="W" description="Data signal of unicast_vlan104_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan104_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan104_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x1b8" name="unicast_vlan104_macaddr_msb" access="W" description="Data signal of unicast_vlan104_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan104_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan104_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x1c0" name="unicast_vlan105_macaddr_lsb" access="W" description="Data signal of unicast_vlan105_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan105_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan105_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x1c8" name="unicast_vlan105_macaddr_msb" access="W" description="Data signal of unicast_vlan105_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan105_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan105_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x1d0" name="unicast_vlan106_macaddr_lsb" access="W" description="Data signal of unicast_vlan106_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan106_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan106_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x1d8" name="unicast_vlan106_macaddr_msb" access="W" description="Data signal of unicast_vlan106_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan106_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan106_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x1e0" name="unicast_vlan107_macaddr_lsb" access="W" description="Data signal of unicast_vlan107_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan107_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan107_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x1e8" name="unicast_vlan107_macaddr_msb" access="W" description="Data signal of unicast_vlan107_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan107_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan107_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x1f0" name="unicast_vlan108_macaddr_lsb" access="W" description="Data signal of unicast_vlan108_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan108_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan108_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x1f8" name="unicast_vlan108_macaddr_msb" access="W" description="Data signal of unicast_vlan108_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan108_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan108_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x200" name="unicast_vlan109_macaddr_lsb" access="W" description="Data signal of unicast_vlan109_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan109_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan109_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x208" name="unicast_vlan109_macaddr_msb" access="W" description="Data signal of unicast_vlan109_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan109_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan109_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x210" name="unicast_vlan110_macaddr_lsb" access="W" description="Data signal of unicast_vlan110_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan110_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan110_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x218" name="unicast_vlan110_macaddr_msb" access="W" description="Data signal of unicast_vlan110_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan110_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan110_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x220" name="unicast_vlan111_macaddr_lsb" access="W" description="Data signal of unicast_vlan111_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan111_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan111_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x228" name="unicast_vlan111_macaddr_msb" access="W" description="Data signal of unicast_vlan111_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan111_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan111_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x230" name="unicast_vlan112_macaddr_lsb" access="W" description="Data signal of unicast_vlan112_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan112_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan112_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x238" name="unicast_vlan112_macaddr_msb" access="W" description="Data signal of unicast_vlan112_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan112_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan112_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x240" name="unicast_vlan113_macaddr_lsb" access="W" description="Data signal of unicast_vlan113_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan113_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan113_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x248" name="unicast_vlan113_macaddr_msb" access="W" description="Data signal of unicast_vlan113_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan113_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan113_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x250" name="unicast_vlan114_macaddr_lsb" access="W" description="Data signal of unicast_vlan114_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan114_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan114_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x258" name="unicast_vlan114_macaddr_msb" access="W" description="Data signal of unicast_vlan114_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan114_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan114_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x260" name="unicast_vlan115_macaddr_lsb" access="W" description="Data signal of unicast_vlan115_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan115_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan115_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x268" name="unicast_vlan115_macaddr_msb" access="W" description="Data signal of unicast_vlan115_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan115_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan115_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x270" name="unicast_vlan116_macaddr_lsb" access="W" description="Data signal of unicast_vlan116_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan116_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan116_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x278" name="unicast_vlan116_macaddr_msb" access="W" description="Data signal of unicast_vlan116_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan116_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan116_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x280" name="unicast_vlan117_macaddr_lsb" access="W" description="Data signal of unicast_vlan117_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan117_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan117_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x288" name="unicast_vlan117_macaddr_msb" access="W" description="Data signal of unicast_vlan117_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan117_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan117_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x290" name="unicast_vlan118_macaddr_lsb" access="W" description="Data signal of unicast_vlan118_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan118_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan118_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x298" name="unicast_vlan118_macaddr_msb" access="W" description="Data signal of unicast_vlan118_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan118_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan118_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x2a0" name="unicast_vlan119_macaddr_lsb" access="W" description="Data signal of unicast_vlan119_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan119_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan119_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x2a8" name="unicast_vlan119_macaddr_msb" access="W" description="Data signal of unicast_vlan119_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan119_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan119_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x2b0" name="unicast_vlan120_macaddr_lsb" access="W" description="Data signal of unicast_vlan120_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan120_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan120_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x2b8" name="unicast_vlan120_macaddr_msb" access="W" description="Data signal of unicast_vlan120_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan120_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan120_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x2c0" name="unicast_vlan121_macaddr_lsb" access="W" description="Data signal of unicast_vlan121_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan121_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan121_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x2c8" name="unicast_vlan121_macaddr_msb" access="W" description="Data signal of unicast_vlan121_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan121_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan121_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x2d0" name="unicast_vlan122_macaddr_lsb" access="W" description="Data signal of unicast_vlan122_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan122_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan122_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x2d8" name="unicast_vlan122_macaddr_msb" access="W" description="Data signal of unicast_vlan122_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan122_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan122_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x2e0" name="unicast_vlan123_macaddr_lsb" access="W" description="Data signal of unicast_vlan123_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan123_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan123_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x2e8" name="unicast_vlan123_macaddr_msb" access="W" description="Data signal of unicast_vlan123_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan123_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan123_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x2f0" name="unicast_vlan124_macaddr_lsb" access="W" description="Data signal of unicast_vlan124_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan124_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan124_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x2f8" name="unicast_vlan124_macaddr_msb" access="W" description="Data signal of unicast_vlan124_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan124_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan124_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x300" name="unicast_vlan125_macaddr_lsb" access="W" description="Data signal of unicast_vlan125_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan125_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan125_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x308" name="unicast_vlan125_macaddr_msb" access="W" description="Data signal of unicast_vlan125_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan125_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan125_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x310" name="unicast_vlan126_macaddr_lsb" access="W" description="Data signal of unicast_vlan126_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan126_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan126_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x318" name="unicast_vlan126_macaddr_msb" access="W" description="Data signal of unicast_vlan126_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan126_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan126_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x320" name="unicast_vlan127_macaddr_lsb" access="W" description="Data signal of unicast_vlan127_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan127_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan127_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x328" name="unicast_vlan127_macaddr_msb" access="W" description="Data signal of unicast_vlan127_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan127_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan127_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x330" name="unicast_vlan128_macaddr_lsb" access="W" description="Data signal of unicast_vlan128_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan128_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan128_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x338" name="unicast_vlan128_macaddr_msb" access="W" description="Data signal of unicast_vlan128_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan128_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan128_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x340" name="unicast_vlan129_macaddr_lsb" access="W" description="Data signal of unicast_vlan129_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan129_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan129_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x348" name="unicast_vlan129_macaddr_msb" access="W" description="Data signal of unicast_vlan129_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan129_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan129_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x350" name="log_all_mask" access="W" description="Data signal of log_all_mask" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_all_mask" access="W" description="Bit 31 to 0 of log_all_mask"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="fifo"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="log_ddr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="tap_ddr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="64" argName="status"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="72" argName="writeStatus"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="logger_vlan_enable_mask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="88" argName="vlan100_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="96" argName="vlan101_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="104" argName="vlan102_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="112" argName="vlan103_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="120" argName="vlan104_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="128" argName="vlan105_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="136" argName="vlan106_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="144" argName="vlan107_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="152" argName="vlan108_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="160" argName="vlan109_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="168" argName="vlan110_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="176" argName="vlan111_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="184" argName="vlan112_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="192" argName="vlan113_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="200" argName="vlan114_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="208" argName="vlan115_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="216" argName="vlan116_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="224" argName="vlan117_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="232" argName="vlan118_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="240" argName="vlan119_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="248" argName="vlan120_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="272" argName="vlan121_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="280" argName="vlan122_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="288" argName="vlan123_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="296" argName="vlan124_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="304" argName="vlan125_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="312" argName="vlan126_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="320" argName="vlan127_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="328" argName="vlan128_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="336" argName="vlan129_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="344" argName="droped"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="multicast_recv_enable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="360" argName="unicast_filter_enable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="368" argName="unicast_vlan100_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="376" argName="unicast_vlan100_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="384" argName="unicast_vlan101_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="392" argName="unicast_vlan101_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="400" argName="unicast_vlan102_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="408" argName="unicast_vlan102_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="416" argName="unicast_vlan103_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="424" argName="unicast_vlan103_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="432" argName="unicast_vlan104_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="440" argName="unicast_vlan104_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="448" argName="unicast_vlan105_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="456" argName="unicast_vlan105_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="464" argName="unicast_vlan106_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="472" argName="unicast_vlan106_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="480" argName="unicast_vlan107_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="488" argName="unicast_vlan107_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="496" argName="unicast_vlan108_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="504" argName="unicast_vlan108_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="unicast_vlan109_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="520" argName="unicast_vlan109_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="528" argName="unicast_vlan110_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="536" argName="unicast_vlan110_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="544" argName="unicast_vlan111_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="552" argName="unicast_vlan111_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="560" argName="unicast_vlan112_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="568" argName="unicast_vlan112_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="576" argName="unicast_vlan113_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="584" argName="unicast_vlan113_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="592" argName="unicast_vlan114_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="600" argName="unicast_vlan114_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="608" argName="unicast_vlan115_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="616" argName="unicast_vlan115_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="624" argName="unicast_vlan116_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="632" argName="unicast_vlan116_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="640" argName="unicast_vlan117_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="648" argName="unicast_vlan117_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="656" argName="unicast_vlan118_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="664" argName="unicast_vlan118_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="672" argName="unicast_vlan119_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="680" argName="unicast_vlan119_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="688" argName="unicast_vlan120_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="696" argName="unicast_vlan120_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="704" argName="unicast_vlan121_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="712" argName="unicast_vlan121_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="720" argName="unicast_vlan122_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="728" argName="unicast_vlan122_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="736" argName="unicast_vlan123_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="744" argName="unicast_vlan123_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="752" argName="unicast_vlan124_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="760" argName="unicast_vlan124_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="768" argName="unicast_vlan125_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="776" argName="unicast_vlan125_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="784" argName="unicast_vlan126_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="792" argName="unicast_vlan126_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="800" argName="unicast_vlan127_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="808" argName="unicast_vlan127_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="816" argName="unicast_vlan128_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="824" argName="unicast_vlan128_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="832" argName="unicast_vlan129_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="840" argName="unicast_vlan129_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="848" argName="log_all_mask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="fifo_axi_full"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_axilites:m_axi_fifo_axi_full:m_axi_mac_fifo:m_axi_ps</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_fifo_axi_full" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_fifo_axi_full_" paramPrefix="C_M_AXI_FIFO_AXI_FULL_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_fifo_axi_full_ARADDR</port>
                <port>m_axi_fifo_axi_full_ARBURST</port>
                <port>m_axi_fifo_axi_full_ARCACHE</port>
                <port>m_axi_fifo_axi_full_ARID</port>
                <port>m_axi_fifo_axi_full_ARLEN</port>
                <port>m_axi_fifo_axi_full_ARLOCK</port>
                <port>m_axi_fifo_axi_full_ARPROT</port>
                <port>m_axi_fifo_axi_full_ARQOS</port>
                <port>m_axi_fifo_axi_full_ARREADY</port>
                <port>m_axi_fifo_axi_full_ARREGION</port>
                <port>m_axi_fifo_axi_full_ARSIZE</port>
                <port>m_axi_fifo_axi_full_ARUSER</port>
                <port>m_axi_fifo_axi_full_ARVALID</port>
                <port>m_axi_fifo_axi_full_AWADDR</port>
                <port>m_axi_fifo_axi_full_AWBURST</port>
                <port>m_axi_fifo_axi_full_AWCACHE</port>
                <port>m_axi_fifo_axi_full_AWID</port>
                <port>m_axi_fifo_axi_full_AWLEN</port>
                <port>m_axi_fifo_axi_full_AWLOCK</port>
                <port>m_axi_fifo_axi_full_AWPROT</port>
                <port>m_axi_fifo_axi_full_AWQOS</port>
                <port>m_axi_fifo_axi_full_AWREADY</port>
                <port>m_axi_fifo_axi_full_AWREGION</port>
                <port>m_axi_fifo_axi_full_AWSIZE</port>
                <port>m_axi_fifo_axi_full_AWUSER</port>
                <port>m_axi_fifo_axi_full_AWVALID</port>
                <port>m_axi_fifo_axi_full_BID</port>
                <port>m_axi_fifo_axi_full_BREADY</port>
                <port>m_axi_fifo_axi_full_BRESP</port>
                <port>m_axi_fifo_axi_full_BUSER</port>
                <port>m_axi_fifo_axi_full_BVALID</port>
                <port>m_axi_fifo_axi_full_RDATA</port>
                <port>m_axi_fifo_axi_full_RID</port>
                <port>m_axi_fifo_axi_full_RLAST</port>
                <port>m_axi_fifo_axi_full_RREADY</port>
                <port>m_axi_fifo_axi_full_RRESP</port>
                <port>m_axi_fifo_axi_full_RUSER</port>
                <port>m_axi_fifo_axi_full_RVALID</port>
                <port>m_axi_fifo_axi_full_WDATA</port>
                <port>m_axi_fifo_axi_full_WID</port>
                <port>m_axi_fifo_axi_full_WLAST</port>
                <port>m_axi_fifo_axi_full_WREADY</port>
                <port>m_axi_fifo_axi_full_WSTRB</port>
                <port>m_axi_fifo_axi_full_WUSER</port>
                <port>m_axi_fifo_axi_full_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fifo_axi_full"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fifo_axi_full"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_mac_fifo" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mac_fifo_" paramPrefix="C_M_AXI_MAC_FIFO_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mac_fifo_ARADDR</port>
                <port>m_axi_mac_fifo_ARBURST</port>
                <port>m_axi_mac_fifo_ARCACHE</port>
                <port>m_axi_mac_fifo_ARID</port>
                <port>m_axi_mac_fifo_ARLEN</port>
                <port>m_axi_mac_fifo_ARLOCK</port>
                <port>m_axi_mac_fifo_ARPROT</port>
                <port>m_axi_mac_fifo_ARQOS</port>
                <port>m_axi_mac_fifo_ARREADY</port>
                <port>m_axi_mac_fifo_ARREGION</port>
                <port>m_axi_mac_fifo_ARSIZE</port>
                <port>m_axi_mac_fifo_ARUSER</port>
                <port>m_axi_mac_fifo_ARVALID</port>
                <port>m_axi_mac_fifo_AWADDR</port>
                <port>m_axi_mac_fifo_AWBURST</port>
                <port>m_axi_mac_fifo_AWCACHE</port>
                <port>m_axi_mac_fifo_AWID</port>
                <port>m_axi_mac_fifo_AWLEN</port>
                <port>m_axi_mac_fifo_AWLOCK</port>
                <port>m_axi_mac_fifo_AWPROT</port>
                <port>m_axi_mac_fifo_AWQOS</port>
                <port>m_axi_mac_fifo_AWREADY</port>
                <port>m_axi_mac_fifo_AWREGION</port>
                <port>m_axi_mac_fifo_AWSIZE</port>
                <port>m_axi_mac_fifo_AWUSER</port>
                <port>m_axi_mac_fifo_AWVALID</port>
                <port>m_axi_mac_fifo_BID</port>
                <port>m_axi_mac_fifo_BREADY</port>
                <port>m_axi_mac_fifo_BRESP</port>
                <port>m_axi_mac_fifo_BUSER</port>
                <port>m_axi_mac_fifo_BVALID</port>
                <port>m_axi_mac_fifo_RDATA</port>
                <port>m_axi_mac_fifo_RID</port>
                <port>m_axi_mac_fifo_RLAST</port>
                <port>m_axi_mac_fifo_RREADY</port>
                <port>m_axi_mac_fifo_RRESP</port>
                <port>m_axi_mac_fifo_RUSER</port>
                <port>m_axi_mac_fifo_RVALID</port>
                <port>m_axi_mac_fifo_WDATA</port>
                <port>m_axi_mac_fifo_WID</port>
                <port>m_axi_mac_fifo_WLAST</port>
                <port>m_axi_mac_fifo_WREADY</port>
                <port>m_axi_mac_fifo_WSTRB</port>
                <port>m_axi_mac_fifo_WUSER</port>
                <port>m_axi_mac_fifo_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fifo"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fifo"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ps" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_ps_" paramPrefix="C_M_AXI_PS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ps_ARADDR</port>
                <port>m_axi_ps_ARBURST</port>
                <port>m_axi_ps_ARCACHE</port>
                <port>m_axi_ps_ARID</port>
                <port>m_axi_ps_ARLEN</port>
                <port>m_axi_ps_ARLOCK</port>
                <port>m_axi_ps_ARPROT</port>
                <port>m_axi_ps_ARQOS</port>
                <port>m_axi_ps_ARREADY</port>
                <port>m_axi_ps_ARREGION</port>
                <port>m_axi_ps_ARSIZE</port>
                <port>m_axi_ps_ARUSER</port>
                <port>m_axi_ps_ARVALID</port>
                <port>m_axi_ps_AWADDR</port>
                <port>m_axi_ps_AWBURST</port>
                <port>m_axi_ps_AWCACHE</port>
                <port>m_axi_ps_AWID</port>
                <port>m_axi_ps_AWLEN</port>
                <port>m_axi_ps_AWLOCK</port>
                <port>m_axi_ps_AWPROT</port>
                <port>m_axi_ps_AWQOS</port>
                <port>m_axi_ps_AWREADY</port>
                <port>m_axi_ps_AWREGION</port>
                <port>m_axi_ps_AWSIZE</port>
                <port>m_axi_ps_AWUSER</port>
                <port>m_axi_ps_AWVALID</port>
                <port>m_axi_ps_BID</port>
                <port>m_axi_ps_BREADY</port>
                <port>m_axi_ps_BRESP</port>
                <port>m_axi_ps_BUSER</port>
                <port>m_axi_ps_BVALID</port>
                <port>m_axi_ps_RDATA</port>
                <port>m_axi_ps_RID</port>
                <port>m_axi_ps_RLAST</port>
                <port>m_axi_ps_RREADY</port>
                <port>m_axi_ps_RRESP</port>
                <port>m_axi_ps_RUSER</port>
                <port>m_axi_ps_RVALID</port>
                <port>m_axi_ps_WDATA</port>
                <port>m_axi_ps_WID</port>
                <port>m_axi_ps_WLAST</port>
                <port>m_axi_ps_WREADY</port>
                <port>m_axi_ps_WSTRB</port>
                <port>m_axi_ps_WUSER</port>
                <port>m_axi_ps_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="64" max_widen_bitwidth="64" argName="log_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="log_ddr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="64" max_widen_bitwidth="64" argName="tap_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="tap_ddr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="timestamp" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="timestamp">DATA</portMap>
            </portMaps>
            <ports>
                <port>timestamp</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="timestamp"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_fifo_axi_full">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_mac_fifo">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_ps">64 -&gt; 64, 64, 0, slave, 0, 64, 16, 64, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_axilites">32, 10, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_axilites">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_axilites">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_axilites">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_axilites">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_axilites">fifo_1, 0x10, 32, W, Data signal of fifo, </column>
                    <column name="s_axi_axilites">fifo_2, 0x14, 32, W, Data signal of fifo, </column>
                    <column name="s_axi_axilites">fifo_axi_full_offset_1, 0x1c, 32, W, Data signal of fifo_axi_full_offset, </column>
                    <column name="s_axi_axilites">fifo_axi_full_offset_2, 0x20, 32, W, Data signal of fifo_axi_full_offset, </column>
                    <column name="s_axi_axilites">ddr_1, 0x28, 32, W, Data signal of ddr, </column>
                    <column name="s_axi_axilites">ddr_2, 0x2c, 32, W, Data signal of ddr, </column>
                    <column name="s_axi_axilites">driver_1, 0x34, 32, W, Data signal of driver, </column>
                    <column name="s_axi_axilites">driver_2, 0x38, 32, W, Data signal of driver, </column>
                    <column name="s_axi_axilites">status, 0x40, 32, W, Data signal of status, </column>
                    <column name="s_axi_axilites">writeStatus, 0x48, 32, W, Data signal of writeStatus, </column>
                    <column name="s_axi_axilites">logger_vlan_enable_mask, 0x50, 32, W, Data signal of logger_vlan_enable_mask, </column>
                    <column name="s_axi_axilites">vlan100_received, 0x58, 32, R, Data signal of vlan100_received, </column>
                    <column name="s_axi_axilites">vlan100_received_ctrl, 0x5c, 32, R, Control signal of vlan100_received, 0=vlan100_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan101_received, 0x60, 32, R, Data signal of vlan101_received, </column>
                    <column name="s_axi_axilites">vlan101_received_ctrl, 0x64, 32, R, Control signal of vlan101_received, 0=vlan101_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan102_received, 0x68, 32, R, Data signal of vlan102_received, </column>
                    <column name="s_axi_axilites">vlan102_received_ctrl, 0x6c, 32, R, Control signal of vlan102_received, 0=vlan102_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan103_received, 0x70, 32, R, Data signal of vlan103_received, </column>
                    <column name="s_axi_axilites">vlan103_received_ctrl, 0x74, 32, R, Control signal of vlan103_received, 0=vlan103_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan104_received, 0x78, 32, R, Data signal of vlan104_received, </column>
                    <column name="s_axi_axilites">vlan104_received_ctrl, 0x7c, 32, R, Control signal of vlan104_received, 0=vlan104_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan105_received, 0x80, 32, R, Data signal of vlan105_received, </column>
                    <column name="s_axi_axilites">vlan105_received_ctrl, 0x84, 32, R, Control signal of vlan105_received, 0=vlan105_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan106_received, 0x88, 32, R, Data signal of vlan106_received, </column>
                    <column name="s_axi_axilites">vlan106_received_ctrl, 0x8c, 32, R, Control signal of vlan106_received, 0=vlan106_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan107_received, 0x90, 32, R, Data signal of vlan107_received, </column>
                    <column name="s_axi_axilites">vlan107_received_ctrl, 0x94, 32, R, Control signal of vlan107_received, 0=vlan107_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan108_received, 0x98, 32, R, Data signal of vlan108_received, </column>
                    <column name="s_axi_axilites">vlan108_received_ctrl, 0x9c, 32, R, Control signal of vlan108_received, 0=vlan108_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan109_received, 0xa0, 32, R, Data signal of vlan109_received, </column>
                    <column name="s_axi_axilites">vlan109_received_ctrl, 0xa4, 32, R, Control signal of vlan109_received, 0=vlan109_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan110_received, 0xa8, 32, R, Data signal of vlan110_received, </column>
                    <column name="s_axi_axilites">vlan110_received_ctrl, 0xac, 32, R, Control signal of vlan110_received, 0=vlan110_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan111_received, 0xb0, 32, R, Data signal of vlan111_received, </column>
                    <column name="s_axi_axilites">vlan111_received_ctrl, 0xb4, 32, R, Control signal of vlan111_received, 0=vlan111_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan112_received, 0xb8, 32, R, Data signal of vlan112_received, </column>
                    <column name="s_axi_axilites">vlan112_received_ctrl, 0xbc, 32, R, Control signal of vlan112_received, 0=vlan112_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan113_received, 0xc0, 32, R, Data signal of vlan113_received, </column>
                    <column name="s_axi_axilites">vlan113_received_ctrl, 0xc4, 32, R, Control signal of vlan113_received, 0=vlan113_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan114_received, 0xc8, 32, R, Data signal of vlan114_received, </column>
                    <column name="s_axi_axilites">vlan114_received_ctrl, 0xcc, 32, R, Control signal of vlan114_received, 0=vlan114_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan115_received, 0xd0, 32, R, Data signal of vlan115_received, </column>
                    <column name="s_axi_axilites">vlan115_received_ctrl, 0xd4, 32, R, Control signal of vlan115_received, 0=vlan115_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan116_received, 0xd8, 32, R, Data signal of vlan116_received, </column>
                    <column name="s_axi_axilites">vlan116_received_ctrl, 0xdc, 32, R, Control signal of vlan116_received, 0=vlan116_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan117_received, 0xe0, 32, R, Data signal of vlan117_received, </column>
                    <column name="s_axi_axilites">vlan117_received_ctrl, 0xe4, 32, R, Control signal of vlan117_received, 0=vlan117_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan118_received, 0xe8, 32, R, Data signal of vlan118_received, </column>
                    <column name="s_axi_axilites">vlan118_received_ctrl, 0xec, 32, R, Control signal of vlan118_received, 0=vlan118_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan119_received, 0xf0, 32, R, Data signal of vlan119_received, </column>
                    <column name="s_axi_axilites">vlan119_received_ctrl, 0xf4, 32, R, Control signal of vlan119_received, 0=vlan119_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan120_received, 0xf8, 32, R, Data signal of vlan120_received, </column>
                    <column name="s_axi_axilites">vlan120_received_ctrl, 0xfc, 32, R, Control signal of vlan120_received, 0=vlan120_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan121_received, 0x110, 32, R, Data signal of vlan121_received, </column>
                    <column name="s_axi_axilites">vlan121_received_ctrl, 0x114, 32, R, Control signal of vlan121_received, 0=vlan121_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan122_received, 0x118, 32, R, Data signal of vlan122_received, </column>
                    <column name="s_axi_axilites">vlan122_received_ctrl, 0x11c, 32, R, Control signal of vlan122_received, 0=vlan122_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan123_received, 0x120, 32, R, Data signal of vlan123_received, </column>
                    <column name="s_axi_axilites">vlan123_received_ctrl, 0x124, 32, R, Control signal of vlan123_received, 0=vlan123_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan124_received, 0x128, 32, R, Data signal of vlan124_received, </column>
                    <column name="s_axi_axilites">vlan124_received_ctrl, 0x12c, 32, R, Control signal of vlan124_received, 0=vlan124_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan125_received, 0x130, 32, R, Data signal of vlan125_received, </column>
                    <column name="s_axi_axilites">vlan125_received_ctrl, 0x134, 32, R, Control signal of vlan125_received, 0=vlan125_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan126_received, 0x138, 32, R, Data signal of vlan126_received, </column>
                    <column name="s_axi_axilites">vlan126_received_ctrl, 0x13c, 32, R, Control signal of vlan126_received, 0=vlan126_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan127_received, 0x140, 32, R, Data signal of vlan127_received, </column>
                    <column name="s_axi_axilites">vlan127_received_ctrl, 0x144, 32, R, Control signal of vlan127_received, 0=vlan127_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan128_received, 0x148, 32, R, Data signal of vlan128_received, </column>
                    <column name="s_axi_axilites">vlan128_received_ctrl, 0x14c, 32, R, Control signal of vlan128_received, 0=vlan128_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan129_received, 0x150, 32, R, Data signal of vlan129_received, </column>
                    <column name="s_axi_axilites">vlan129_received_ctrl, 0x154, 32, R, Control signal of vlan129_received, 0=vlan129_received_ap_vld</column>
                    <column name="s_axi_axilites">droped, 0x158, 32, R, Data signal of droped, </column>
                    <column name="s_axi_axilites">droped_ctrl, 0x15c, 32, R, Control signal of droped, 0=droped_ap_vld</column>
                    <column name="s_axi_axilites">multicast_recv_enable, 0x160, 32, W, Data signal of multicast_recv_enable, </column>
                    <column name="s_axi_axilites">unicast_filter_enable, 0x168, 32, W, Data signal of unicast_filter_enable, </column>
                    <column name="s_axi_axilites">unicast_vlan100_macaddr_lsb, 0x170, 32, W, Data signal of unicast_vlan100_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan100_macaddr_msb, 0x178, 32, W, Data signal of unicast_vlan100_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan101_macaddr_lsb, 0x180, 32, W, Data signal of unicast_vlan101_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan101_macaddr_msb, 0x188, 32, W, Data signal of unicast_vlan101_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan102_macaddr_lsb, 0x190, 32, W, Data signal of unicast_vlan102_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan102_macaddr_msb, 0x198, 32, W, Data signal of unicast_vlan102_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan103_macaddr_lsb, 0x1a0, 32, W, Data signal of unicast_vlan103_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan103_macaddr_msb, 0x1a8, 32, W, Data signal of unicast_vlan103_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan104_macaddr_lsb, 0x1b0, 32, W, Data signal of unicast_vlan104_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan104_macaddr_msb, 0x1b8, 32, W, Data signal of unicast_vlan104_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan105_macaddr_lsb, 0x1c0, 32, W, Data signal of unicast_vlan105_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan105_macaddr_msb, 0x1c8, 32, W, Data signal of unicast_vlan105_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan106_macaddr_lsb, 0x1d0, 32, W, Data signal of unicast_vlan106_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan106_macaddr_msb, 0x1d8, 32, W, Data signal of unicast_vlan106_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan107_macaddr_lsb, 0x1e0, 32, W, Data signal of unicast_vlan107_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan107_macaddr_msb, 0x1e8, 32, W, Data signal of unicast_vlan107_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan108_macaddr_lsb, 0x1f0, 32, W, Data signal of unicast_vlan108_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan108_macaddr_msb, 0x1f8, 32, W, Data signal of unicast_vlan108_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan109_macaddr_lsb, 0x200, 32, W, Data signal of unicast_vlan109_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan109_macaddr_msb, 0x208, 32, W, Data signal of unicast_vlan109_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan110_macaddr_lsb, 0x210, 32, W, Data signal of unicast_vlan110_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan110_macaddr_msb, 0x218, 32, W, Data signal of unicast_vlan110_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan111_macaddr_lsb, 0x220, 32, W, Data signal of unicast_vlan111_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan111_macaddr_msb, 0x228, 32, W, Data signal of unicast_vlan111_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan112_macaddr_lsb, 0x230, 32, W, Data signal of unicast_vlan112_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan112_macaddr_msb, 0x238, 32, W, Data signal of unicast_vlan112_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan113_macaddr_lsb, 0x240, 32, W, Data signal of unicast_vlan113_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan113_macaddr_msb, 0x248, 32, W, Data signal of unicast_vlan113_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan114_macaddr_lsb, 0x250, 32, W, Data signal of unicast_vlan114_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan114_macaddr_msb, 0x258, 32, W, Data signal of unicast_vlan114_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan115_macaddr_lsb, 0x260, 32, W, Data signal of unicast_vlan115_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan115_macaddr_msb, 0x268, 32, W, Data signal of unicast_vlan115_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan116_macaddr_lsb, 0x270, 32, W, Data signal of unicast_vlan116_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan116_macaddr_msb, 0x278, 32, W, Data signal of unicast_vlan116_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan117_macaddr_lsb, 0x280, 32, W, Data signal of unicast_vlan117_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan117_macaddr_msb, 0x288, 32, W, Data signal of unicast_vlan117_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan118_macaddr_lsb, 0x290, 32, W, Data signal of unicast_vlan118_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan118_macaddr_msb, 0x298, 32, W, Data signal of unicast_vlan118_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan119_macaddr_lsb, 0x2a0, 32, W, Data signal of unicast_vlan119_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan119_macaddr_msb, 0x2a8, 32, W, Data signal of unicast_vlan119_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan120_macaddr_lsb, 0x2b0, 32, W, Data signal of unicast_vlan120_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan120_macaddr_msb, 0x2b8, 32, W, Data signal of unicast_vlan120_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan121_macaddr_lsb, 0x2c0, 32, W, Data signal of unicast_vlan121_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan121_macaddr_msb, 0x2c8, 32, W, Data signal of unicast_vlan121_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan122_macaddr_lsb, 0x2d0, 32, W, Data signal of unicast_vlan122_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan122_macaddr_msb, 0x2d8, 32, W, Data signal of unicast_vlan122_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan123_macaddr_lsb, 0x2e0, 32, W, Data signal of unicast_vlan123_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan123_macaddr_msb, 0x2e8, 32, W, Data signal of unicast_vlan123_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan124_macaddr_lsb, 0x2f0, 32, W, Data signal of unicast_vlan124_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan124_macaddr_msb, 0x2f8, 32, W, Data signal of unicast_vlan124_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan125_macaddr_lsb, 0x300, 32, W, Data signal of unicast_vlan125_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan125_macaddr_msb, 0x308, 32, W, Data signal of unicast_vlan125_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan126_macaddr_lsb, 0x310, 32, W, Data signal of unicast_vlan126_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan126_macaddr_msb, 0x318, 32, W, Data signal of unicast_vlan126_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan127_macaddr_lsb, 0x320, 32, W, Data signal of unicast_vlan127_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan127_macaddr_msb, 0x328, 32, W, Data signal of unicast_vlan127_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan128_macaddr_lsb, 0x330, 32, W, Data signal of unicast_vlan128_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan128_macaddr_msb, 0x338, 32, W, Data signal of unicast_vlan128_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan129_macaddr_lsb, 0x340, 32, W, Data signal of unicast_vlan129_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan129_macaddr_msb, 0x348, 32, W, Data signal of unicast_vlan129_macaddr_msb, </column>
                    <column name="s_axi_axilites">log_all_mask, 0x350, 32, W, Data signal of log_all_mask, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="timestamp">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="fifo">in, pointer</column>
                    <column name="log_ddr">inout, long long int*</column>
                    <column name="tap_ddr">inout, long long int*</column>
                    <column name="status">unused, unsigned int*</column>
                    <column name="writeStatus">unused, unsigned short*</column>
                    <column name="timestamp">in, long long int</column>
                    <column name="logger_vlan_enable_mask">in, unsigned int*</column>
                    <column name="vlan100_received">out, unsigned int*</column>
                    <column name="vlan101_received">out, unsigned int*</column>
                    <column name="vlan102_received">out, unsigned int*</column>
                    <column name="vlan103_received">out, unsigned int*</column>
                    <column name="vlan104_received">out, unsigned int*</column>
                    <column name="vlan105_received">out, unsigned int*</column>
                    <column name="vlan106_received">out, unsigned int*</column>
                    <column name="vlan107_received">out, unsigned int*</column>
                    <column name="vlan108_received">out, unsigned int*</column>
                    <column name="vlan109_received">out, unsigned int*</column>
                    <column name="vlan110_received">out, unsigned int*</column>
                    <column name="vlan111_received">out, unsigned int*</column>
                    <column name="vlan112_received">out, unsigned int*</column>
                    <column name="vlan113_received">out, unsigned int*</column>
                    <column name="vlan114_received">out, unsigned int*</column>
                    <column name="vlan115_received">out, unsigned int*</column>
                    <column name="vlan116_received">out, unsigned int*</column>
                    <column name="vlan117_received">out, unsigned int*</column>
                    <column name="vlan118_received">out, unsigned int*</column>
                    <column name="vlan119_received">out, unsigned int*</column>
                    <column name="vlan120_received">out, unsigned int*</column>
                    <column name="vlan121_received">out, unsigned int*</column>
                    <column name="vlan122_received">out, unsigned int*</column>
                    <column name="vlan123_received">out, unsigned int*</column>
                    <column name="vlan124_received">out, unsigned int*</column>
                    <column name="vlan125_received">out, unsigned int*</column>
                    <column name="vlan126_received">out, unsigned int*</column>
                    <column name="vlan127_received">out, unsigned int*</column>
                    <column name="vlan128_received">out, unsigned int*</column>
                    <column name="vlan129_received">out, unsigned int*</column>
                    <column name="droped">out, unsigned int*</column>
                    <column name="multicast_recv_enable">in, unsigned int*</column>
                    <column name="unicast_filter_enable">in, unsigned int*</column>
                    <column name="unicast_vlan100_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan100_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan101_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan101_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan102_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan102_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan103_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan103_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan104_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan104_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan105_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan105_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan106_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan106_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan107_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan107_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan108_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan108_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan109_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan109_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan110_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan110_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan111_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan111_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan112_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan112_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan113_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan113_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan114_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan114_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan115_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan115_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan116_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan116_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan117_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan117_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan118_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan118_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan119_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan119_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan120_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan120_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan121_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan121_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan122_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan122_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan123_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan123_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan124_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan124_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan125_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan125_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan126_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan126_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan127_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan127_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan128_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan128_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan129_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan129_macaddr_msb">in, unsigned int*</column>
                    <column name="log_all_mask">in, unsigned int*</column>
                    <column name="fifo_axi_full">in, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="fifo">m_axi_mac_fifo, interface, , </column>
                    <column name="fifo">s_axi_axilites, register, offset, name=fifo_1 offset=0x10 range=32</column>
                    <column name="fifo">s_axi_axilites, register, offset, name=fifo_2 offset=0x14 range=32</column>
                    <column name="log_ddr">m_axi_ps, interface, , </column>
                    <column name="log_ddr">s_axi_axilites, interface, offset, </column>
                    <column name="tap_ddr">m_axi_ps, interface, , </column>
                    <column name="tap_ddr">s_axi_axilites, interface, offset, </column>
                    <column name="status">s_axi_axilites, register, , name=status offset=0x40 range=32</column>
                    <column name="writeStatus">s_axi_axilites, register, , name=writeStatus offset=0x48 range=32</column>
                    <column name="timestamp">timestamp, port, , </column>
                    <column name="logger_vlan_enable_mask">s_axi_axilites, register, , name=logger_vlan_enable_mask offset=0x50 range=32</column>
                    <column name="vlan100_received">s_axi_axilites, register, , name=vlan100_received offset=0x58 range=32</column>
                    <column name="vlan100_received">s_axi_axilites, register, , name=vlan100_received_ctrl offset=0x5c range=32</column>
                    <column name="vlan101_received">s_axi_axilites, register, , name=vlan101_received offset=0x60 range=32</column>
                    <column name="vlan101_received">s_axi_axilites, register, , name=vlan101_received_ctrl offset=0x64 range=32</column>
                    <column name="vlan102_received">s_axi_axilites, register, , name=vlan102_received offset=0x68 range=32</column>
                    <column name="vlan102_received">s_axi_axilites, register, , name=vlan102_received_ctrl offset=0x6c range=32</column>
                    <column name="vlan103_received">s_axi_axilites, register, , name=vlan103_received offset=0x70 range=32</column>
                    <column name="vlan103_received">s_axi_axilites, register, , name=vlan103_received_ctrl offset=0x74 range=32</column>
                    <column name="vlan104_received">s_axi_axilites, register, , name=vlan104_received offset=0x78 range=32</column>
                    <column name="vlan104_received">s_axi_axilites, register, , name=vlan104_received_ctrl offset=0x7c range=32</column>
                    <column name="vlan105_received">s_axi_axilites, register, , name=vlan105_received offset=0x80 range=32</column>
                    <column name="vlan105_received">s_axi_axilites, register, , name=vlan105_received_ctrl offset=0x84 range=32</column>
                    <column name="vlan106_received">s_axi_axilites, register, , name=vlan106_received offset=0x88 range=32</column>
                    <column name="vlan106_received">s_axi_axilites, register, , name=vlan106_received_ctrl offset=0x8c range=32</column>
                    <column name="vlan107_received">s_axi_axilites, register, , name=vlan107_received offset=0x90 range=32</column>
                    <column name="vlan107_received">s_axi_axilites, register, , name=vlan107_received_ctrl offset=0x94 range=32</column>
                    <column name="vlan108_received">s_axi_axilites, register, , name=vlan108_received offset=0x98 range=32</column>
                    <column name="vlan108_received">s_axi_axilites, register, , name=vlan108_received_ctrl offset=0x9c range=32</column>
                    <column name="vlan109_received">s_axi_axilites, register, , name=vlan109_received offset=0xa0 range=32</column>
                    <column name="vlan109_received">s_axi_axilites, register, , name=vlan109_received_ctrl offset=0xa4 range=32</column>
                    <column name="vlan110_received">s_axi_axilites, register, , name=vlan110_received offset=0xa8 range=32</column>
                    <column name="vlan110_received">s_axi_axilites, register, , name=vlan110_received_ctrl offset=0xac range=32</column>
                    <column name="vlan111_received">s_axi_axilites, register, , name=vlan111_received offset=0xb0 range=32</column>
                    <column name="vlan111_received">s_axi_axilites, register, , name=vlan111_received_ctrl offset=0xb4 range=32</column>
                    <column name="vlan112_received">s_axi_axilites, register, , name=vlan112_received offset=0xb8 range=32</column>
                    <column name="vlan112_received">s_axi_axilites, register, , name=vlan112_received_ctrl offset=0xbc range=32</column>
                    <column name="vlan113_received">s_axi_axilites, register, , name=vlan113_received offset=0xc0 range=32</column>
                    <column name="vlan113_received">s_axi_axilites, register, , name=vlan113_received_ctrl offset=0xc4 range=32</column>
                    <column name="vlan114_received">s_axi_axilites, register, , name=vlan114_received offset=0xc8 range=32</column>
                    <column name="vlan114_received">s_axi_axilites, register, , name=vlan114_received_ctrl offset=0xcc range=32</column>
                    <column name="vlan115_received">s_axi_axilites, register, , name=vlan115_received offset=0xd0 range=32</column>
                    <column name="vlan115_received">s_axi_axilites, register, , name=vlan115_received_ctrl offset=0xd4 range=32</column>
                    <column name="vlan116_received">s_axi_axilites, register, , name=vlan116_received offset=0xd8 range=32</column>
                    <column name="vlan116_received">s_axi_axilites, register, , name=vlan116_received_ctrl offset=0xdc range=32</column>
                    <column name="vlan117_received">s_axi_axilites, register, , name=vlan117_received offset=0xe0 range=32</column>
                    <column name="vlan117_received">s_axi_axilites, register, , name=vlan117_received_ctrl offset=0xe4 range=32</column>
                    <column name="vlan118_received">s_axi_axilites, register, , name=vlan118_received offset=0xe8 range=32</column>
                    <column name="vlan118_received">s_axi_axilites, register, , name=vlan118_received_ctrl offset=0xec range=32</column>
                    <column name="vlan119_received">s_axi_axilites, register, , name=vlan119_received offset=0xf0 range=32</column>
                    <column name="vlan119_received">s_axi_axilites, register, , name=vlan119_received_ctrl offset=0xf4 range=32</column>
                    <column name="vlan120_received">s_axi_axilites, register, , name=vlan120_received offset=0xf8 range=32</column>
                    <column name="vlan120_received">s_axi_axilites, register, , name=vlan120_received_ctrl offset=0xfc range=32</column>
                    <column name="vlan121_received">s_axi_axilites, register, , name=vlan121_received offset=0x110 range=32</column>
                    <column name="vlan121_received">s_axi_axilites, register, , name=vlan121_received_ctrl offset=0x114 range=32</column>
                    <column name="vlan122_received">s_axi_axilites, register, , name=vlan122_received offset=0x118 range=32</column>
                    <column name="vlan122_received">s_axi_axilites, register, , name=vlan122_received_ctrl offset=0x11c range=32</column>
                    <column name="vlan123_received">s_axi_axilites, register, , name=vlan123_received offset=0x120 range=32</column>
                    <column name="vlan123_received">s_axi_axilites, register, , name=vlan123_received_ctrl offset=0x124 range=32</column>
                    <column name="vlan124_received">s_axi_axilites, register, , name=vlan124_received offset=0x128 range=32</column>
                    <column name="vlan124_received">s_axi_axilites, register, , name=vlan124_received_ctrl offset=0x12c range=32</column>
                    <column name="vlan125_received">s_axi_axilites, register, , name=vlan125_received offset=0x130 range=32</column>
                    <column name="vlan125_received">s_axi_axilites, register, , name=vlan125_received_ctrl offset=0x134 range=32</column>
                    <column name="vlan126_received">s_axi_axilites, register, , name=vlan126_received offset=0x138 range=32</column>
                    <column name="vlan126_received">s_axi_axilites, register, , name=vlan126_received_ctrl offset=0x13c range=32</column>
                    <column name="vlan127_received">s_axi_axilites, register, , name=vlan127_received offset=0x140 range=32</column>
                    <column name="vlan127_received">s_axi_axilites, register, , name=vlan127_received_ctrl offset=0x144 range=32</column>
                    <column name="vlan128_received">s_axi_axilites, register, , name=vlan128_received offset=0x148 range=32</column>
                    <column name="vlan128_received">s_axi_axilites, register, , name=vlan128_received_ctrl offset=0x14c range=32</column>
                    <column name="vlan129_received">s_axi_axilites, register, , name=vlan129_received offset=0x150 range=32</column>
                    <column name="vlan129_received">s_axi_axilites, register, , name=vlan129_received_ctrl offset=0x154 range=32</column>
                    <column name="droped">s_axi_axilites, register, , name=droped offset=0x158 range=32</column>
                    <column name="droped">s_axi_axilites, register, , name=droped_ctrl offset=0x15c range=32</column>
                    <column name="multicast_recv_enable">s_axi_axilites, register, , name=multicast_recv_enable offset=0x160 range=32</column>
                    <column name="unicast_filter_enable">s_axi_axilites, register, , name=unicast_filter_enable offset=0x168 range=32</column>
                    <column name="unicast_vlan100_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan100_macaddr_lsb offset=0x170 range=32</column>
                    <column name="unicast_vlan100_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan100_macaddr_msb offset=0x178 range=32</column>
                    <column name="unicast_vlan101_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan101_macaddr_lsb offset=0x180 range=32</column>
                    <column name="unicast_vlan101_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan101_macaddr_msb offset=0x188 range=32</column>
                    <column name="unicast_vlan102_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan102_macaddr_lsb offset=0x190 range=32</column>
                    <column name="unicast_vlan102_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan102_macaddr_msb offset=0x198 range=32</column>
                    <column name="unicast_vlan103_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan103_macaddr_lsb offset=0x1a0 range=32</column>
                    <column name="unicast_vlan103_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan103_macaddr_msb offset=0x1a8 range=32</column>
                    <column name="unicast_vlan104_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan104_macaddr_lsb offset=0x1b0 range=32</column>
                    <column name="unicast_vlan104_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan104_macaddr_msb offset=0x1b8 range=32</column>
                    <column name="unicast_vlan105_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan105_macaddr_lsb offset=0x1c0 range=32</column>
                    <column name="unicast_vlan105_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan105_macaddr_msb offset=0x1c8 range=32</column>
                    <column name="unicast_vlan106_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan106_macaddr_lsb offset=0x1d0 range=32</column>
                    <column name="unicast_vlan106_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan106_macaddr_msb offset=0x1d8 range=32</column>
                    <column name="unicast_vlan107_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan107_macaddr_lsb offset=0x1e0 range=32</column>
                    <column name="unicast_vlan107_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan107_macaddr_msb offset=0x1e8 range=32</column>
                    <column name="unicast_vlan108_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan108_macaddr_lsb offset=0x1f0 range=32</column>
                    <column name="unicast_vlan108_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan108_macaddr_msb offset=0x1f8 range=32</column>
                    <column name="unicast_vlan109_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan109_macaddr_lsb offset=0x200 range=32</column>
                    <column name="unicast_vlan109_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan109_macaddr_msb offset=0x208 range=32</column>
                    <column name="unicast_vlan110_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan110_macaddr_lsb offset=0x210 range=32</column>
                    <column name="unicast_vlan110_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan110_macaddr_msb offset=0x218 range=32</column>
                    <column name="unicast_vlan111_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan111_macaddr_lsb offset=0x220 range=32</column>
                    <column name="unicast_vlan111_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan111_macaddr_msb offset=0x228 range=32</column>
                    <column name="unicast_vlan112_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan112_macaddr_lsb offset=0x230 range=32</column>
                    <column name="unicast_vlan112_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan112_macaddr_msb offset=0x238 range=32</column>
                    <column name="unicast_vlan113_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan113_macaddr_lsb offset=0x240 range=32</column>
                    <column name="unicast_vlan113_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan113_macaddr_msb offset=0x248 range=32</column>
                    <column name="unicast_vlan114_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan114_macaddr_lsb offset=0x250 range=32</column>
                    <column name="unicast_vlan114_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan114_macaddr_msb offset=0x258 range=32</column>
                    <column name="unicast_vlan115_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan115_macaddr_lsb offset=0x260 range=32</column>
                    <column name="unicast_vlan115_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan115_macaddr_msb offset=0x268 range=32</column>
                    <column name="unicast_vlan116_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan116_macaddr_lsb offset=0x270 range=32</column>
                    <column name="unicast_vlan116_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan116_macaddr_msb offset=0x278 range=32</column>
                    <column name="unicast_vlan117_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan117_macaddr_lsb offset=0x280 range=32</column>
                    <column name="unicast_vlan117_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan117_macaddr_msb offset=0x288 range=32</column>
                    <column name="unicast_vlan118_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan118_macaddr_lsb offset=0x290 range=32</column>
                    <column name="unicast_vlan118_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan118_macaddr_msb offset=0x298 range=32</column>
                    <column name="unicast_vlan119_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan119_macaddr_lsb offset=0x2a0 range=32</column>
                    <column name="unicast_vlan119_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan119_macaddr_msb offset=0x2a8 range=32</column>
                    <column name="unicast_vlan120_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan120_macaddr_lsb offset=0x2b0 range=32</column>
                    <column name="unicast_vlan120_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan120_macaddr_msb offset=0x2b8 range=32</column>
                    <column name="unicast_vlan121_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan121_macaddr_lsb offset=0x2c0 range=32</column>
                    <column name="unicast_vlan121_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan121_macaddr_msb offset=0x2c8 range=32</column>
                    <column name="unicast_vlan122_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan122_macaddr_lsb offset=0x2d0 range=32</column>
                    <column name="unicast_vlan122_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan122_macaddr_msb offset=0x2d8 range=32</column>
                    <column name="unicast_vlan123_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan123_macaddr_lsb offset=0x2e0 range=32</column>
                    <column name="unicast_vlan123_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan123_macaddr_msb offset=0x2e8 range=32</column>
                    <column name="unicast_vlan124_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan124_macaddr_lsb offset=0x2f0 range=32</column>
                    <column name="unicast_vlan124_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan124_macaddr_msb offset=0x2f8 range=32</column>
                    <column name="unicast_vlan125_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan125_macaddr_lsb offset=0x300 range=32</column>
                    <column name="unicast_vlan125_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan125_macaddr_msb offset=0x308 range=32</column>
                    <column name="unicast_vlan126_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan126_macaddr_lsb offset=0x310 range=32</column>
                    <column name="unicast_vlan126_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan126_macaddr_msb offset=0x318 range=32</column>
                    <column name="unicast_vlan127_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan127_macaddr_lsb offset=0x320 range=32</column>
                    <column name="unicast_vlan127_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan127_macaddr_msb offset=0x328 range=32</column>
                    <column name="unicast_vlan128_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan128_macaddr_lsb offset=0x330 range=32</column>
                    <column name="unicast_vlan128_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan128_macaddr_msb offset=0x338 range=32</column>
                    <column name="unicast_vlan129_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan129_macaddr_lsb offset=0x340 range=32</column>
                    <column name="unicast_vlan129_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan129_macaddr_msb offset=0x348 range=32</column>
                    <column name="log_all_mask">s_axi_axilites, register, , name=log_all_mask offset=0x350 range=32</column>
                    <column name="fifo_axi_full">m_axi_fifo_axi_full, interface, , </column>
                    <column name="fifo_axi_full">s_axi_axilites, interface, offset, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_ps">VITIS_LOOP_28_1, read, 4, 64, mac_logger.cpp:28:19</column>
                    <column name="m_axi_ps">VITIS_LOOP_32_2, read, 4, 64, mac_logger.cpp:32:19</column>
                    <column name="m_axi_fifo_axi_full">anonymous, read, 16, 32, mac_logger.cpp:103:2</column>
                    <column name="m_axi_ps">tx_2_log_ddr, write, variable, 64, mac_logger.cpp:965:4</column>
                    <column name="m_axi_ps">tx_2_tap_ddr, write, variable, 64, mac_logger.cpp:1025:4</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_mac_fifo">fifo_axi_lite, , Volatile or Atomic access cannot be transformed, 214-227, mac_logger.cpp:54:34</column>
                    <column name="m_axi_fifo_axi_full">fifo_axi_full, , Volatile or Atomic access cannot be transformed, 214-227, mac_logger.cpp:73:13</column>
                    <column name="m_axi_fifo_axi_full">fifo_axi_full, rx_macfifo_data, Could not analyze pattern, 214-229, mac_logger.cpp:100:2</column>
                    <column name="m_axi_mac_fifo">fifo_axi_lite, , Volatile or Atomic access cannot be transformed, 214-227, mac_logger.cpp:53:5</column>
                    <column name="m_axi_ps">tap_ddr, VITIS_LOOP_32_2, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 64, 214-353, mac_logger.cpp:32:19</column>
                    <column name="m_axi_ps">log_ddr, VITIS_LOOP_28_1, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 64, 214-353, mac_logger.cpp:28:19</column>
                    <column name="m_axi_fifo_axi_full">fifo_axi_full, anonymous, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, mac_logger.cpp:103:2</column>
                    <column name="m_axi_ps">tap_ddr, tx_2_tap_ddr, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 64, 214-353, mac_logger.cpp:1025:4</column>
                    <column name="m_axi_ps">log_ddr, tx_2_log_ddr, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 64, 214-353, mac_logger.cpp:965:4</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="mac_logger.cpp:29" status="valid" parentFunction="rx_ringbuffer_header" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mac_logger.cpp:33" status="valid" parentFunction="rx_ringbuffer_header" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="mac_logger.cpp:48" status="valid" parentFunction="rx_fifo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="mac_logger.cpp:92" status="valid" parentFunction="rx_fifo" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="mac_logger.cpp:102" status="valid" parentFunction="rx_fifo" variable="" isDirective="0" options="min=3 max=420 avg=160"/>
        <Pragma type="inline" location="mac_logger.cpp:252" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="off"/>
        <Pragma type="reset" location="mac_logger.cpp:255" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan100"/>
        <Pragma type="reset" location="mac_logger.cpp:257" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan101"/>
        <Pragma type="reset" location="mac_logger.cpp:259" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan102"/>
        <Pragma type="reset" location="mac_logger.cpp:261" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan103"/>
        <Pragma type="reset" location="mac_logger.cpp:263" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan104"/>
        <Pragma type="reset" location="mac_logger.cpp:265" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan105"/>
        <Pragma type="reset" location="mac_logger.cpp:267" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan106"/>
        <Pragma type="reset" location="mac_logger.cpp:269" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan107"/>
        <Pragma type="reset" location="mac_logger.cpp:271" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan108"/>
        <Pragma type="reset" location="mac_logger.cpp:273" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan109"/>
        <Pragma type="reset" location="mac_logger.cpp:276" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan110"/>
        <Pragma type="reset" location="mac_logger.cpp:278" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan111"/>
        <Pragma type="reset" location="mac_logger.cpp:280" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan112"/>
        <Pragma type="reset" location="mac_logger.cpp:282" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan113"/>
        <Pragma type="reset" location="mac_logger.cpp:284" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan114"/>
        <Pragma type="reset" location="mac_logger.cpp:286" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan115"/>
        <Pragma type="reset" location="mac_logger.cpp:288" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan116"/>
        <Pragma type="reset" location="mac_logger.cpp:290" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan117"/>
        <Pragma type="reset" location="mac_logger.cpp:292" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan118"/>
        <Pragma type="reset" location="mac_logger.cpp:294" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan119"/>
        <Pragma type="reset" location="mac_logger.cpp:297" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan120"/>
        <Pragma type="reset" location="mac_logger.cpp:299" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan121"/>
        <Pragma type="reset" location="mac_logger.cpp:301" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan122"/>
        <Pragma type="reset" location="mac_logger.cpp:303" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan123"/>
        <Pragma type="reset" location="mac_logger.cpp:305" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan124"/>
        <Pragma type="reset" location="mac_logger.cpp:307" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan125"/>
        <Pragma type="reset" location="mac_logger.cpp:309" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan126"/>
        <Pragma type="reset" location="mac_logger.cpp:311" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan127"/>
        <Pragma type="reset" location="mac_logger.cpp:313" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan128"/>
        <Pragma type="reset" location="mac_logger.cpp:315" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan129"/>
        <Pragma type="reset" location="mac_logger.cpp:318" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_droped"/>
        <Pragma type="reset" location="mac_logger.cpp:321" status="valid" parentFunction="tx_ddr" variable="last_log_tx_index" isDirective="0" options="variable=last_log_tx_index"/>
        <Pragma type="reset" location="mac_logger.cpp:323" status="valid" parentFunction="tx_ddr" variable="last_tap_tx_index" isDirective="0" options="variable=last_tap_tx_index"/>
        <Pragma type="pipeline" location="mac_logger.cpp:925" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mac_logger.cpp:966" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="mac_logger.cpp:967" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="min=3 max=420 avg=160"/>
        <Pragma type="pipeline" location="mac_logger.cpp:987" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mac_logger.cpp:1026" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="mac_logger.cpp:1027" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="min=3 max=440 avg=160"/>
        <Pragma type="interface" location="mac_logger.cpp:1146" status="valid" parentFunction="mac_logger" variable="fifo" isDirective="0" options="m_axi depth=1024*5 port=fifo offset=slave bundle=mac_fifo"/>
        <Pragma type="interface" location="mac_logger.cpp:1147" status="valid" parentFunction="mac_logger" variable="fifo" isDirective="0" options="s_axilite port=fifo bundle=axilites offset=0x10"/>
        <Pragma type="interface" location="mac_logger.cpp:1149" status="valid" parentFunction="mac_logger" variable="fifo_axi_full" isDirective="0" options="mode=m_axi bundle=fifo_axi_full depth=1028 max_read_burst_length=16 max_write_burst_length=16 num_read_outstanding=16 num_write_outstanding=16 port=fifo_axi_full offset=slave"/>
        <Pragma type="interface" location="mac_logger.cpp:1150" status="valid" parentFunction="mac_logger" variable="fifo_axi_full" isDirective="0" options="s_axilite port=fifo_axi_full bundle=axilites offset=0x1c"/>
        <Pragma type="interface" location="mac_logger.cpp:1156" status="valid" parentFunction="mac_logger" variable="log_ddr" isDirective="0" options="m_axi depth=2048*200/4 port=log_ddr name=ddr offset=slave bundle=ps num_read_outstanding=16 num_write_outstanding=16 max_read_burst_length=16 max_write_burst_length=64 max_widen_bitwidth=64"/>
        <Pragma type="interface" location="mac_logger.cpp:1157" status="valid" parentFunction="mac_logger" variable="log_ddr" isDirective="0" options="s_axilite port=log_ddr bundle=axilites name=ddr offset=0x28"/>
        <Pragma type="interface" location="mac_logger.cpp:1158" status="valid" parentFunction="mac_logger" variable="tap_ddr" isDirective="0" options="m_axi depth=2048*200/4 port=tap_ddr name=driver offset=slave bundle=ps num_read_outstanding=16 num_write_outstanding=16 max_read_burst_length=16 max_write_burst_length=64 max_widen_bitwidth=64"/>
        <Pragma type="interface" location="mac_logger.cpp:1159" status="valid" parentFunction="mac_logger" variable="tap_ddr" isDirective="0" options="s_axilite port=tap_ddr bundle=axilites name=driver offset=0x34"/>
        <Pragma type="interface" location="mac_logger.cpp:1161" status="valid" parentFunction="mac_logger" variable="status" isDirective="0" options="mode=s_axilite port=status offset=0x40 register bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1162" status="valid" parentFunction="mac_logger" variable="writeStatus" isDirective="0" options="mode=s_axilite port=writeStatus offset=0x48 register bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1164" status="valid" parentFunction="mac_logger" variable="logger_vlan_enable_mask" isDirective="0" options="mode=s_axilite port=logger_vlan_enable_mask offset=0x50 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1166" status="valid" parentFunction="mac_logger" variable="vlan100_received" isDirective="0" options="s_axilite register port=vlan100_received offset=0x58 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1167" status="valid" parentFunction="mac_logger" variable="vlan101_received" isDirective="0" options="s_axilite register port=vlan101_received offset=0x60 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1168" status="valid" parentFunction="mac_logger" variable="vlan102_received" isDirective="0" options="s_axilite register port=vlan102_received offset=0x68 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1169" status="valid" parentFunction="mac_logger" variable="vlan103_received" isDirective="0" options="s_axilite register port=vlan103_received offset=0x70 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1170" status="valid" parentFunction="mac_logger" variable="vlan104_received" isDirective="0" options="s_axilite register port=vlan104_received offset=0x78 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1171" status="valid" parentFunction="mac_logger" variable="vlan105_received" isDirective="0" options="s_axilite register port=vlan105_received offset=0x80 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1172" status="valid" parentFunction="mac_logger" variable="vlan106_received" isDirective="0" options="s_axilite register port=vlan106_received offset=0x88 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1173" status="valid" parentFunction="mac_logger" variable="vlan107_received" isDirective="0" options="s_axilite register port=vlan107_received offset=0x90 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1174" status="valid" parentFunction="mac_logger" variable="vlan108_received" isDirective="0" options="s_axilite register port=vlan108_received offset=0x98 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1175" status="valid" parentFunction="mac_logger" variable="vlan109_received" isDirective="0" options="s_axilite register port=vlan109_received offset=0xa0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1177" status="valid" parentFunction="mac_logger" variable="vlan110_received" isDirective="0" options="s_axilite register port=vlan110_received offset=0xa8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1178" status="valid" parentFunction="mac_logger" variable="vlan111_received" isDirective="0" options="s_axilite register port=vlan111_received offset=0xb0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1179" status="valid" parentFunction="mac_logger" variable="vlan112_received" isDirective="0" options="s_axilite register port=vlan112_received offset=0xb8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1180" status="valid" parentFunction="mac_logger" variable="vlan113_received" isDirective="0" options="s_axilite register port=vlan113_received offset=0xc0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1181" status="valid" parentFunction="mac_logger" variable="vlan114_received" isDirective="0" options="s_axilite register port=vlan114_received offset=0xc8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1182" status="valid" parentFunction="mac_logger" variable="vlan115_received" isDirective="0" options="s_axilite register port=vlan115_received offset=0xd0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1183" status="valid" parentFunction="mac_logger" variable="vlan116_received" isDirective="0" options="s_axilite register port=vlan116_received offset=0xd8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1184" status="valid" parentFunction="mac_logger" variable="vlan117_received" isDirective="0" options="s_axilite register port=vlan117_received offset=0xe0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1185" status="valid" parentFunction="mac_logger" variable="vlan118_received" isDirective="0" options="s_axilite register port=vlan118_received offset=0xe8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1186" status="valid" parentFunction="mac_logger" variable="vlan119_received" isDirective="0" options="s_axilite register port=vlan119_received offset=0xf0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1188" status="valid" parentFunction="mac_logger" variable="vlan120_received" isDirective="0" options="s_axilite register port=vlan120_received offset=0xf8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1189" status="valid" parentFunction="mac_logger" variable="vlan121_received" isDirective="0" options="s_axilite register port=vlan121_received offset=0x110 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1190" status="valid" parentFunction="mac_logger" variable="vlan122_received" isDirective="0" options="s_axilite register port=vlan122_received offset=0x118 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1191" status="valid" parentFunction="mac_logger" variable="vlan123_received" isDirective="0" options="s_axilite register port=vlan123_received offset=0x120 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1192" status="valid" parentFunction="mac_logger" variable="vlan124_received" isDirective="0" options="s_axilite register port=vlan124_received offset=0x128 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1193" status="valid" parentFunction="mac_logger" variable="vlan125_received" isDirective="0" options="s_axilite register port=vlan125_received offset=0x130 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1194" status="valid" parentFunction="mac_logger" variable="vlan126_received" isDirective="0" options="s_axilite register port=vlan126_received offset=0x138 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1195" status="valid" parentFunction="mac_logger" variable="vlan127_received" isDirective="0" options="s_axilite register port=vlan127_received offset=0x140 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1196" status="valid" parentFunction="mac_logger" variable="vlan128_received" isDirective="0" options="s_axilite register port=vlan128_received offset=0x148 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1197" status="valid" parentFunction="mac_logger" variable="vlan129_received" isDirective="0" options="s_axilite register port=vlan129_received offset=0x150 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1198" status="valid" parentFunction="mac_logger" variable="droped" isDirective="0" options="s_axilite register port=droped offset=0x158 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1200" status="valid" parentFunction="mac_logger" variable="multicast_recv_enable" isDirective="0" options="s_axilite port=multicast_recv_enable offset=0x160 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1201" status="valid" parentFunction="mac_logger" variable="unicast_filter_enable" isDirective="0" options="s_axilite port=unicast_filter_enable offset=0x168 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1202" status="valid" parentFunction="mac_logger" variable="unicast_vlan100_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan100_macaddr_lsb offset=0x170 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1203" status="valid" parentFunction="mac_logger" variable="unicast_vlan100_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan100_macaddr_msb offset=0x178 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1204" status="valid" parentFunction="mac_logger" variable="unicast_vlan101_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan101_macaddr_lsb offset=0x180 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1205" status="valid" parentFunction="mac_logger" variable="unicast_vlan101_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan101_macaddr_msb offset=0x188 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1206" status="valid" parentFunction="mac_logger" variable="unicast_vlan102_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan102_macaddr_lsb offset=0x190 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1207" status="valid" parentFunction="mac_logger" variable="unicast_vlan102_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan102_macaddr_msb offset=0x198 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1208" status="valid" parentFunction="mac_logger" variable="unicast_vlan103_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan103_macaddr_lsb offset=0x1a0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1209" status="valid" parentFunction="mac_logger" variable="unicast_vlan103_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan103_macaddr_msb offset=0x1a8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1210" status="valid" parentFunction="mac_logger" variable="unicast_vlan104_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan104_macaddr_lsb offset=0x1b0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1211" status="valid" parentFunction="mac_logger" variable="unicast_vlan104_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan104_macaddr_msb offset=0x1b8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1212" status="valid" parentFunction="mac_logger" variable="unicast_vlan105_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan105_macaddr_lsb offset=0x1c0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1213" status="valid" parentFunction="mac_logger" variable="unicast_vlan105_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan105_macaddr_msb offset=0x1c8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1214" status="valid" parentFunction="mac_logger" variable="unicast_vlan106_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan106_macaddr_lsb offset=0x1d0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1215" status="valid" parentFunction="mac_logger" variable="unicast_vlan106_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan106_macaddr_msb offset=0x1d8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1216" status="valid" parentFunction="mac_logger" variable="unicast_vlan107_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan107_macaddr_lsb offset=0x1e0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1217" status="valid" parentFunction="mac_logger" variable="unicast_vlan107_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan107_macaddr_msb offset=0x1e8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1218" status="valid" parentFunction="mac_logger" variable="unicast_vlan108_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan108_macaddr_lsb offset=0x1f0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1219" status="valid" parentFunction="mac_logger" variable="unicast_vlan108_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan108_macaddr_msb offset=0x1f8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1220" status="valid" parentFunction="mac_logger" variable="unicast_vlan109_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan109_macaddr_lsb offset=0x200 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1221" status="valid" parentFunction="mac_logger" variable="unicast_vlan109_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan109_macaddr_msb offset=0x208 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1222" status="valid" parentFunction="mac_logger" variable="unicast_vlan110_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan110_macaddr_lsb offset=0x210 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1223" status="valid" parentFunction="mac_logger" variable="unicast_vlan110_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan110_macaddr_msb offset=0x218 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1224" status="valid" parentFunction="mac_logger" variable="unicast_vlan111_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan111_macaddr_lsb offset=0x220 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1225" status="valid" parentFunction="mac_logger" variable="unicast_vlan111_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan111_macaddr_msb offset=0x228 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1226" status="valid" parentFunction="mac_logger" variable="unicast_vlan112_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan112_macaddr_lsb offset=0x230 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1227" status="valid" parentFunction="mac_logger" variable="unicast_vlan112_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan112_macaddr_msb offset=0x238 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1228" status="valid" parentFunction="mac_logger" variable="unicast_vlan113_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan113_macaddr_lsb offset=0x240 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1229" status="valid" parentFunction="mac_logger" variable="unicast_vlan113_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan113_macaddr_msb offset=0x248 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1230" status="valid" parentFunction="mac_logger" variable="unicast_vlan114_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan114_macaddr_lsb offset=0x250 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1231" status="valid" parentFunction="mac_logger" variable="unicast_vlan114_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan114_macaddr_msb offset=0x258 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1232" status="valid" parentFunction="mac_logger" variable="unicast_vlan115_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan115_macaddr_lsb offset=0x260 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1233" status="valid" parentFunction="mac_logger" variable="unicast_vlan115_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan115_macaddr_msb offset=0x268 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1234" status="valid" parentFunction="mac_logger" variable="unicast_vlan116_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan116_macaddr_lsb offset=0x270 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1235" status="valid" parentFunction="mac_logger" variable="unicast_vlan116_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan116_macaddr_msb offset=0x278 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1236" status="valid" parentFunction="mac_logger" variable="unicast_vlan117_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan117_macaddr_lsb offset=0x280 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1237" status="valid" parentFunction="mac_logger" variable="unicast_vlan117_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan117_macaddr_msb offset=0x288 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1238" status="valid" parentFunction="mac_logger" variable="unicast_vlan118_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan118_macaddr_lsb offset=0x290 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1239" status="valid" parentFunction="mac_logger" variable="unicast_vlan118_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan118_macaddr_msb offset=0x298 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1240" status="valid" parentFunction="mac_logger" variable="unicast_vlan119_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan119_macaddr_lsb offset=0x2a0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1241" status="valid" parentFunction="mac_logger" variable="unicast_vlan119_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan119_macaddr_msb offset=0x2a8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1242" status="valid" parentFunction="mac_logger" variable="unicast_vlan120_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan120_macaddr_lsb offset=0x2b0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1243" status="valid" parentFunction="mac_logger" variable="unicast_vlan120_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan120_macaddr_msb offset=0x2b8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1244" status="valid" parentFunction="mac_logger" variable="unicast_vlan121_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan121_macaddr_lsb offset=0x2c0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1245" status="valid" parentFunction="mac_logger" variable="unicast_vlan121_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan121_macaddr_msb offset=0x2c8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1246" status="valid" parentFunction="mac_logger" variable="unicast_vlan122_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan122_macaddr_lsb offset=0x2d0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1247" status="valid" parentFunction="mac_logger" variable="unicast_vlan122_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan122_macaddr_msb offset=0x2d8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1248" status="valid" parentFunction="mac_logger" variable="unicast_vlan123_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan123_macaddr_lsb offset=0x2e0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1249" status="valid" parentFunction="mac_logger" variable="unicast_vlan123_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan123_macaddr_msb offset=0x2e8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1250" status="valid" parentFunction="mac_logger" variable="unicast_vlan124_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan124_macaddr_lsb offset=0x2f0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1251" status="valid" parentFunction="mac_logger" variable="unicast_vlan124_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan124_macaddr_msb offset=0x2f8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1252" status="valid" parentFunction="mac_logger" variable="unicast_vlan125_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan125_macaddr_lsb offset=0x300 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1253" status="valid" parentFunction="mac_logger" variable="unicast_vlan125_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan125_macaddr_msb offset=0x308 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1254" status="valid" parentFunction="mac_logger" variable="unicast_vlan126_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan126_macaddr_lsb offset=0x310 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1255" status="valid" parentFunction="mac_logger" variable="unicast_vlan126_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan126_macaddr_msb offset=0x318 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1256" status="valid" parentFunction="mac_logger" variable="unicast_vlan127_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan127_macaddr_lsb offset=0x320 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1257" status="valid" parentFunction="mac_logger" variable="unicast_vlan127_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan127_macaddr_msb offset=0x328 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1258" status="valid" parentFunction="mac_logger" variable="unicast_vlan128_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan128_macaddr_lsb offset=0x330 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1259" status="valid" parentFunction="mac_logger" variable="unicast_vlan128_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan128_macaddr_msb offset=0x338 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1260" status="valid" parentFunction="mac_logger" variable="unicast_vlan129_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan129_macaddr_lsb offset=0x340 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1261" status="valid" parentFunction="mac_logger" variable="unicast_vlan129_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan129_macaddr_msb offset=0x348 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1262" status="valid" parentFunction="mac_logger" variable="log_all_mask" isDirective="0" options="s_axilite port=log_all_mask offset=0x350 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1266" status="valid" parentFunction="mac_logger" variable="return" isDirective="0" options="s_axilite port=return bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:1267" status="valid" parentFunction="mac_logger" variable="return" isDirective="0" options="mode=ap_ctrl_chain port=return"/>
        <Pragma type="dataflow" location="mac_logger.cpp:1277" status="valid" parentFunction="mac_logger" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

