vendor_name = ModelSim
source_file = 1, C:/altera/13.1/ins/COMP/CLK_DIV/rtl/clk_div.v
source_file = 1, C:/altera/13.1/ins/TEST/clk_div_test/main.v
source_file = 1, C:/altera/13.1/ins/TEST/clk_div_test/db/main.cbx.xml
design_name = main
instance = comp, \clk_div~output\, clk_div~output, main, 1
instance = comp, \clk~input\, clk~input, main, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, main, 1
instance = comp, \U1|Add0~0\, U1|Add0~0, main, 1
instance = comp, \rst_n~input\, rst_n~input, main, 1
instance = comp, \rst_n~inputclkctrl\, rst_n~inputclkctrl, main, 1
instance = comp, \U1|cnt[0]\, U1|cnt[0], main, 1
instance = comp, \U1|Add0~2\, U1|Add0~2, main, 1
instance = comp, \U1|cnt~0\, U1|cnt~0, main, 1
instance = comp, \U1|cnt[1]\, U1|cnt[1], main, 1
instance = comp, \U1|Add0~4\, U1|Add0~4, main, 1
instance = comp, \U1|cnt[2]\, U1|cnt[2], main, 1
instance = comp, \U1|Add0~6\, U1|Add0~6, main, 1
instance = comp, \U1|cnt[3]\, U1|cnt[3], main, 1
instance = comp, \U1|Equal0~9\, U1|Equal0~9, main, 1
instance = comp, \U1|Add0~8\, U1|Add0~8, main, 1
instance = comp, \U1|cnt[4]\, U1|cnt[4], main, 1
instance = comp, \U1|Add0~10\, U1|Add0~10, main, 1
instance = comp, \U1|cnt[5]\, U1|cnt[5], main, 1
instance = comp, \U1|Add0~12\, U1|Add0~12, main, 1
instance = comp, \U1|cnt[6]\, U1|cnt[6], main, 1
instance = comp, \U1|Add0~14\, U1|Add0~14, main, 1
instance = comp, \U1|cnt[7]\, U1|cnt[7], main, 1
instance = comp, \U1|Equal0~8\, U1|Equal0~8, main, 1
instance = comp, \U1|Add0~16\, U1|Add0~16, main, 1
instance = comp, \U1|cnt[8]\, U1|cnt[8], main, 1
instance = comp, \U1|Add0~18\, U1|Add0~18, main, 1
instance = comp, \U1|cnt[9]\, U1|cnt[9], main, 1
instance = comp, \U1|Add0~20\, U1|Add0~20, main, 1
instance = comp, \U1|cnt[10]\, U1|cnt[10], main, 1
instance = comp, \U1|Add0~22\, U1|Add0~22, main, 1
instance = comp, \U1|cnt[11]\, U1|cnt[11], main, 1
instance = comp, \U1|Equal0~6\, U1|Equal0~6, main, 1
instance = comp, \U1|Add0~24\, U1|Add0~24, main, 1
instance = comp, \U1|cnt[12]\, U1|cnt[12], main, 1
instance = comp, \U1|Add0~26\, U1|Add0~26, main, 1
instance = comp, \U1|cnt[13]\, U1|cnt[13], main, 1
instance = comp, \U1|Add0~28\, U1|Add0~28, main, 1
instance = comp, \U1|cnt[14]\, U1|cnt[14], main, 1
instance = comp, \U1|Add0~30\, U1|Add0~30, main, 1
instance = comp, \U1|cnt[15]\, U1|cnt[15], main, 1
instance = comp, \U1|Equal0~5\, U1|Equal0~5, main, 1
instance = comp, \U1|Equal0~7\, U1|Equal0~7, main, 1
instance = comp, \U1|Add0~32\, U1|Add0~32, main, 1
instance = comp, \U1|cnt[16]\, U1|cnt[16], main, 1
instance = comp, \U1|Add0~34\, U1|Add0~34, main, 1
instance = comp, \U1|cnt[17]\, U1|cnt[17], main, 1
instance = comp, \U1|Add0~36\, U1|Add0~36, main, 1
instance = comp, \U1|cnt[18]\, U1|cnt[18], main, 1
instance = comp, \U1|Add0~38\, U1|Add0~38, main, 1
instance = comp, \U1|cnt[19]\, U1|cnt[19], main, 1
instance = comp, \U1|Equal0~3\, U1|Equal0~3, main, 1
instance = comp, \U1|Add0~40\, U1|Add0~40, main, 1
instance = comp, \U1|cnt[20]\, U1|cnt[20], main, 1
instance = comp, \U1|Add0~42\, U1|Add0~42, main, 1
instance = comp, \U1|cnt[21]\, U1|cnt[21], main, 1
instance = comp, \U1|Add0~44\, U1|Add0~44, main, 1
instance = comp, \U1|cnt[22]\, U1|cnt[22], main, 1
instance = comp, \U1|Add0~46\, U1|Add0~46, main, 1
instance = comp, \U1|cnt[23]\, U1|cnt[23], main, 1
instance = comp, \U1|Add0~48\, U1|Add0~48, main, 1
instance = comp, \U1|cnt[24]\, U1|cnt[24], main, 1
instance = comp, \U1|Add0~50\, U1|Add0~50, main, 1
instance = comp, \U1|cnt[25]\, U1|cnt[25], main, 1
instance = comp, \U1|Add0~52\, U1|Add0~52, main, 1
instance = comp, \U1|cnt[26]\, U1|cnt[26], main, 1
instance = comp, \U1|Add0~54\, U1|Add0~54, main, 1
instance = comp, \U1|cnt[27]\, U1|cnt[27], main, 1
instance = comp, \U1|Equal0~1\, U1|Equal0~1, main, 1
instance = comp, \U1|Add0~56\, U1|Add0~56, main, 1
instance = comp, \U1|cnt[28]\, U1|cnt[28], main, 1
instance = comp, \U1|Add0~58\, U1|Add0~58, main, 1
instance = comp, \U1|cnt[29]\, U1|cnt[29], main, 1
instance = comp, \U1|Add0~60\, U1|Add0~60, main, 1
instance = comp, \U1|cnt[30]\, U1|cnt[30], main, 1
instance = comp, \U1|Add0~62\, U1|Add0~62, main, 1
instance = comp, \U1|cnt[31]\, U1|cnt[31], main, 1
instance = comp, \U1|Equal0~0\, U1|Equal0~0, main, 1
instance = comp, \U1|Equal0~2\, U1|Equal0~2, main, 1
instance = comp, \U1|Equal0~4\, U1|Equal0~4, main, 1
instance = comp, \U1|Equal0~10\, U1|Equal0~10, main, 1
instance = comp, \U1|clk_div~0\, U1|clk_div~0, main, 1
instance = comp, \U1|clk_div\, U1|clk_div, main, 1
