
---------- Begin Simulation Statistics ----------
final_tick                               572574462991500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879008                       # Number of bytes of host memory used
host_op_rate                                   105204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   213.65                       # Real time elapsed on the host
host_tick_rate                               33464076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007150                       # Number of seconds simulated
sim_ticks                                  7149737750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76063                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        156628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35136                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40232                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28162                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35136                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6974                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45730                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329216                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1538912                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469102                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14205763                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.582260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.742157                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9491500     66.81%     66.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       706709      4.97%     71.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       840043      5.91%     77.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       265701      1.87%     79.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563679      3.97%     83.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       264427      1.86%     85.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       338380      2.38%     87.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       196412      1.38%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1538912     10.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14205763                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.429945                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.429945                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10436680                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108701                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           728786                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2460946                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6088                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        634815                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786162                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367366                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45730                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084092                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13153806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473809                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12176                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003198                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1107541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33288                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.732462                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14267435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.633450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.068403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10785786     75.60%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           105612      0.74%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           218076      1.53%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169149      1.19%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177626      1.24%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143436      1.01%     81.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219632      1.54%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            74494      0.52%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2373624     16.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14267435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989088                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172614                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.617246                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10308263                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367366                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          284131                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789692                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419000                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042450                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7940897                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4674                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23125743                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3508309                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6088                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3516739                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29950                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       596940                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138605                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167391                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          245                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28824758                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919714                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606380                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17478752                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.602838                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962715                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21289583                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345066                       # number of integer regfile writes
system.switch_cpus.ipc                       0.699328                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.699328                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237418     14.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2696      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47747      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477007     23.68%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002299     17.30%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       763010      3.30%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94617      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7179493     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272899      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23130424                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22501903                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44070108                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443709                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671117                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1035366                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044762                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             595      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121674     11.75%     11.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       265458     25.64%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89176      8.61%     46.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11553      1.12%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       494339     47.75%     94.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        52571      5.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622747                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17493972                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476005                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936739                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23130424                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          438                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       275297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14267435                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.621204                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.466169                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8851303     62.04%     62.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       699643      4.90%     66.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       733182      5.14%     72.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       630888      4.42%     76.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       902161      6.32%     82.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       708916      4.97%     87.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       771456      5.41%     93.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       469295      3.29%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       500591      3.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14267435                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.617574                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084092                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23654                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96441                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10615997                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14299455                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3867470                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          98442                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1019257                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1881486                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         16439                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938261                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064748                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906440                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2797463                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4466846                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6088                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6577037                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515554                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040372                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168482                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3898098                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35546602                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954383                       # The number of ROB writes
system.switch_cpus.timesIdled                     339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        70355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          70355                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              56944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22867                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53196                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23621                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         56944                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       237193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       237193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 237193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6619648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6619648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6619648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             80565                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   80565    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               80565                       # Request fanout histogram
system.membus.reqLayer2.occupancy           264613000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          446060500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7149737750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82680                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       342008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10686784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10719552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           97800                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1463488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           212540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.331020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470581                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 142185     66.90%     66.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70355     33.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             212540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          166838500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171511500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           59                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        34116                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34175                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           59                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        34116                       # number of overall hits
system.l2.overall_hits::total                   34175                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          335                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        80225                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80565                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          335                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        80225                       # number of overall misses
system.l2.overall_misses::total                 80565                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     25898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8114011500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8139909500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     25898000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8114011500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8139909500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114740                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114740                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.850254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.701629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.850254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.701629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702153                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77307.462687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101140.685572                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101035.306895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77307.462687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101140.685572                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101035.306895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22867                       # number of writebacks
system.l2.writebacks::total                     22867                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        80225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        80225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80560                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22548000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7311761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7334309500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22548000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7311761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7334309500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.850254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.701629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.850254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.701629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67307.462687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91140.685572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91041.577706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67307.462687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91140.685572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91041.577706                       # average overall mshr miss latency
system.l2.replacements                          97800                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52637                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52637                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52637                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52637                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        48618                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         48618                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8043                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        23620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23621                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2318379000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2318379000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.745981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98153.217612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98149.062275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        23620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2082179000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2082179000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.745981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88153.217612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88153.217612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     25898000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25898000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.850254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.851010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77307.462687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76848.664688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22548000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22548000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.850254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.845960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67307.462687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67307.462687                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        26073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        56605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56607                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5795632500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5795632500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.684644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.684652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102387.289109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102383.671631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        56605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5229582500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5229582500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.684644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.684627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92387.289109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92387.289109                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3977.908911                       # Cycle average of tags in use
system.l2.tags.total_refs                      119232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.219141                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     332.203672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.145558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.043580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    20.110286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3624.405814                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.884865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971169                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2940                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1927304                       # Number of tag accesses
system.l2.tags.data_accesses                  1927304                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        21440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5134400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5156160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        21440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1463488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1463488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        80225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22867                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2998711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    718124242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             721167710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2998711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3016614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204691144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204691144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204691144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2998711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    718124242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            925858854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     22867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     80188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380300250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              163806                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       80560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22867                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1502                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2487060500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  402615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3996866750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30886.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49636.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17304                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80560                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.773532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.199642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.922107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62738     85.14%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6716      9.11%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2485      3.37%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1045      1.42%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          376      0.51%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      0.24%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           76      0.10%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.636562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.489145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.874373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1372     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.638747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.606251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              988     71.96%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.66%     72.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              274     19.96%     92.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      6.48%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.87%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5153472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1462080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5155840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1463488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       720.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    721.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7149552000                       # Total gap between requests
system.mem_ctrls.avgGap                      69126.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        21440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5132032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1462080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2998711.386302245781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 717793040.730759620667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204494213.791268080473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        80225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22867                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8768750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3988098000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 168517719250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26175.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49711.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7369472.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            276417960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            146908245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           303392880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           62436420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     564239520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3208121310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         43897440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4605413775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.137441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     88318250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    238680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6822729250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            249750060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            132737715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           271541340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           56814480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     564239520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3197073570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         53166240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4525322925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.935512                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    112679500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    238680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6798368000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7149727500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083700                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083688                       # number of overall hits
system.cpu.icache.overall_hits::total         1083700                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27975000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27975000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27975000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27975000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084092                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084106                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084092                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084106                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69245.049505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68903.940887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69245.049505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68903.940887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27126500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27126500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27126500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27126500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68848.984772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68848.984772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68848.984772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68848.984772                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083700                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69245.049505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68903.940887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27126500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27126500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68848.984772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68848.984772                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46723                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.784483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9254155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9254158                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9267977                       # number of overall hits
system.cpu.dcache.overall_hits::total         9267980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       172810                       # number of overall misses
system.cpu.dcache.overall_misses::total        172813                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12260556178                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12260556178                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12260556178                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12260556178                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9423425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9423431                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9440787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9440793                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72431.950009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72430.666308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70948.186899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70946.955252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1842043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30477                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.440430                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52637                       # number of writebacks
system.cpu.dcache.writebacks::total             52637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114341                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8538226178                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8538226178                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8652777678                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8652777678                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75522.764831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75522.764831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75675.196806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75675.196806                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7034250                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7034252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9776590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9776590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7171830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7171834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71061.131705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71060.098705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6086193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6086193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74776.304797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74776.304797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2483965678                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2483965678                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78383.265320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78380.791960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2452033178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2452033178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77441.593595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77441.593595                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13822                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13822                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3540                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3540                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.203894                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.203894                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    114551500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    114551500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89075.816485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89075.816485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574462991500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.012671                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8674955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.552727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.012669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18995930                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18995930                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572595127474000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907412                       # Number of bytes of host memory used
host_op_rate                                   156944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   567.44                       # Real time elapsed on the host
host_tick_rate                               36417022                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020664                       # Number of seconds simulated
sim_ticks                                 20664482500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       245031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        490255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       550384                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15971                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       577150                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442406                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       550384                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       107978                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          620814                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28090                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5811                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2650012                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2442840                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16219                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4581134                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1808917                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     40914915                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.627255                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.765677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     26909482     65.77%     65.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2116912      5.17%     70.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2422373      5.92%     76.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       972269      2.38%     79.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1614717      3.95%     83.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       763220      1.87%     85.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       967163      2.36%     87.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       567645      1.39%     88.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4581134     11.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     40914915                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.377632                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.377632                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      29718576                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69040428                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2158839                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7272933                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          32089                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1977379                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22205370                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5210                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6682746                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1747                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              620814                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134899                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37882613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3038                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31847903                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1678                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           64178                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.015021                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3243027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       470496                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.770595                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     41159816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.697722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.097332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30589637     74.32%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           314392      0.76%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           629722      1.53%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           742657      1.80%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           534629      1.30%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           429199      1.04%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           659989      1.60%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           245074      0.60%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7014517     17.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     41159816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102057921                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54709130                       # number of floating regfile writes
system.switch_cpus.idleCycles                  169149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25088                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525855                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.663492                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29326596                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6682746                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          725904                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22233019                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           41                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842206                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68671110                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22643850                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50904                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68750414                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9722295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          32089                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9742260                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86404                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1708187                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          789                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       468150                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512708                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          789                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85244469                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68139898                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.610649                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52054492                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.648720                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68271460                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63474905                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6232186                       # number of integer regfile writes
system.switch_cpus.ipc                       0.725883                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.725883                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134603      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12200270     17.73%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14878      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           405      0.00%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281609      0.41%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          823      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143010      0.21%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5157      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5422      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           75      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241509     22.15%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145317     16.20%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2358891      3.43%     60.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311545      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20297114     29.50%     90.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6372855      9.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68801317                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64054484                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125515929                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61081326                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61890391                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2894454                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042070                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           20133      0.70%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            689      0.02%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       341777     11.81%     12.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       740202     25.57%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         245481      8.48%     46.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34789      1.20%     47.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1368773     47.29%     95.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       142246      4.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7506684                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56145781                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7058572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8873595                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68659499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68801317                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2092108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4805                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1293368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     41159816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.671565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.478653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     24897598     60.49%     60.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2218354      5.39%     65.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2196153      5.34%     71.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1876509      4.56%     75.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2702820      6.57%     82.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2169298      5.27%     87.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2254700      5.48%     93.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1379912      3.35%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1464472      3.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     41159816                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.664724                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3135184                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   410                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        67291                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284224                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22233019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31043735                       # number of misc regfile reads
system.switch_cpus.numCycles                 41328965                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12165419                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         299757                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3071076                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3966611                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        123198                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199558134                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68860517                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63899203                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8304191                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12808491                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          32089                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17586647                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2168725                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102316401                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63500198                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          394                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           34                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12018985                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104522016                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137021144                       # The number of ROB writes
system.switch_cpus.timesIdled                    1962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       224770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         224770                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67784                       # Transaction distribution
system.membus.trans_dist::CleanEvict           177245                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             64831                       # Transaction distribution
system.membus.trans_dist::ReadExResp            64831                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       735480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       735480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 735480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20032576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20032576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20032576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            245226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  245226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              245226                       # Request fanout histogram
system.membus.reqLayer2.occupancy           813990500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1349170750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20664482500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2909                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          424458                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91472                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3142                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       387136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32777792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33164928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          308265                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4338304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           659472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340841                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 434697     65.92%     65.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 224775     34.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             659472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          518088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522099500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4718489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1130                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       104851                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105981                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1130                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       104851                       # number of overall hits
system.l2.overall_hits::total                  105981                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2010                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       243215                       # number of demand (read+write) misses
system.l2.demand_misses::total                 245225                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2010                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       243215                       # number of overall misses
system.l2.overall_misses::total                245225                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    163674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  23898268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24061942500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    163674500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  23898268000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24061942500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351206                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351206                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.640127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.698761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698237                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.640127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.698761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698237                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81430.099502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98259.844171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98121.898257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81430.099502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98259.844171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98121.898257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67784                       # number of writebacks
system.l2.writebacks::total                     67784                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       243215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            245225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       243215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           245225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    143574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  21466118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21609692500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    143574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  21466118000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21609692500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.640127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.698761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.698237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.640127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.698761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.698237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71430.099502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88259.844171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88121.898257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71430.099502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88259.844171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88121.898257                       # average overall mshr miss latency
system.l2.replacements                         308263                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164087                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164087                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164087                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164087                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2906                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2906                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2906                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2906                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       161537                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        161537                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        26641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        64831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               64831                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6375850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6375850500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.708752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.708752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98345.706529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98345.706529                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        64831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5727540500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5727540500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.708752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.708752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88345.706529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88345.706529                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    163674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    163674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.640127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.640127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81430.099502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81430.099502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    143574500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143574500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.640127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.640127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71430.099502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71430.099502                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        78210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             78210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       178384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          178384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  17522417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17522417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.695199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.695199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98228.638779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98228.638779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       178384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       178384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15738577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15738577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.695199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.695199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88228.638779                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88228.638779                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      600967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    312359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.923962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     512.668225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.715352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3567.616423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.125163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.871000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1867                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5925695                       # Number of tag accesses
system.l2.tags.data_accesses                  5925695                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20664482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       128640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     15565760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15694400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       128640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4338176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4338176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       243215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              245225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      6225174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    753261544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             759486718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6225174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6225174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209933929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209933929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209933929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6225174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    753261544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            969420647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    243080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000303564500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4083                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4083                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              505357                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63770                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      245225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67784                       # Number of write requests accepted
system.mem_ctrls.readBursts                    245225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3934                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6863310500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1225450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11458748000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28003.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46753.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    59439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49487                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 24.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                245225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67784                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       203934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     98.183922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.761479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   122.143518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       172925     84.79%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17722      8.69%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6260      3.07%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3008      1.47%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1133      0.56%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          573      0.28%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          282      0.14%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          149      0.07%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1882      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       203934                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.023512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.470499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.365637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3146     77.05%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          886     21.70%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           11      0.27%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.15%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.07%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.02%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.05%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.07%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.02%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.02%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.02%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.05%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.10%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4083                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.568371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2985     73.11%     73.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      1.20%     74.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              788     19.30%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              228      5.58%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.71%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4083                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15685760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4337472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15694400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4338176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       759.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    759.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20664508500                       # Total gap between requests
system.mem_ctrls.avgGap                      66018.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       128640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     15557120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4337472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6225174.039562810212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 752843435.590511322021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209899860.787706613541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       243215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     60845000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11397903000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 502400931000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30271.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46863.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7411792.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            737062200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            391754055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           889308420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          179661960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1631254560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9046076130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317412960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13192530285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.415711                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    747277750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    690040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19227164750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            719047980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            382175475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           860634180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          174113100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1631254560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9050920560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        313333440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13131479295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.461318                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    737573250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    690040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19236869250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27814210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214936                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214948                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214936                       # number of overall hits
system.cpu.icache.overall_hits::total         4214948                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4057                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4055                       # number of overall misses
system.cpu.icache.overall_misses::total          4057                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    239365000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    239365000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    239365000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    239365000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4219005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4219005                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000962                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59029.593095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59000.492975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59029.593095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59000.492975                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1001                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.882353                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3025                       # number of writebacks
system.cpu.icache.writebacks::total              3025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          519                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          519                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          519                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          519                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    207498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    207498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    207498000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    207498000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 58681.561086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58681.561086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 58681.561086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58681.561086                       # average overall mshr miss latency
system.cpu.icache.replacements                   3025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214936                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214948                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4057                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    239365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    239365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4219005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59029.593095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59000.492975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          519                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          519                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    207498000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    207498000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 58681.561086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58681.561086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016665                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4218486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3538                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1192.336348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.016595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8441548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8441548                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35318791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35318794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35373739                       # number of overall hits
system.cpu.dcache.overall_hits::total        35373742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       878989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         878992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       893231                       # number of overall misses
system.cpu.dcache.overall_misses::total        893234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  59396188744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59396188744                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  59396188744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59396188744                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36197780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36197786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36266970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36266976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67573.301536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67573.070908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66495.888235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66495.664903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7265743                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            118565                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.280673                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    32.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       216724                       # number of writebacks
system.cpu.dcache.writebacks::total            216724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       421707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       421707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       421707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       421707                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462408                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  33748984745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33748984745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  34196598245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34196598245                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73803.440208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73803.440208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73953.301511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73953.301511                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461386                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26860925                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26860927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       755758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        755760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50022951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50022951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27616683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27616687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66189.112123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66188.936964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       421611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       421611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  24500117500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24500117500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73321.375024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73321.375024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9373237744                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9373237744                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76062.336133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76061.718904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9248867245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9248867245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75111.603078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75111.603078                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        54948                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         54948                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14242                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14242                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69190                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69190                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.205839                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.205839                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    447613500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    447613500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87322.181038                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87322.181038                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572595127474000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.049625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35836153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.498655                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.049624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72996362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72996362                       # Number of data accesses

---------- End Simulation Statistics   ----------
