

================================================================
== Vivado HLS Report for 'udp_eth_assemble'
================================================================
* Date:           Thu Jul 25 02:47:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        udp_eth_assemble
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.518|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      326|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       69|    -|
|Register             |        -|      -|     1239|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1239|      395|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln215_1_fu_610_p2      |     +    |      0|  0|   16|           4|          16|
    |add_ln215_2_fu_638_p2      |     +    |      0|  0|   16|          16|          16|
    |add_ln215_fu_566_p2        |     +    |      0|  0|   16|           5|          16|
    |action_re_V                |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_2_fu_354_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_4_fu_373_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln1355_fu_756_p2       |    and   |      0|  0|    2|           1|           1|
    |ap_condition_354           |    and   |      0|  0|    2|           1|           1|
    |payload_ready_V            |    and   |      0|  0|    2|           1|           1|
    |ret_V_11_fu_762_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_12_fu_338_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_14_fu_386_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_15_fu_332_p2         |    and   |      0|  0|    2|           1|           1|
    |ret_V_5_fu_402_p2          |    and   |      0|  0|    2|           1|           1|
    |ret_V_7_fu_450_p2          |    and   |      0|  0|    2|           1|           1|
    |or_ln1356_fu_686_p2        |    or    |      0|  0|   22|          22|           6|
    |ret_V_13_fu_348_p2         |    or    |      0|  0|    2|           1|           1|
    |ret_V_8_fu_508_p2          |    or    |      0|  0|    2|           1|           1|
    |ret_V_9_fu_530_p2          |    or    |      0|  0|    2|           1|           1|
    |select_ln1355_1_fu_486_p3  |  select  |      0|  0|   22|           1|          22|
    |select_ln1355_fu_456_p3    |  select  |      0|  0|  178|           1|         176|
    |lhs_V_fu_444_p2            |    xor   |      0|  0|    2|           1|           2|
    |rhs_V_3_fu_367_p2          |    xor   |      0|  0|    2|           1|           2|
    |rhs_V_4_fu_396_p2          |    xor   |      0|  0|    2|           2|           1|
    |rhs_V_fu_312_p2            |    xor   |      0|  0|    2|           2|           1|
    |xor_ln1355_fu_326_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln215_fu_644_p2        |    xor   |      0|  0|   16|           2|          16|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  326|          73|         291|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |IN_PACKET_V            |   9|          2|    1|          2|
    |packet_out_reg_data_s  |  15|          3|  512|       1536|
    |packet_out_reg_keep_s  |  15|          3|   64|        192|
    |packet_out_reg_last_s  |  15|          3|    1|          3|
    |packet_out_reg_valid   |  15|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  69|         14|  579|       1736|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |IN_PACKET_V            |    1|   0|    1|          0|
    |ap_CS_fsm              |    1|   0|    1|          0|
    |myIP_reg_V             |   32|   0|   32|          0|
    |myMac_reg_V            |   48|   0|   48|          0|
    |packet_out_reg_data_s  |  512|   0|  512|          0|
    |packet_out_reg_keep_s  |   64|   0|   64|          0|
    |packet_out_reg_last_s  |    1|   0|    1|          0|
    |packet_out_reg_valid   |    1|   0|    1|          0|
    |payload_in_reg_data_s  |  512|   0|  512|          0|
    |payload_in_reg_keep_s  |   64|   0|   64|          0|
    |payload_in_reg_last_s  |    1|   0|    1|          0|
    |payload_in_reg_valid   |    1|   0|    1|          0|
    |payloadin_pause_V      |    1|   0|    1|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1239|   0| 1239|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+--------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none |  udp_eth_assemble  | return value |
|ap_rst              |  in |    1| ap_ctrl_none |  udp_eth_assemble  | return value |
|myMac_V             |  in |   48|    ap_none   |       myMac_V      |    scalar    |
|myIP_V              |  in |   32|    ap_none   |       myIP_V       |    scalar    |
|action              |  in |  161|    ap_none   |       action       |    scalar    |
|action_valid_V      |  in |    1|    ap_none   |   action_valid_V   |    scalar    |
|action_empty_V      |  in |    1|    ap_none   |   action_empty_V   |    scalar    |
|action_re_V         | out |    1|    ap_none   |     action_re_V    |    pointer   |
|payload_in_data_V   |  in |  512|    ap_none   |  payload_in_data_V |    scalar    |
|payload_in_keep_V   |  in |   64|    ap_none   |  payload_in_keep_V |    scalar    |
|payload_in_valid_V  |  in |    1|    ap_none   | payload_in_valid_V |    scalar    |
|payload_in_last_V   |  in |    1|    ap_none   |  payload_in_last_V |    scalar    |
|payload_ready_V     | out |    1|    ap_none   |   payload_ready_V  |    pointer   |
|packet_out_data_V   | out |  512|    ap_none   |  packet_out_data_V |    pointer   |
|packet_out_keep_V   | out |   64|    ap_none   |  packet_out_keep_V |    pointer   |
|packet_out_valid_V  | out |    1|    ap_none   | packet_out_valid_V |    pointer   |
|packet_out_last_V   | out |    1|    ap_none   |  packet_out_last_V |    pointer   |
|packet_out_ready_V  |  in |    1|    ap_none   | packet_out_ready_V |    scalar    |
+--------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i161 %action), !map !142"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %myMac_V), !map !166"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %myIP_V), !map !170"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_valid_V), !map !174"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %action_empty_V), !map !178"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %action_re_V), !map !182"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %payload_in_data_V), !map !186"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %payload_in_keep_V), !map !190"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_valid_V), !map !194"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %payload_in_last_V), !map !198"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_ready_V), !map !202"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %packet_out_data_V), !map !206"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %packet_out_keep_V), !map !210"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packet_out_valid_V), !map !214"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packet_out_last_V), !map !218"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %packet_out_ready_V), !map !222"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @udp_eth_assemble_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%packet_out_ready_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %packet_out_ready_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 19 'read' 'packet_out_ready_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%payload_in_last_V_re = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_last_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 20 'read' 'payload_in_last_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%payload_in_valid_V_r = call i1 @_ssdm_op_Read.ap_none.i1(i1 %payload_in_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 21 'read' 'payload_in_valid_V_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%payload_in_keep_V_re = call i64 @_ssdm_op_Read.ap_none.i64(i64 %payload_in_keep_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 22 'read' 'payload_in_keep_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%payload_in_data_V_re = call i512 @_ssdm_op_Read.ap_none.i512(i512 %payload_in_data_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 23 'read' 'payload_in_data_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%action_empty_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_empty_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 24 'read' 'action_empty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%action_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %action_valid_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 25 'read' 'action_valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%action_read = call i161 @_ssdm_op_Read.ap_none.i161(i161 %action)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 26 'read' 'action_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%myIP_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %myIP_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 27 'read' 'myIP_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%myMac_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %myMac_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:9]   --->   Operation 28 'read' 'myMac_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:15]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %myMac_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:16]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %myIP_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:17]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i161 %action, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:18]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %action_valid_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:19]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %action_empty_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:20]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %action_re_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:21]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %payload_in_data_V, i64 %payload_in_keep_V, i1 %payload_in_valid_V, i1 %payload_in_last_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:22]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %payload_ready_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:23]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %packet_out_data_V, i64* %packet_out_keep_V, i1* %packet_out_valid_V, i1* %packet_out_last_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:24]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %packet_out_ready_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:25]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 40 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %packet_out_data_V, i512 %p_Val2_s)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 42 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %packet_out_keep_V, i64 %p_Val2_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%packet_out_reg_valid_1 = load i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 44 'load' 'packet_out_reg_valid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %packet_out_valid_V, i1 %packet_out_reg_valid_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%packet_out_reg_last_1 = load i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 46 'load' 'packet_out_reg_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %packet_out_last_V, i1 %packet_out_reg_last_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:34]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = xor i1 %action_empty_V_read, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 48 'xor' 'rhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %payload_in_keep_V_re, i32 41)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%xor_ln1355 = xor i1 %tmp, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 50 'xor' 'xor_ln1355' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%ret_V_15 = and i1 %payload_in_last_V_re, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 51 'and' 'ret_V_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_12 = and i1 %ret_V_15, %payload_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 52 'and' 'ret_V_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V_1 = load i1* @payloadin_pause_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 53 'load' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_13 = or i1 %rhs_V_1, %ret_V_12" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 54 'or' 'ret_V_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%and_ln1355_2 = and i1 %ret_V_13, %rhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 55 'and' 'and_ln1355_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = and i1 %and_ln1355_2, %packet_out_ready_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 56 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %action_re_V, i1 %ret_V)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:35]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%rhs_V_3 = xor i1 %rhs_V_1, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 58 'xor' 'rhs_V_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%and_ln1355_4 = and i1 %action_valid_V_read, %rhs_V_3" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 59 'and' 'and_ln1355_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_3 = and i1 %and_ln1355_4, %packet_out_ready_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 60 'and' 'ret_V_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_ready_V, i1 %ret_V_3)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:36]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %packet_out_ready_V_r, label %0, label %._crit_edge1306" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:38]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%ret_V_14 = and i1 %action_valid_V_read, %payload_in_valid_V_r" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 63 'and' 'ret_V_14' <Predicate = (packet_out_ready_V_r)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%IN_PACKET_V_load = load i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 64 'load' 'IN_PACKET_V_load' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%rhs_V_4 = xor i1 %IN_PACKET_V_load, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 65 'xor' 'rhs_V_4' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %ret_V_14, %rhs_V_4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 66 'and' 'ret_V_5' <Predicate = (packet_out_ready_V_r)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %1, label %2" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:39]   --->   Operation 67 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %IN_PACKET_V_load, label %_ifconv, label %4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:65]   --->   Operation 68 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.61ns)   --->   "store i512 0, i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 69 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 70 [1/1] (0.61ns)   --->   "store i64 0, i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 70 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 71 [1/1] (0.61ns)   --->   "store i1 false, i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 71 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 72 [1/1] (0.61ns)   --->   "store i1 false, i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:35->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:76]   --->   Operation 72 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 73 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & !IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i512* @payload_in_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:66]   --->   Operation 74 'load' 'p_Val2_2' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %p_Val2_2 to i336" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:66]   --->   Operation 75 'trunc' 'trunc_ln647' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_5 = load i1* @payload_in_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 76 'load' 'lhs_V_5' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%lhs_V = xor i1 %lhs_V_5, true" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 77 'xor' 'lhs_V' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_7 = and i1 %payload_in_valid_V_r, %lhs_V" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 78 'and' 'ret_V_7' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_6 = call i176 @_ssdm_op_PartSelect.i176.i512.i32.i32(i512 %payload_in_data_V_re, i32 336, i32 511)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 79 'partselect' 'p_Result_6' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_7)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.37ns)   --->   "%select_ln1355 = select i1 %ret_V_7, i176 %p_Result_6, i176 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 80 'select' 'select_ln1355' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_4 = call i512 @_ssdm_op_BitConcatenate.i512.i336.i176(i336 %trunc_ln647, i176 %select_ln1355)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 81 'bitconcatenate' 'p_Result_4' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.61ns)   --->   "store i512 %p_Result_4, i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 82 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i64* @payload_in_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:68]   --->   Operation 83 'load' 'p_Val2_3' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %p_Val2_3 to i42" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:68]   --->   Operation 84 'trunc' 'trunc_ln647_1' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_9 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %payload_in_keep_V_re, i32 42, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:69]   --->   Operation 85 'partselect' 'p_Result_9' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_7)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.35ns)   --->   "%select_ln1355_1 = select i1 %ret_V_7, i22 %p_Result_9, i22 0" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:67]   --->   Operation 86 'select' 'select_ln1355_1' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitConcatenate.i64.i42.i22(i42 %trunc_ln647_1, i22 %select_ln1355_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:69]   --->   Operation 87 'bitconcatenate' 'p_Result_5' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.61ns)   --->   "store i64 %p_Result_5, i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:69]   --->   Operation 88 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%ret_V_8 = or i1 %lhs_V_5, %ret_V_15" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:70]   --->   Operation 89 'or' 'ret_V_8' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.61ns)   --->   "store i1 %ret_V_8, i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:70]   --->   Operation 90 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%payload_in_reg_valid_1 = load i1* @payload_in_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:71]   --->   Operation 91 'load' 'payload_in_reg_valid_1' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.61ns)   --->   "store i1 %payload_in_reg_valid_1, i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:71]   --->   Operation 92 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.61>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%ret_V_9 = or i1 %lhs_V_5, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:72]   --->   Operation 93 'or' 'ret_V_9' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %ret_V_9, label %3, label %._crit_edge1309" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:72]   --->   Operation 94 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.60ns)   --->   "store i1 false, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:73]   --->   Operation 95 'store' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_9)> <Delay = 0.60>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge1309" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:74]   --->   Operation 96 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load & ret_V_9)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:75]   --->   Operation 97 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5 & IN_PACKET_V_load)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 98 'br' <Predicate = (packet_out_ready_V_r & !ret_V_5)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%action_dst_mac_V_loa = call i48 @_ssdm_op_PartSelect.i48.i161.i32.i32(i161 %action_read, i32 32, i32 79)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:41]   --->   Operation 99 'partselect' 'action_dst_mac_V_loa' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%myMac_reg_V_load = load i48* @myMac_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:42]   --->   Operation 100 'load' 'myMac_reg_V_load' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%action_payload_lengt = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 145, i32 160)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:45]   --->   Operation 101 'partselect' 'action_payload_lengt' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.60ns)   --->   "%add_ln215 = add i16 28, %action_payload_lengt" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:45]   --->   Operation 102 'add' 'add_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%action_ip_cksum_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 129, i32 144)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:48]   --->   Operation 103 'partselect' 'action_ip_cksum_V_lo' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%myIP_reg_V_load = load i32* @myIP_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:49]   --->   Operation 104 'load' 'myIP_reg_V_load' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i161 %action_read to i32" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:50]   --->   Operation 105 'trunc' 'trunc_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%action_src_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 80, i32 95)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:51]   --->   Operation 106 'partselect' 'action_src_port_V_lo' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%action_dst_port_V_lo = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 96, i32 111)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:52]   --->   Operation 107 'partselect' 'action_dst_port_V_lo' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.60ns)   --->   "%add_ln215_1 = add i16 8, %action_payload_lengt" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:53]   --->   Operation 108 'add' 'add_ln215_1' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i161.i32.i32(i161 %action_read, i32 112, i32 127)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 109 'partselect' 'p_Result_s' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i161.i32(i161 %action_read, i32 128)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 110 'bitselect' 'tmp_1' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %tmp_1 to i16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 111 'zext' 'zext_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.60ns)   --->   "%add_ln215_2 = add i16 %zext_ln215, %p_Result_s" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 112 'add' 'add_ln215_2' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.29ns)   --->   "%xor_ln215 = xor i16 %add_ln215_2, -1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:54]   --->   Operation 113 'xor' 'xor_ln215' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_1 = call i176 @_ssdm_op_PartSelect.i176.i512.i32.i32(i512 %payload_in_data_V_re, i32 336, i32 511)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55]   --->   Operation 114 'partselect' 'p_Result_1' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s_8 = call i512 @_ssdm_op_BitConcatenate.i512.i48.i48.i32.i16.i48.i16.i32.i32.i16.i16.i16.i16.i176(i48 %action_dst_mac_V_loa, i48 %myMac_reg_V_load, i32 134235392, i16 %add_ln215, i48 1073758225, i16 %action_ip_cksum_V_lo, i32 %myIP_reg_V_load, i32 %trunc_ln215, i16 %action_src_port_V_lo, i16 %action_dst_port_V_lo, i16 %add_ln215_1, i16 %xor_ln215, i176 %p_Result_1)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55]   --->   Operation 115 'bitconcatenate' 'p_Result_s_8' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.61ns)   --->   "store i512 %p_Result_s_8, i512* @packet_out_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:55]   --->   Operation 116 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_3 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %payload_in_keep_V_re, i32 42, i32 63)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 117 'partselect' 'p_Result_3' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln1356 = or i22 %p_Result_3, -16" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 118 'or' 'or_ln1356' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i42.i22(i42 -1, i22 %or_ln1356)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 119 'bitconcatenate' 'p_Result_2' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.61ns)   --->   "store i64 %p_Result_2, i64* @packet_out_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:57]   --->   Operation 120 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 121 [1/1] (0.61ns)   --->   "store i1 %ret_V_15, i1* @packet_out_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:58]   --->   Operation 121 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 122 [1/1] (0.61ns)   --->   "store i1 true, i1* @packet_out_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:59]   --->   Operation 122 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.61>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %payload_in_keep_V_re, i32 41)" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:60]   --->   Operation 123 'bitselect' 'tmp_2' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.60ns)   --->   "store i1 %tmp_2, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:61]   --->   Operation 124 'store' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.60>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "br label %6" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:65]   --->   Operation 125 'br' <Predicate = (packet_out_ready_V_r & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %action_valid_V_read, label %7, label %._crit_edge1310" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:78]   --->   Operation 126 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "store i512 %payload_in_data_V_re, i512* @payload_in_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 127 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "store i64 %payload_in_keep_V_re, i64* @payload_in_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 128 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "store i1 %payload_in_valid_V_r, i1* @payload_in_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 129 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "store i1 %payload_in_last_V_re, i1* @payload_in_reg_last_s, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_ip_tx.h:42->/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:79]   --->   Operation 130 'store' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge1310" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:80]   --->   Operation 131 'br' <Predicate = (packet_out_ready_V_r & action_valid_V_read)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %rhs_V_1, label %8, label %9" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:81]   --->   Operation 132 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%and_ln1355 = and i1 %tmp, %payload_in_last_V_re" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 133 'and' 'and_ln1355' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_11 = and i1 %and_ln1355, %ret_V_14" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 134 'and' 'ret_V_11' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %ret_V_11, label %10, label %._crit_edge1311" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 135 'br' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.60ns)   --->   "store i1 true, i1* @payloadin_pause_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:84]   --->   Operation 136 'store' <Predicate = (packet_out_ready_V_r & !rhs_V_1 & ret_V_11)> <Delay = 0.60>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge1311" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:85]   --->   Operation 137 'br' <Predicate = (packet_out_ready_V_r & !rhs_V_1 & ret_V_11)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 138 'br' <Predicate = (packet_out_ready_V_r & !rhs_V_1)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.60ns)   --->   "store i1 false, i1* @payloadin_pause_V, align 1" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:82]   --->   Operation 139 'store' <Predicate = (packet_out_ready_V_r & rhs_V_1)> <Delay = 0.60>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "br label %11" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:83]   --->   Operation 140 'br' <Predicate = (packet_out_ready_V_r & rhs_V_1)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge1306" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:86]   --->   Operation 141 'br' <Predicate = (packet_out_ready_V_r)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "store i48 %myMac_V_read, i48* @myMac_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:88]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "store i32 %myIP_V_read, i32* @myIP_reg_V, align 4" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:89]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u280/GULF-Stream/src/udp_ip_server/udp_ip_tx/udp_eth_assemble.cpp:90]   --->   Operation 144 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ myMac_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ myIP_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_empty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ action_re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_in_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_out_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_out_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_out_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_out_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_out_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_out_reg_data_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ packet_out_reg_keep_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ packet_out_reg_valid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ packet_out_reg_last_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payloadin_pause_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IN_PACKET_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ myMac_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ myIP_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_in_reg_data_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_in_reg_last_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_in_reg_keep_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ payload_in_reg_valid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
specbitsmap_ln0        (specbitsmap   ) [ 00]
spectopmodule_ln0      (spectopmodule ) [ 00]
packet_out_ready_V_r   (read          ) [ 01]
payload_in_last_V_re   (read          ) [ 00]
payload_in_valid_V_r   (read          ) [ 00]
payload_in_keep_V_re   (read          ) [ 00]
payload_in_data_V_re   (read          ) [ 00]
action_empty_V_read    (read          ) [ 00]
action_valid_V_read    (read          ) [ 01]
action_read            (read          ) [ 00]
myIP_V_read            (read          ) [ 00]
myMac_V_read           (read          ) [ 00]
specinterface_ln15     (specinterface ) [ 00]
specinterface_ln16     (specinterface ) [ 00]
specinterface_ln17     (specinterface ) [ 00]
specinterface_ln18     (specinterface ) [ 00]
specinterface_ln19     (specinterface ) [ 00]
specinterface_ln20     (specinterface ) [ 00]
specinterface_ln21     (specinterface ) [ 00]
specinterface_ln22     (specinterface ) [ 00]
specinterface_ln23     (specinterface ) [ 00]
specinterface_ln24     (specinterface ) [ 00]
specinterface_ln25     (specinterface ) [ 00]
p_Val2_s               (load          ) [ 00]
write_ln35             (write         ) [ 00]
p_Val2_1               (load          ) [ 00]
write_ln35             (write         ) [ 00]
packet_out_reg_valid_1 (load          ) [ 00]
write_ln35             (write         ) [ 00]
packet_out_reg_last_1  (load          ) [ 00]
write_ln35             (write         ) [ 00]
rhs_V                  (xor           ) [ 00]
tmp                    (bitselect     ) [ 00]
xor_ln1355             (xor           ) [ 00]
ret_V_15               (and           ) [ 00]
ret_V_12               (and           ) [ 00]
rhs_V_1                (load          ) [ 01]
ret_V_13               (or            ) [ 00]
and_ln1355_2           (and           ) [ 00]
ret_V                  (and           ) [ 00]
write_ln35             (write         ) [ 00]
rhs_V_3                (xor           ) [ 00]
and_ln1355_4           (and           ) [ 00]
ret_V_3                (and           ) [ 00]
write_ln36             (write         ) [ 00]
br_ln38                (br            ) [ 00]
ret_V_14               (and           ) [ 00]
IN_PACKET_V_load       (load          ) [ 01]
rhs_V_4                (xor           ) [ 00]
ret_V_5                (and           ) [ 01]
br_ln39                (br            ) [ 00]
br_ln65                (br            ) [ 00]
store_ln35             (store         ) [ 00]
store_ln35             (store         ) [ 00]
store_ln35             (store         ) [ 00]
store_ln35             (store         ) [ 00]
br_ln0                 (br            ) [ 00]
p_Val2_2               (load          ) [ 00]
trunc_ln647            (trunc         ) [ 00]
lhs_V_5                (load          ) [ 00]
lhs_V                  (xor           ) [ 00]
ret_V_7                (and           ) [ 01]
p_Result_6             (partselect    ) [ 00]
select_ln1355          (select        ) [ 00]
p_Result_4             (bitconcatenate) [ 00]
store_ln67             (store         ) [ 00]
p_Val2_3               (load          ) [ 00]
trunc_ln647_1          (trunc         ) [ 00]
p_Result_9             (partselect    ) [ 00]
select_ln1355_1        (select        ) [ 00]
p_Result_5             (bitconcatenate) [ 00]
store_ln69             (store         ) [ 00]
ret_V_8                (or            ) [ 00]
store_ln70             (store         ) [ 00]
payload_in_reg_valid_1 (load          ) [ 00]
store_ln71             (store         ) [ 00]
ret_V_9                (or            ) [ 01]
br_ln72                (br            ) [ 00]
store_ln73             (store         ) [ 00]
br_ln74                (br            ) [ 00]
br_ln75                (br            ) [ 00]
br_ln0                 (br            ) [ 00]
action_dst_mac_V_loa   (partselect    ) [ 00]
myMac_reg_V_load       (load          ) [ 00]
action_payload_lengt   (partselect    ) [ 00]
add_ln215              (add           ) [ 00]
action_ip_cksum_V_lo   (partselect    ) [ 00]
myIP_reg_V_load        (load          ) [ 00]
trunc_ln215            (trunc         ) [ 00]
action_src_port_V_lo   (partselect    ) [ 00]
action_dst_port_V_lo   (partselect    ) [ 00]
add_ln215_1            (add           ) [ 00]
p_Result_s             (partselect    ) [ 00]
tmp_1                  (bitselect     ) [ 00]
zext_ln215             (zext          ) [ 00]
add_ln215_2            (add           ) [ 00]
xor_ln215              (xor           ) [ 00]
p_Result_1             (partselect    ) [ 00]
p_Result_s_8           (bitconcatenate) [ 00]
store_ln55             (store         ) [ 00]
p_Result_3             (partselect    ) [ 00]
or_ln1356              (or            ) [ 00]
p_Result_2             (bitconcatenate) [ 00]
store_ln57             (store         ) [ 00]
store_ln58             (store         ) [ 00]
store_ln59             (store         ) [ 00]
tmp_2                  (bitselect     ) [ 00]
store_ln61             (store         ) [ 00]
br_ln65                (br            ) [ 00]
br_ln78                (br            ) [ 00]
store_ln42             (store         ) [ 00]
store_ln42             (store         ) [ 00]
store_ln42             (store         ) [ 00]
store_ln42             (store         ) [ 00]
br_ln80                (br            ) [ 00]
br_ln81                (br            ) [ 00]
and_ln1355             (and           ) [ 00]
ret_V_11               (and           ) [ 01]
br_ln83                (br            ) [ 00]
store_ln84             (store         ) [ 00]
br_ln85                (br            ) [ 00]
br_ln0                 (br            ) [ 00]
store_ln82             (store         ) [ 00]
br_ln83                (br            ) [ 00]
br_ln86                (br            ) [ 00]
store_ln88             (store         ) [ 00]
store_ln89             (store         ) [ 00]
ret_ln90               (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myMac_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMac_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="myIP_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIP_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="action">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="action_valid_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_valid_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="action_empty_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_empty_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="action_re_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action_re_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="payload_in_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="payload_in_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="payload_in_valid_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_valid_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="payload_in_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="payload_ready_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_ready_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="packet_out_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="packet_out_keep_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="packet_out_valid_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_valid_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="packet_out_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="packet_out_ready_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_ready_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="packet_out_reg_data_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_reg_data_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="packet_out_reg_keep_s">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_reg_keep_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="packet_out_reg_valid">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_reg_valid"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="packet_out_reg_last_s">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_out_reg_last_s"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="payloadin_pause_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payloadin_pause_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="IN_PACKET_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_PACKET_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="myMac_reg_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMac_reg_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="myIP_reg_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIP_reg_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="payload_in_reg_data_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_reg_data_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="payload_in_reg_last_s">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_reg_last_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="payload_in_reg_keep_s">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_reg_keep_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="payload_in_reg_valid">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_in_reg_valid"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="udp_eth_assemble_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i512"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i161"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i48"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i512P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i176.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i336.i176"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i42.i22"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i161.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i161.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i161.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i48.i48.i32.i16.i48.i16.i32.i32.i16.i16.i16.i16.i176"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="packet_out_ready_V_r_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packet_out_ready_V_r/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="payload_in_last_V_re_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_last_V_re/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="payload_in_valid_V_r_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_valid_V_r/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="payload_in_keep_V_re_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_keep_V_re/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="payload_in_data_V_re_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="512" slack="0"/>
<pin id="196" dir="0" index="1" bw="512" slack="0"/>
<pin id="197" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload_in_data_V_re/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="action_empty_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_empty_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="action_valid_V_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_valid_V_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="action_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="161" slack="0"/>
<pin id="214" dir="0" index="1" bw="161" slack="0"/>
<pin id="215" dir="1" index="2" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="myIP_V_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIP_V_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="myMac_V_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="48" slack="0"/>
<pin id="226" dir="0" index="1" bw="48" slack="0"/>
<pin id="227" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myMac_V_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln35_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="512" slack="0"/>
<pin id="233" dir="0" index="2" bw="512" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln35_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln35_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln35_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln35_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln36_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="176" slack="0"/>
<pin id="274" dir="0" index="1" bw="512" slack="0"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="0" index="3" bw="10" slack="0"/>
<pin id="277" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/1 p_Result_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="22" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/1 p_Result_3/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Val2_s_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="512" slack="0"/>
<pin id="294" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_Val2_1_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="packet_out_reg_valid_1_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packet_out_reg_valid_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="packet_out_reg_last_1_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packet_out_reg_last_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rhs_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln1355_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1355/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="ret_V_15_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_15/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ret_V_12_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_12/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rhs_V_1_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="ret_V_13_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_13/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln1355_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="ret_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="rhs_V_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln1355_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355_4/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="ret_V_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ret_V_14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_14/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="IN_PACKET_V_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_PACKET_V_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="rhs_V_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="ret_V_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln35_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="512" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln35_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln35_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln35_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_2_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="512" slack="0"/>
<pin id="434" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln647_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="512" slack="0"/>
<pin id="438" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="lhs_V_5_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lhs_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ret_V_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln1355_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="176" slack="0"/>
<pin id="459" dir="0" index="2" bw="176" slack="0"/>
<pin id="460" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1355/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Result_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="512" slack="0"/>
<pin id="466" dir="0" index="1" bw="336" slack="0"/>
<pin id="467" dir="0" index="2" bw="176" slack="0"/>
<pin id="468" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln67_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="512" slack="0"/>
<pin id="474" dir="0" index="1" bw="512" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Val2_3_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln647_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln1355_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="22" slack="0"/>
<pin id="489" dir="0" index="2" bw="22" slack="0"/>
<pin id="490" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1355_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="42" slack="0"/>
<pin id="497" dir="0" index="2" bw="22" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln69_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="ret_V_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln70_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="payload_in_reg_valid_1_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="payload_in_reg_valid_1/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln71_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="ret_V_9_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_9/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln73_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="action_dst_mac_V_loa_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="48" slack="0"/>
<pin id="544" dir="0" index="1" bw="161" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="0" index="3" bw="8" slack="0"/>
<pin id="547" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_dst_mac_V_loa/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="myMac_reg_V_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="48" slack="0"/>
<pin id="554" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="myMac_reg_V_load/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="action_payload_lengt_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="161" slack="0"/>
<pin id="559" dir="0" index="2" bw="9" slack="0"/>
<pin id="560" dir="0" index="3" bw="9" slack="0"/>
<pin id="561" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_payload_lengt/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln215_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="action_ip_cksum_V_lo_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="161" slack="0"/>
<pin id="575" dir="0" index="2" bw="9" slack="0"/>
<pin id="576" dir="0" index="3" bw="9" slack="0"/>
<pin id="577" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_ip_cksum_V_lo/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="myIP_reg_V_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="myIP_reg_V_load/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln215_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="161" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="action_src_port_V_lo_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="161" slack="0"/>
<pin id="593" dir="0" index="2" bw="8" slack="0"/>
<pin id="594" dir="0" index="3" bw="8" slack="0"/>
<pin id="595" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_src_port_V_lo/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="action_dst_port_V_lo_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="161" slack="0"/>
<pin id="603" dir="0" index="2" bw="8" slack="0"/>
<pin id="604" dir="0" index="3" bw="8" slack="0"/>
<pin id="605" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="action_dst_port_V_lo/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln215_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_s_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="161" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="8" slack="0"/>
<pin id="621" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="161" slack="0"/>
<pin id="629" dir="0" index="2" bw="9" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln215_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln215_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln215_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_Result_s_8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="512" slack="0"/>
<pin id="652" dir="0" index="1" bw="48" slack="0"/>
<pin id="653" dir="0" index="2" bw="48" slack="0"/>
<pin id="654" dir="0" index="3" bw="29" slack="0"/>
<pin id="655" dir="0" index="4" bw="16" slack="0"/>
<pin id="656" dir="0" index="5" bw="32" slack="0"/>
<pin id="657" dir="0" index="6" bw="16" slack="0"/>
<pin id="658" dir="0" index="7" bw="32" slack="0"/>
<pin id="659" dir="0" index="8" bw="32" slack="0"/>
<pin id="660" dir="0" index="9" bw="16" slack="0"/>
<pin id="661" dir="0" index="10" bw="16" slack="0"/>
<pin id="662" dir="0" index="11" bw="16" slack="0"/>
<pin id="663" dir="0" index="12" bw="16" slack="0"/>
<pin id="664" dir="0" index="13" bw="176" slack="0"/>
<pin id="665" dir="1" index="14" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_8/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln55_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="512" slack="0"/>
<pin id="682" dir="0" index="1" bw="512" slack="0"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="or_ln1356_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="22" slack="0"/>
<pin id="688" dir="0" index="1" bw="22" slack="0"/>
<pin id="689" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1356/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="0" index="2" bw="22" slack="0"/>
<pin id="696" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln57_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="0" index="1" bw="64" slack="0"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln58_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="store_ln59_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="64" slack="0"/>
<pin id="721" dir="0" index="2" bw="7" slack="0"/>
<pin id="722" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln61_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln42_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="512" slack="0"/>
<pin id="734" dir="0" index="1" bw="512" slack="0"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln42_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="0"/>
<pin id="740" dir="0" index="1" bw="64" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln42_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln42_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="and_ln1355_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1355/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="ret_V_11_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_11/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln84_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="store_ln82_store_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln88_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="48" slack="0"/>
<pin id="782" dir="0" index="1" bw="48" slack="0"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln89_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="84" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="88" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="88" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="88" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="10" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="88" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="278"><net_src comp="102" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="194" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="104" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="106" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="112" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="188" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="114" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="116" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="316"><net_src comp="200" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="90" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="92" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="188" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="94" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="90" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="176" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="182" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="338" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="312" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="170" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="371"><net_src comp="344" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="90" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="206" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="170" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="390"><net_src comp="206" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="182" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="90" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="386" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="98" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="100" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="100" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="90" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="182" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="272" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="108" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="110" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="436" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="456" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="32" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="52" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="450" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="282" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="118" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="120" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="482" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="486" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="440" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="332" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="36" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="440" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="326" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="100" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="42" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="122" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="212" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="124" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="126" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="128" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="212" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="130" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="132" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="570"><net_src comp="134" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="556" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="128" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="212" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="136" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="138" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="212" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="128" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="212" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="140" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="142" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="128" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="212" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="144" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="146" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="614"><net_src comp="148" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="556" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="128" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="212" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="150" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="152" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="631"><net_src comp="154" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="212" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="156" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="616" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="158" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="666"><net_src comp="160" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="667"><net_src comp="542" pin="4"/><net_sink comp="650" pin=1"/></net>

<net id="668"><net_src comp="552" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="669"><net_src comp="162" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="670"><net_src comp="566" pin="2"/><net_sink comp="650" pin=4"/></net>

<net id="671"><net_src comp="164" pin="0"/><net_sink comp="650" pin=5"/></net>

<net id="672"><net_src comp="572" pin="4"/><net_sink comp="650" pin=6"/></net>

<net id="673"><net_src comp="582" pin="1"/><net_sink comp="650" pin=7"/></net>

<net id="674"><net_src comp="586" pin="1"/><net_sink comp="650" pin=8"/></net>

<net id="675"><net_src comp="590" pin="4"/><net_sink comp="650" pin=9"/></net>

<net id="676"><net_src comp="600" pin="4"/><net_sink comp="650" pin=10"/></net>

<net id="677"><net_src comp="610" pin="2"/><net_sink comp="650" pin=11"/></net>

<net id="678"><net_src comp="644" pin="2"/><net_sink comp="650" pin=12"/></net>

<net id="679"><net_src comp="272" pin="4"/><net_sink comp="650" pin=13"/></net>

<net id="684"><net_src comp="650" pin="14"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="32" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="282" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="166" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="120" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="168" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="34" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="332" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="38" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="90" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="36" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="92" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="188" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="94" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="42" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="194" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="48" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="188" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="52" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="182" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="54" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="176" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="50" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="318" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="176" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="386" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="90" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="40" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="100" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="40" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="224" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="44" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="218" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="46" pin="0"/><net_sink comp="786" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: action_re_V | {1 }
	Port: payload_ready_V | {1 }
	Port: packet_out_data_V | {1 }
	Port: packet_out_keep_V | {1 }
	Port: packet_out_valid_V | {1 }
	Port: packet_out_last_V | {1 }
	Port: packet_out_reg_data_s | {1 }
	Port: packet_out_reg_keep_s | {1 }
	Port: packet_out_reg_valid | {1 }
	Port: packet_out_reg_last_s | {1 }
	Port: payloadin_pause_V | {1 }
	Port: IN_PACKET_V | {1 }
	Port: myMac_reg_V | {1 }
	Port: myIP_reg_V | {1 }
	Port: payload_in_reg_data_s | {1 }
	Port: payload_in_reg_last_s | {1 }
	Port: payload_in_reg_keep_s | {1 }
	Port: payload_in_reg_valid | {1 }
 - Input state : 
	Port: udp_eth_assemble : myMac_V | {1 }
	Port: udp_eth_assemble : myIP_V | {1 }
	Port: udp_eth_assemble : action | {1 }
	Port: udp_eth_assemble : action_valid_V | {1 }
	Port: udp_eth_assemble : action_empty_V | {1 }
	Port: udp_eth_assemble : payload_in_data_V | {1 }
	Port: udp_eth_assemble : payload_in_keep_V | {1 }
	Port: udp_eth_assemble : payload_in_valid_V | {1 }
	Port: udp_eth_assemble : payload_in_last_V | {1 }
	Port: udp_eth_assemble : packet_out_ready_V | {1 }
	Port: udp_eth_assemble : packet_out_reg_data_s | {1 }
	Port: udp_eth_assemble : packet_out_reg_keep_s | {1 }
	Port: udp_eth_assemble : packet_out_reg_valid | {1 }
	Port: udp_eth_assemble : packet_out_reg_last_s | {1 }
	Port: udp_eth_assemble : payloadin_pause_V | {1 }
	Port: udp_eth_assemble : IN_PACKET_V | {1 }
	Port: udp_eth_assemble : myMac_reg_V | {1 }
	Port: udp_eth_assemble : myIP_reg_V | {1 }
	Port: udp_eth_assemble : payload_in_reg_data_s | {1 }
	Port: udp_eth_assemble : payload_in_reg_last_s | {1 }
	Port: udp_eth_assemble : payload_in_reg_keep_s | {1 }
	Port: udp_eth_assemble : payload_in_reg_valid | {1 }
  - Chain level:
	State 1
		write_ln35 : 1
		write_ln35 : 1
		write_ln35 : 1
		write_ln35 : 1
		xor_ln1355 : 1
		ret_V_15 : 1
		ret_V_12 : 1
		ret_V_13 : 1
		and_ln1355_2 : 1
		ret_V : 1
		write_ln35 : 1
		rhs_V_3 : 1
		and_ln1355_4 : 1
		ret_V_3 : 1
		write_ln36 : 1
		rhs_V_4 : 1
		ret_V_5 : 1
		br_ln39 : 1
		br_ln65 : 1
		trunc_ln647 : 1
		lhs_V : 1
		ret_V_7 : 1
		select_ln1355 : 1
		p_Result_4 : 2
		store_ln67 : 3
		trunc_ln647_1 : 1
		select_ln1355_1 : 1
		p_Result_5 : 2
		store_ln69 : 3
		ret_V_8 : 1
		store_ln70 : 1
		store_ln71 : 1
		ret_V_9 : 1
		br_ln72 : 1
		add_ln215 : 1
		add_ln215_1 : 1
		zext_ln215 : 1
		add_ln215_2 : 2
		xor_ln215 : 3
		p_Result_s_8 : 3
		store_ln55 : 4
		or_ln1356 : 1
		p_Result_2 : 1
		store_ln57 : 2
		store_ln58 : 1
		store_ln61 : 1
		br_ln81 : 1
		and_ln1355 : 1
		ret_V_11 : 1
		br_ln83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|  select  |       select_ln1355_fu_456       |    0    |   178   |
|          |      select_ln1355_1_fu_486      |    0    |    22   |
|----------|----------------------------------|---------|---------|
|          |         add_ln215_fu_566         |    0    |    16   |
|    add   |        add_ln215_1_fu_610        |    0    |    16   |
|          |        add_ln215_2_fu_638        |    0    |    16   |
|----------|----------------------------------|---------|---------|
|          |           rhs_V_fu_312           |    0    |    2    |
|          |         xor_ln1355_fu_326        |    0    |    2    |
|    xor   |          rhs_V_3_fu_367          |    0    |    2    |
|          |          rhs_V_4_fu_396          |    0    |    2    |
|          |           lhs_V_fu_444           |    0    |    2    |
|          |         xor_ln215_fu_644         |    0    |    16   |
|----------|----------------------------------|---------|---------|
|          |          ret_V_15_fu_332         |    0    |    2    |
|          |          ret_V_12_fu_338         |    0    |    2    |
|          |        and_ln1355_2_fu_354       |    0    |    2    |
|          |           ret_V_fu_360           |    0    |    2    |
|          |        and_ln1355_4_fu_373       |    0    |    2    |
|    and   |          ret_V_3_fu_379          |    0    |    2    |
|          |          ret_V_14_fu_386         |    0    |    2    |
|          |          ret_V_5_fu_402          |    0    |    2    |
|          |          ret_V_7_fu_450          |    0    |    2    |
|          |         and_ln1355_fu_756        |    0    |    2    |
|          |          ret_V_11_fu_762         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          ret_V_13_fu_348         |    0    |    2    |
|    or    |          ret_V_8_fu_508          |    0    |    2    |
|          |          ret_V_9_fu_530          |    0    |    2    |
|          |         or_ln1356_fu_686         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          | packet_out_ready_V_r_read_fu_170 |    0    |    0    |
|          | payload_in_last_V_re_read_fu_176 |    0    |    0    |
|          | payload_in_valid_V_r_read_fu_182 |    0    |    0    |
|          | payload_in_keep_V_re_read_fu_188 |    0    |    0    |
|   read   | payload_in_data_V_re_read_fu_194 |    0    |    0    |
|          |  action_empty_V_read_read_fu_200 |    0    |    0    |
|          |  action_valid_V_read_read_fu_206 |    0    |    0    |
|          |      action_read_read_fu_212     |    0    |    0    |
|          |      myIP_V_read_read_fu_218     |    0    |    0    |
|          |     myMac_V_read_read_fu_224     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln35_write_fu_230     |    0    |    0    |
|          |      write_ln35_write_fu_237     |    0    |    0    |
|   write  |      write_ln35_write_fu_244     |    0    |    0    |
|          |      write_ln35_write_fu_251     |    0    |    0    |
|          |      write_ln35_write_fu_258     |    0    |    0    |
|          |      write_ln36_write_fu_265     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_272            |    0    |    0    |
|          |            grp_fu_282            |    0    |    0    |
|          |    action_dst_mac_V_loa_fu_542   |    0    |    0    |
|partselect|    action_payload_lengt_fu_556   |    0    |    0    |
|          |    action_ip_cksum_V_lo_fu_572   |    0    |    0    |
|          |    action_src_port_V_lo_fu_590   |    0    |    0    |
|          |    action_dst_port_V_lo_fu_600   |    0    |    0    |
|          |         p_Result_s_fu_616        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_318            |    0    |    0    |
| bitselect|           tmp_1_fu_626           |    0    |    0    |
|          |           tmp_2_fu_718           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln647_fu_436        |    0    |    0    |
|   trunc  |       trunc_ln647_1_fu_482       |    0    |    0    |
|          |        trunc_ln215_fu_586        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_4_fu_464        |    0    |    0    |
|bitconcatenate|         p_Result_5_fu_494        |    0    |    0    |
|          |        p_Result_s_8_fu_650       |    0    |    0    |
|          |         p_Result_2_fu_692        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln215_fu_634        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   302   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   302  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   302  |
+-----------+--------+--------+
