{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 15:41:09 2024 " "Info: Processing started: Sun Jun 30 15:41:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[0\] " "Warning: Node \"latch\[0\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[1\] " "Warning: Node \"latch\[1\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[2\] " "Warning: Node \"latch\[2\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[3\] " "Warning: Node \"latch\[3\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[4\] " "Warning: Node \"latch\[4\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[5\] " "Warning: Node \"latch\[5\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[6\] " "Warning: Node \"latch\[6\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch\[7\] " "Warning: Node \"latch\[7\]\" is a latch" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "wr_en " "Info: Assuming node \"wr_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 16 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rd_en " "Info: Assuming node \"rd_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[2\] " "Info: Assuming node \"abus\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[1\] " "Info: Assuming node \"abus\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[4\] " "Info: Assuming node \"abus\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[3\] " "Info: Assuming node \"abus\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[5\] " "Info: Assuming node \"abus\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[6\] " "Info: Assuming node \"abus\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[7\] " "Info: Assuming node \"abus\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "abus\[0\] " "Info: Assuming node \"abus\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "latch\[1\]~1 " "Info: Detected gated clock \"latch\[1\]~1\" as buffer" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_reg\[5\] wr_en clk_in 5.349 ns register " "Info: tsu for register \"port_reg\[5\]\" (data pin = \"wr_en\", clock pin = \"clk_in\") is 5.349 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.075 ns + Longest pin register " "Info: + Longest pin to register delay is 8.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns wr_en 1 CLK PIN_F20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F20; Fanout = 3; CLK Node = 'wr_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.661 ns) + CELL(0.275 ns) 6.768 ns port_reg\[0\]~0 2 COMB LCCOMB_X23_Y35_N20 8 " "Info: 2: + IC(5.661 ns) + CELL(0.275 ns) = 6.768 ns; Loc. = LCCOMB_X23_Y35_N20; Fanout = 8; COMB Node = 'port_reg\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.936 ns" { wr_en port_reg[0]~0 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.660 ns) 8.075 ns port_reg\[5\] 3 REG LCFF_X22_Y35_N27 1 " "Info: 3: + IC(0.647 ns) + CELL(0.660 ns) = 8.075 ns; Loc. = LCFF_X22_Y35_N27; Fanout = 1; REG Node = 'port_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { port_reg[0]~0 port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 21.88 % ) " "Info: Total cell delay = 1.767 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.308 ns ( 78.12 % ) " "Info: Total interconnect delay = 6.308 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.075 ns" { wr_en port_reg[0]~0 port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.075 ns" { wr_en {} wr_en~combout {} port_reg[0]~0 {} port_reg[5] {} } { 0.000ns 0.000ns 5.661ns 0.647ns } { 0.000ns 0.832ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns port_reg\[5\] 3 REG LCFF_X22_Y35_N27 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X22_Y35_N27; Fanout = 1; REG Node = 'port_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.075 ns" { wr_en port_reg[0]~0 port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.075 ns" { wr_en {} wr_en~combout {} port_reg[0]~0 {} port_reg[5] {} } { 0.000ns 0.000ns 5.661ns 0.647ns } { 0.000ns 0.832ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "abus\[5\] dbus\[1\] latch\[1\] 14.050 ns register " "Info: tco from clock \"abus\[5\]\" to destination pin \"dbus\[1\]\" through register \"latch\[1\]\" is 14.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus\[5\] source 7.351 ns + Longest register " "Info: + Longest clock path from clock \"abus\[5\]\" to source register is 7.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns abus\[5\] 1 CLK PIN_F21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F21; Fanout = 1; CLK Node = 'abus\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.150 ns) 2.760 ns Equal0~1 2 COMB LCCOMB_X27_Y35_N10 9 " "Info: 2: + IC(1.778 ns) + CELL(0.150 ns) = 2.760 ns; Loc. = LCCOMB_X27_Y35_N10; Fanout = 9; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { abus[5] Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.275 ns) 3.734 ns Equal0~2 3 COMB LCCOMB_X23_Y35_N14 4 " "Info: 3: + IC(0.699 ns) + CELL(0.275 ns) = 3.734 ns; Loc. = LCCOMB_X23_Y35_N14; Fanout = 4; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 4.413 ns latch\[1\]~1 4 COMB LCCOMB_X23_Y35_N2 1 " "Info: 4: + IC(0.260 ns) + CELL(0.419 ns) = 4.413 ns; Loc. = LCCOMB_X23_Y35_N2; Fanout = 1; COMB Node = 'latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Equal0~2 latch[1]~1 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.000 ns) 5.786 ns latch\[1\]~1clkctrl 5 COMB CLKCTRL_G8 8 " "Info: 5: + IC(1.373 ns) + CELL(0.000 ns) = 5.786 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { latch[1]~1 latch[1]~1clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.150 ns) 7.351 ns latch\[1\] 6 REG LCCOMB_X22_Y35_N20 1 " "Info: 6: + IC(1.415 ns) + CELL(0.150 ns) = 7.351 ns; Loc. = LCCOMB_X22_Y35_N20; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { latch[1]~1clkctrl latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 24.84 % ) " "Info: Total cell delay = 1.826 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.525 ns ( 75.16 % ) " "Info: Total interconnect delay = 5.525 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.351 ns" { abus[5] Equal0~1 Equal0~2 latch[1]~1 latch[1]~1clkctrl latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.351 ns" { abus[5] {} abus[5]~combout {} Equal0~1 {} Equal0~2 {} latch[1]~1 {} latch[1]~1clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.778ns 0.699ns 0.260ns 1.373ns 1.415ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.699 ns + Longest register pin " "Info: + Longest register to pin delay is 6.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch\[1\] 1 REG LCCOMB_X22_Y35_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y35_N20; Fanout = 1; REG Node = 'latch\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 0.827 ns dbus_internal\[1\]~3 2 COMB LCCOMB_X23_Y35_N28 1 " "Info: 2: + IC(0.677 ns) + CELL(0.150 ns) = 0.827 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 1; COMB Node = 'dbus_internal\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { latch[1] dbus_internal[1]~3 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.275 ns) 2.877 ns dbus_internal\[1\]~4 3 COMB LCCOMB_X23_Y35_N22 1 " "Info: 3: + IC(1.775 ns) + CELL(0.275 ns) = 2.877 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'dbus_internal\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { dbus_internal[1]~3 dbus_internal[1]~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(2.798 ns) 6.699 ns dbus\[1\] 4 PIN PIN_B8 0 " "Info: 4: + IC(1.024 ns) + CELL(2.798 ns) = 6.699 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'dbus\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { dbus_internal[1]~4 dbus[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.223 ns ( 48.11 % ) " "Info: Total cell delay = 3.223 ns ( 48.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.476 ns ( 51.89 % ) " "Info: Total interconnect delay = 3.476 ns ( 51.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { latch[1] dbus_internal[1]~3 dbus_internal[1]~4 dbus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.699 ns" { latch[1] {} dbus_internal[1]~3 {} dbus_internal[1]~4 {} dbus[1] {} } { 0.000ns 0.677ns 1.775ns 1.024ns } { 0.000ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.351 ns" { abus[5] Equal0~1 Equal0~2 latch[1]~1 latch[1]~1clkctrl latch[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.351 ns" { abus[5] {} abus[5]~combout {} Equal0~1 {} Equal0~2 {} latch[1]~1 {} latch[1]~1clkctrl {} latch[1] {} } { 0.000ns 0.000ns 1.778ns 0.699ns 0.260ns 1.373ns 1.415ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { latch[1] dbus_internal[1]~3 dbus_internal[1]~4 dbus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.699 ns" { latch[1] {} dbus_internal[1]~3 {} dbus_internal[1]~4 {} dbus[1] {} } { 0.000ns 0.677ns 1.775ns 1.024ns } { 0.000ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus\[0\] dbus\[1\] 12.060 ns Longest " "Info: Longest tpd from source pin \"abus\[0\]\" to destination pin \"dbus\[1\]\" is 12.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus\[0\] 1 CLK PIN_D12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 8; CLK Node = 'abus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[0] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.910 ns) + CELL(0.438 ns) 6.188 ns dbus_internal\[1\]~3 2 COMB LCCOMB_X23_Y35_N28 1 " "Info: 2: + IC(4.910 ns) + CELL(0.438 ns) = 6.188 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 1; COMB Node = 'dbus_internal\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.348 ns" { abus[0] dbus_internal[1]~3 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.275 ns) 8.238 ns dbus_internal\[1\]~4 3 COMB LCCOMB_X23_Y35_N22 1 " "Info: 3: + IC(1.775 ns) + CELL(0.275 ns) = 8.238 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'dbus_internal\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { dbus_internal[1]~3 dbus_internal[1]~4 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(2.798 ns) 12.060 ns dbus\[1\] 4 PIN PIN_B8 0 " "Info: 4: + IC(1.024 ns) + CELL(2.798 ns) = 12.060 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'dbus\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { dbus_internal[1]~4 dbus[1] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.351 ns ( 36.08 % ) " "Info: Total cell delay = 4.351 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 63.92 % ) " "Info: Total interconnect delay = 7.709 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.060 ns" { abus[0] dbus_internal[1]~3 dbus_internal[1]~4 dbus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.060 ns" { abus[0] {} abus[0]~combout {} dbus_internal[1]~3 {} dbus_internal[1]~4 {} dbus[1] {} } { 0.000ns 0.000ns 4.910ns 1.775ns 1.024ns } { 0.000ns 0.840ns 0.438ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "latch\[6\] port_io\[6\] abus\[5\] 0.980 ns register " "Info: th for register \"latch\[6\]\" (data pin = \"port_io\[6\]\", clock pin = \"abus\[5\]\") is 0.980 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "abus\[5\] destination 7.348 ns + Longest register " "Info: + Longest clock path from clock \"abus\[5\]\" to destination register is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns abus\[5\] 1 CLK PIN_F21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_F21; Fanout = 1; CLK Node = 'abus\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.150 ns) 2.760 ns Equal0~1 2 COMB LCCOMB_X27_Y35_N10 9 " "Info: 2: + IC(1.778 ns) + CELL(0.150 ns) = 2.760 ns; Loc. = LCCOMB_X27_Y35_N10; Fanout = 9; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { abus[5] Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.275 ns) 3.734 ns Equal0~2 3 COMB LCCOMB_X23_Y35_N14 4 " "Info: 3: + IC(0.699 ns) + CELL(0.275 ns) = 3.734 ns; Loc. = LCCOMB_X23_Y35_N14; Fanout = 4; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 4.413 ns latch\[1\]~1 4 COMB LCCOMB_X23_Y35_N2 1 " "Info: 4: + IC(0.260 ns) + CELL(0.419 ns) = 4.413 ns; Loc. = LCCOMB_X23_Y35_N2; Fanout = 1; COMB Node = 'latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Equal0~2 latch[1]~1 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.000 ns) 5.786 ns latch\[1\]~1clkctrl 5 COMB CLKCTRL_G8 8 " "Info: 5: + IC(1.373 ns) + CELL(0.000 ns) = 5.786 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { latch[1]~1 latch[1]~1clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.150 ns) 7.348 ns latch\[6\] 6 REG LCCOMB_X22_Y35_N6 1 " "Info: 6: + IC(1.412 ns) + CELL(0.150 ns) = 7.348 ns; Loc. = LCCOMB_X22_Y35_N6; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { latch[1]~1clkctrl latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 24.85 % ) " "Info: Total cell delay = 1.826 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.522 ns ( 75.15 % ) " "Info: Total interconnect delay = 5.522 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { abus[5] Equal0~1 Equal0~2 latch[1]~1 latch[1]~1clkctrl latch[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { abus[5] {} abus[5]~combout {} Equal0~1 {} Equal0~2 {} latch[1]~1 {} latch[1]~1clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.778ns 0.699ns 0.260ns 1.373ns 1.412ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io\[6\] 1 PIN PIN_C10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C10; Fanout = 1; PIN Node = 'port_io\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns port_io\[6\]~6 2 COMB IOC_X20_Y36_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X20_Y36_N1; Fanout = 1; COMB Node = 'port_io\[6\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { port_io[6] port_io[6]~6 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.150 ns) 5.838 ns latch\[6\]~7 3 COMB LCCOMB_X22_Y35_N8 1 " "Info: 3: + IC(4.848 ns) + CELL(0.150 ns) = 5.838 ns; Loc. = LCCOMB_X22_Y35_N8; Fanout = 1; COMB Node = 'latch\[6\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { port_io[6]~6 latch[6]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.271 ns) 6.368 ns latch\[6\] 4 REG LCCOMB_X22_Y35_N6 1 " "Info: 4: + IC(0.259 ns) + CELL(0.271 ns) = 6.368 ns; Loc. = LCCOMB_X22_Y35_N6; Fanout = 1; REG Node = 'latch\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { latch[6]~7 latch[6] } "NODE_NAME" } } { "port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 19.80 % ) " "Info: Total cell delay = 1.261 ns ( 19.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.107 ns ( 80.20 % ) " "Info: Total interconnect delay = 5.107 ns ( 80.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.368 ns" { port_io[6] port_io[6]~6 latch[6]~7 latch[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.368 ns" { port_io[6] {} port_io[6]~6 {} latch[6]~7 {} latch[6] {} } { 0.000ns 0.000ns 4.848ns 0.259ns } { 0.000ns 0.840ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { abus[5] Equal0~1 Equal0~2 latch[1]~1 latch[1]~1clkctrl latch[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { abus[5] {} abus[5]~combout {} Equal0~1 {} Equal0~2 {} latch[1]~1 {} latch[1]~1clkctrl {} latch[6] {} } { 0.000ns 0.000ns 1.778ns 0.699ns 0.260ns 1.373ns 1.412ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.368 ns" { port_io[6] port_io[6]~6 latch[6]~7 latch[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.368 ns" { port_io[6] {} port_io[6]~6 {} latch[6]~7 {} latch[6] {} } { 0.000ns 0.000ns 4.848ns 0.259ns } { 0.000ns 0.840ns 0.150ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 15:41:09 2024 " "Info: Processing ended: Sun Jun 30 15:41:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
