;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @0, 907
	SLT @0, 7
	SPL -1, @-20
	MOV 101, 12
	SUB @121, 106
	SLT 30, 9
	SUB -207, <-120
	CMP @127, 106
	SUB #72, @200
	SUB @-0, 7
	MOV 101, 12
	SPL 0, <332
	ADD #1, -6
	SUB 12, @10
	DAT #0, #321
	ADD 270, 60
	ADD 270, 60
	SUB @-0, 7
	CMP @0, @2
	CMP @0, @2
	SUB #72, @200
	CMP #12, @0
	SUB @-127, 100
	SUB 1, <-1
	SLT 721, -1
	MOV -7, <-20
	SLT <300, 90
	ADD 270, 60
	CMP @-127, 100
	ADD #270, <1
	ADD #270, <1
	ADD 270, 60
	SUB #72, @200
	CMP #12, @0
	SUB -207, <-120
	SUB #72, @200
	SUB #72, @200
	SLT 101, <-201
	SLT 20, @12
	SLT 20, @12
	ADD 270, 60
	ADD 270, 60
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
