
*** Running vivado
    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace


****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Thu Dec 12 15:37:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source KC705_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1408.707 ; gain = 0.023 ; free physical = 10434 ; free virtual = 15934
Command: link_design -top KC705_top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.dcp' for cell 'mmcm_sys_clk'
INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-243849-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lck_rst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.340 ; gain = 0.000 ; free physical = 9996 ; free virtual = 15496
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio_mmcm_lck_rst UUID: b0383a7e-0143-5f21-9d63-d1cdd7b6ed38 
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lck_rst'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lck_rst'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc] for cell 'mmcm_sys_clk/inst'
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc] for cell 'mmcm_sys_clk/inst'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc] for cell 'mmcm_sys_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.781 ; gain = 631.914 ; free physical = 9399 ; free virtual = 14899
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc] for cell 'mmcm_sys_clk/inst'
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.781 ; gain = 0.000 ; free physical = 9399 ; free virtual = 14899
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2600.781 ; gain = 1192.074 ; free physical = 9399 ; free virtual = 14899
source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2768.863 ; gain = 160.078 ; free physical = 9385 ; free virtual = 14885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1722f30d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.863 ; gain = 0.000 ; free physical = 9377 ; free virtual = 14877

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 37158d9ed405d4a7.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.371 ; gain = 0.000 ; free physical = 9041 ; free virtual = 14544
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.402 ; gain = 0.000 ; free physical = 9041 ; free virtual = 14544
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
Phase 1.1 Core Generation And Design Setup | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544
Phase 1 Initialization | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9041 ; free virtual = 14544

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
Phase 2 Timer Update And Timing Data Collection | Checksum: e03bc67d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a84d135e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
Retarget | Checksum: a84d135e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: a84d135e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
Constant propagation | Checksum: a84d135e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 11c00c0fe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3148.402 ; gain = 87.844 ; free physical = 9040 ; free virtual = 14544
Sweep | Checksum: 11c00c0fe
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_sys_gl_BUFG_inst to drive 529 load(s) on clock net clk_sys_gl_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 131dd1a4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
BUFG optimization | Checksum: 131dd1a4d
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 131dd1a4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
Shift Register Optimization | Checksum: 131dd1a4d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 131dd1a4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
Post Processing Netlist | Checksum: 131dd1a4d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 220becbc0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
Phase 9.2 Verifying Netlist Connectivity | Checksum: 220becbc0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
Phase 9 Finalization | Checksum: 220becbc0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                             48  |
|  Constant propagation         |               0  |               0  |                                             47  |
|  Sweep                        |               0  |               2  |                                            821  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             55  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 220becbc0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3180.418 ; gain = 119.859 ; free physical = 9040 ; free virtual = 14543

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 220becbc0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 220becbc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
Ending Netlist Obfuscation Task | Checksum: 220becbc0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.418 ; gain = 0.000 ; free physical = 9040 ; free virtual = 14543
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3180.418 ; gain = 579.637 ; free physical = 9040 ; free virtual = 14543
INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9015 ; free virtual = 14519
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9014 ; free virtual = 14517
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c7d509c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9005 ; free virtual = 14508

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7e5e4bb9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9001 ; free virtual = 14505

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a17079c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a17079c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504
Phase 1 Placer Initialization | Checksum: a17079c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 9000 ; free virtual = 14504

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9eea1018

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8990 ; free virtual = 14494

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c589b427

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8997 ; free virtual = 14501

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c589b427

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8997 ; free virtual = 14501

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 101c55d75

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 40 nets or LUTs. Breaked 0 LUT, combined 40 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             40  |                    40  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 180e8e547

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
Phase 2.4 Global Placement Core | Checksum: 1ebe120a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
Phase 2 Global Placement | Checksum: 1ebe120a7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c40b6798

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8969 ; free virtual = 14473

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 217a7c49e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d7efaaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aea3b497

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8971 ; free virtual = 14475

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 121340b28

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1aec969bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18d6e23e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474
Phase 3 Detail Placement | Checksum: 18d6e23e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8970 ; free virtual = 14474

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d48b171b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1da38fbdf

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2511c6161

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d48b171b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2086824c2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
Phase 4.1 Post Commit Optimization | Checksum: 2086824c2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2086824c2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2086824c2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
Phase 4.3 Placer Reporting | Checksum: 2086824c2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28b53f75f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
Ending Placer Task | Checksum: 1dfc6b8da

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
81 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8942 ; free virtual = 14446
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8936 ; free virtual = 14440
INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8933 ; free virtual = 14437
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8933 ; free virtual = 14437
Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8932 ; free virtual = 14437
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14437
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3316.484 ; gain = 0.000 ; free physical = 8931 ; free virtual = 14437
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14440
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14440
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14441
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14442
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3371.363 ; gain = 0.000 ; free physical = 8935 ; free virtual = 14442
INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c6181c10 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22de52be5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3593.211 ; gain = 198.969 ; free physical = 8581 ; free virtual = 14087
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24deb5201

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8422 ; free virtual = 13928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2479266a2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8422 ; free virtual = 13928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-5.936 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 207a13088

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3749.445 ; gain = 355.203 ; free physical = 8423 ; free virtual = 13929

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1279
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1279
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25854c16b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25854c16b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1d44df6bb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
Phase 4 Initial Routing | Checksum: 1d44df6bb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.137  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 287bbfcb6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
Phase 5 Rip-up And Reroute | Checksum: 287bbfcb6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 287bbfcb6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 287bbfcb6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
Phase 6 Delay and Skew Optimization | Checksum: 287bbfcb6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f87dbc91

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
Phase 7 Post Hold Fix | Checksum: 1f87dbc91

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0347308 %
  Global Horizontal Routing Utilization  = 0.0464799 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f87dbc91

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f87dbc91

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ab135b33

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1ab135b33

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.151  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1ab135b33

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
Total Elapsed time in route_design: 28.54 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2024e74e2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2024e74e2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3758.695 ; gain = 364.453 ; free physical = 8411 ; free virtual = 13917

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3758.695 ; gain = 387.332 ; free physical = 8411 ; free virtual = 13917
INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 20 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 20 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
Running report generation with 4 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4038.832 ; gain = 280.137 ; free physical = 8418 ; free virtual = 13928
source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
CRITICAL WARNING: [Hog:Msg-0] List files and project properties not clean, git commit hash be set to 0.
INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/../../sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.2-D2569BF-dirty
INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
WARNING: [Hog:Msg-0] Found non committed changes:
 .../KC705_testing.cache/wt/project.wpc             |    3 +-
 .../KC705_testing.cache/wt/synthesis.wdf           |    8 +-
 .../KC705_testing.cache/wt/webtalk_pa.xml          |    4 +-
 .../KC705_testing.hw/KC705_testing.lpr             |    4 +-
 .../impl_1/.init_design.begin.rst                  |    2 +-
 .../impl_1/.opt_design.begin.rst                   |    2 +-
 .../impl_1/.phys_opt_design.begin.rst              |    2 +-
 .../impl_1/.place_design.begin.rst                 |    2 +-
 .../impl_1/.route_design.begin.rst                 |    2 +-
 .../impl_1/.route_design.end.rst                   |    0
 .../KC705_testing.runs/impl_1/.vivado.begin.rst    |   24 +-
 .../impl_1/.write_bitstream.begin.rst              |    5 -
 .../impl_1/.write_bitstream.end.rst                |    0
 .../KC705_testing.runs/impl_1/KC705_top.bit        |  Bin 11443718 -> 0 bytes
 .../KC705_testing.runs/impl_1/KC705_top.ltx        |   66 -
 .../KC705_testing.runs/impl_1/KC705_top.tcl        |  225 +-
 .../KC705_testing.runs/impl_1/KC705_top.vdi        |  613 ++--
 .../impl_1/KC705_top_85959.backup.vdi              |  786 -----
 .../impl_1/KC705_top_bus_skew_routed.rpt           |  108 +-
 .../impl_1/KC705_top_bus_skew_routed.rpx           |  Bin 107167 -> 107199 bytes
 .../impl_1/KC705_top_clock_utilization_routed.rpt  |   68 +-
 .../impl_1/KC705_top_control_sets_placed.rpt       |  102 +-
 .../impl_1/KC705_top_drc_opted.rpt                 |    2 +-
 .../impl_1/KC705_top_drc_routed.rpt                |    6 +-
 .../impl_1/KC705_top_drc_routed.rpx                |  Bin 10777 -> 10777 bytes
 .../impl_1/KC705_top_io_placed.rpt                 |    2 +-
 .../impl_1/KC705_top_methodology_drc_routed.rpt    |    6 +-
 .../impl_1/KC705_top_methodology_drc_routed.rpx    |  Bin 11079 -> 11048 bytes
 .../KC705_testing.runs/impl_1/KC705_top_opt.dcp    |  Bin 674646 -> 671312 bytes
 .../impl_1/KC705_top_physopt.dcp                   |  Bin 813822 -> 810511 bytes
 .../KC705_testing.runs/impl_1/KC705_top_placed.dcp |  Bin 813492 -> 810177 bytes
 .../impl_1/KC705_top_power_routed.rpt              |   36 +-
 .../impl_1/KC705_top_power_routed.rpx              |  Bin 929189 -> 925928 bytes
 .../impl_1/KC705_top_power_summary_routed.pb       |  Bin 855 -> 855 bytes
 .../KC705_testing.runs/impl_1/KC705_top_routed.dcp |  Bin 884040 -> 0 bytes
 .../impl_1/KC705_top_timing_summary_routed.pb      |  Bin 109 -> 109 bytes
 .../impl_1/KC705_top_timing_summary_routed.rpt     | 3408 ++++++++++----------
 .../impl_1/KC705_top_timing_summary_routed.rpx     |  Bin 815059 -> 814678 bytes
 .../impl_1/KC705_top_timing_summary_routed_1.pb    |  Bin 109 -> 109 bytes
 .../impl_1/KC705_top_timing_summary_routed_1.rpt   | 3408 ++++++++++----------
 .../impl_1/KC705_top_timing_summary_routed_1.rpx   |  Bin 815071 -> 814690 bytes
 .../impl_1/KC705_top_utilization_placed.rpt        |   16 +-
 .../KC705_testing.runs/impl_1/clockInfo.txt        |    2 +-
 .../KC705_testing.runs/impl_1/debug_nets.ltx       |   66 -
 .../KC705_testing.runs/impl_1/gen_run.xml          |  186 +-
 .../KC705_testing.runs/impl_1/init_design.pb       |  Bin 5664 -> 5939 bytes
 .../KC705_testing.runs/impl_1/opt_design.pb        |  Bin 17535 -> 17641 bytes
 .../KC705_testing.runs/impl_1/phys_opt_design.pb   |  Bin 3471 -> 3475 bytes
 .../KC705_testing.runs/impl_1/place_design.pb      |  Bin 23119 -> 23081 bytes
 .../KC705_testing.runs/impl_1/project.wdf          |   24 +-
 .../KC705_testing.runs/impl_1/route_design.pb      |  Bin 20739 -> 18669 bytes
 .../impl_1/route_report_utilization_0.rpt          |   16 +-
 .../KC705_testing.runs/impl_1/rundef.js            |    2 +-
 .../KC705_testing.runs/impl_1/runme.log            |  593 ++--
 .../KC705_testing.runs/impl_1/runme.sh             |    2 +-
 .../KC705_testing.runs/impl_1/vivado.jou           |    8 +-
 .../KC705_testing.runs/impl_1/vivado.pb            |  Bin 112 -> 0 bytes
 .../impl_1/vivado_85959.backup.jou                 |   24 -
 .../KC705_testing.runs/impl_1/write_bitstream.pb   |  Bin 17226 -> 0 bytes
 .../synth_1/.Xil/KC705_top_propImpl.xdc            |   14 +-
 .../KC705_testing.runs/synth_1/.vivado.begin.rst   |    2 +-
 .../KC705_testing.runs/synth_1/KC705_top.dcp       |  Bin 11379 -> 11693 bytes
 .../KC705_testing.runs/synth_1/KC705_top.tcl       |   19 +-
 .../KC705_testing.runs/synth_1/KC705_top.vds       |  288 +-
 .../synth_1/KC705_top_utilization_synth.rpt        |   14 +-
 .../KC705_testing.runs/synth_1/dont_touch.xdc      |    7 +-
 .../KC705_testing.runs/synth_1/gen_run.xml         |   44 +-
 .../KC705_testing.runs/synth_1/project.wdf         |   33 -
 .../KC705_testing.runs/synth_1/runme.log           |  282 +-
 .../KC705_testing.runs/synth_1/vivado.jou          |    8 +-
 .../KC705_testing.runs/synth_1/vivado.pb           |  Bin 32016 -> 42143 bytes
 .../KC705_testing/KC705_testing.runs/timing_ok.txt |    2 +-
 .../KC705_testing/KC705_testing.runs/versions.txt  |    2 +-
 Projects/KC705_testing/KC705_testing.xpr           |  133 +-
 Top/KC705_testing/list/sources.con                 |    3 +-
 sources/constraints/KC705_constraints.xdc          |   12 -
 sources/hdl/KC705_top.vhd                          |   46 +-
 sources/ip/.Xil/.mmcm_sys_clk.xcix.lock            |    0
 sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock            |    0
 sources/ip/mmcm_sys_clk.xcix                       |  Bin 103034 -> 0 bytes
 80 files changed, 4979 insertions(+), 5763 deletions(-)
