
// Copyright 2015 The Rust Project Developers. See the COPYRIGHT
// file at the top-level directory of this distribution and at
// http://rust-lang.org/COPYRIGHT.
//
// Licensed under the Apache License, Version 2.0 <LICENSE-APACHE or
// http://www.apache.org/licenses/LICENSE-2.0> or the MIT license
// <LICENSE-MIT or http://opensource.org/licenses/MIT>, at your
// option. This file may not be copied, modified, or distributed
// except according to those terms.

// DO NOT EDIT: autogenerated by etc/platform-intrinsics/generator.py
// ignore-tidy-linelength

#![allow(unused_imports)]

use {{Intrinsic, Type}};
use IntrinsicDef::Named;

// The default inlining settings trigger a pathological behaviour in
// LLVM, which causes makes compilation very slow. See #28273.
#[inline(never)]
pub fn find(name: &str) -> Option<Intrinsic> {{

    if !name.starts_with(""x86"") { return None }
    Some(match &name[""x86"".len()..] {
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."addsub.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_blendv_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."blendv.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [{ static PTR: Type = Type::Pointer(&::I8, None, true); &PTR }]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [{ static PTR: Type = Type::Pointer(&::I8, None, true); &PTR }]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_broadcast_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."vbroadcastf128.{0.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::I8]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::I8]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cmp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."cmp.{1.data_type}.256"")
        }
        ""_mm""256_cvtepi32_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."cvtdq2.pd.256"")
        }
        ""_mm""256_cvtepi32_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."cvtdq2.pd.256"")
        }
        ""_mm""256_cvtepi32_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."cvtdq2.pd.256"")
        }
        ""_mm""256_cvtepi32_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."cvtdq2.pd.256"")
        }
        ""_mm""256_cvtepi32_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."cvtdq2.pd.256"")
        }
        ""_mm""256_cvtepi32_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."cvtdq2.ps.256"")
        }
        ""_mm""256_cvtepi32_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."cvtdq2.ps.256"")
        }
        ""_mm""256_cvtepi32_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."cvtdq2.ps.256"")
        }
        ""_mm""256_cvtepi32_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."cvtdq2.ps.256"")
        }
        ""_mm""256_cvtepi32_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."cvtdq2.ps.256"")
        }
        ""_mm""256_cvtpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx."cvt.pd2dq.256"")
        }
        ""_mm""256_cvtpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx."cvt.pd2dq.256"")
        }
        ""_mm""256_cvtpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x0,
            definition: Named(""llvm.x86.avx."cvt.pd2dq.256"")
        }
        ""_mm""256_cvtpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx."cvt.pd2dq.256"")
        }
        ""_mm""256_cvtpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx."cvt.pd2dq.256"")
        }
        ""_mm""256_cvtpd_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."cvt.pd2.ps.256"")
        }
        ""_mm""256_cvtpd_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."cvt.pd2.ps.256"")
        }
        ""_mm""256_cvtpd_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x0,
            definition: Named(""llvm.x86.avx."cvt.pd2.ps.256"")
        }
        ""_mm""256_cvtpd_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."cvt.pd2.ps.256"")
        }
        ""_mm""256_cvtpd_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."cvt.pd2.ps.256"")
        }
        ""_mm""256_cvtps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx."cvt.ps2dq.256"")
        }
        ""_mm""256_cvtps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx."cvt.ps2dq.256"")
        }
        ""_mm""256_cvtps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx."cvt.ps2dq.256"")
        }
        ""_mm""256_cvtps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx."cvt.ps2dq.256"")
        }
        ""_mm""256_cvtps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx."cvt.ps2dq.256"")
        }
        ""_mm""256_cvtps_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."cvt.ps2.pd.256"")
        }
        ""_mm""256_cvtps_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."cvt.ps2.pd.256"")
        }
        ""_mm""256_cvtps_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."cvt.ps2.pd.256"")
        }
        ""_mm""256_cvtps_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."cvt.ps2.pd.256"")
        }
        ""_mm""256_cvtps_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."cvt.ps2.pd.256"")
        }
        ""_mm""256_cvttpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx."cvtt.pd2dq.256"")
        }
        ""_mm""256_cvttpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx."cvtt.pd2dq.256"")
        }
        ""_mm""256_cvttpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x0,
            definition: Named(""llvm.x86.avx."cvtt.pd2dq.256"")
        }
        ""_mm""256_cvttpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx."cvtt.pd2dq.256"")
        }
        ""_mm""256_cvttpd_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx."cvtt.pd2dq.256"")
        }
        ""_mm""256_cvttps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx."cvtt.ps2dq.256"")
        }
        ""_mm""256_cvttps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx."cvtt.ps2dq.256"")
        }
        ""_mm""256_cvttps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx."cvtt.ps2dq.256"")
        }
        ""_mm""256_cvttps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx."cvtt.ps2dq.256"")
        }
        ""_mm""256_cvttps_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx."cvtt.ps2dq.256"")
        }
        ""_mm""256_dp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::I32_8]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."dp.ps.256"")
        }
        ""_mm""256_dp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."dp.ps.256"")
        }
        ""_mm""256_dp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."dp.ps.256"")
        }
        ""_mm""256_dp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."dp.ps.256"")
        }
        ""_mm""256_dp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."dp.ps.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."hadd.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."hsub.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."max.{0.data_type}.256"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::F32, Some(&::I8), true); &PTR },&::I32x4_F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::F64, Some(&::I8), true); &PTR },&::I64x2_F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_maskstore_{3.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::F32, Some(&::I8), false); &PTR },&::I32x4_F32x4,&::F32x4]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."maskstore.{3.data_type_short}{3.width_suffix}"")
        }
        ""_mm""{3.width_mm}_maskstore_{3.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::F64, Some(&::I8), false); &PTR },&::I64x2_F64x2,&::F64x2]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."maskstore.{3.data_type_short}{3.width_suffix}"")
        }
        ""_mm""{3.width_mm}_maskstore_{3.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."maskstore.{3.data_type_short}{3.width_suffix}"")
        }
        ""_mm""{3.width_mm}_maskstore_{3.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."maskstore.{3.data_type_short}{3.width_suffix}"")
        }
        ""_mm""{3.width_mm}_maskstore_{3.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."maskstore.{3.data_type_short}{3.width_suffix}"")
        }
        ""_mm""{3.width_mm}_maskstore_{3.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."maskstore.{3.data_type_short}{3.width_suffix}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."min.{0.data_type}.256"")
        }
        ""_mm""256_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.ps.256"")
        }
        ""_mm""256_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.ps.256"")
        }
        ""_mm""256_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.ps.256"")
        }
        ""_mm""256_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.ps.256"")
        }
        ""_mm""256_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.ps.256"")
        }
        ""_mm""256_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.pd.256"")
        }
        ""_mm""256_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.pd.256"")
        }
        ""_mm""256_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.pd.256"")
        }
        ""_mm""256_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.pd.256"")
        }
        ""_mm""256_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."movmsk.pd.256"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::I64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_permutevar_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."vpermilvar.{0.data_type}{0.width_suffix}"")
        }
        ""_mm""256_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."rcp.ps.256"")
        }
        ""_mm""256_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."rcp.ps.256"")
        }
        ""_mm""256_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."rcp.ps.256"")
        }
        ""_mm""256_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."rcp.ps.256"")
        }
        ""_mm""256_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."rcp.ps.256"")
        }
        ""_mm""256_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."rsqrt.ps.256"")
        }
        ""_mm""256_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."rsqrt.ps.256"")
        }
        ""_mm""256_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."rsqrt.ps.256"")
        }
        ""_mm""256_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."rsqrt.ps.256"")
        }
        ""_mm""256_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."rsqrt.ps.256"")
        }
        ""_mm""256_storeu_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::F32x4, Some(&::U8), false); &PTR },&::F32x4]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.ps.256"")
        }
        ""_mm""256_storeu_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::F64x2, Some(&::U8), false); &PTR },&::F64x2]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.ps.256"")
        }
        ""_mm""256_storeu_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.ps.256"")
        }
        ""_mm""256_storeu_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.ps.256"")
        }
        ""_mm""256_storeu_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.ps.256"")
        }
        ""_mm""256_storeu_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.ps.256"")
        }
        ""_mm""256_storeu_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::U8x16, Some(&::U8), false); &PTR },&::U8x16]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.dq.256"")
        }
        ""_mm""256_storeu_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.dq.256"")
        }
        ""_mm""256_storeu_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.dq.256"")
        }
        ""_mm""256_storeu_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.dq.256"")
        }
        ""_mm""256_storeu_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."storeu.dq.256"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""256_sqrt_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx."!llvm.sqrt.{0.llvm_name}"")
        }
        ""_mm""{1.width_mm}_testc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestc.pd{1.width_suffix}"")
        }
        ""_mm""256_testc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestc.256"")
        }
        ""_mm""256_testc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestc.256"")
        }
        ""_mm""256_testc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestc.256"")
        }
        ""_mm""256_testc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestc.256"")
        }
        ""_mm""256_testc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestc.256"")
        }
        ""_mm""{1.width_mm}_testnzc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testnzc_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestnzc.pd{1.width_suffix}"")
        }
        ""_mm""256_testnzc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestnzc.256"")
        }
        ""_mm""256_testnzc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestnzc.256"")
        }
        ""_mm""256_testnzc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestnzc.256"")
        }
        ""_mm""256_testnzc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestnzc.256"")
        }
        ""_mm""256_testnzc_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestnzc.256"")
        }
        ""_mm""{1.width_mm}_testz_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.ps{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.pd{1.width_suffix}"")
        }
        ""_mm""{1.width_mm}_testz_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."vtestz.pd{1.width_suffix}"")
        }
        ""_mm""256_testz_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestz.256"")
        }
        ""_mm""256_testz_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestz.256"")
        }
        ""_mm""256_testz_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestz.256"")
        }
        ""_mm""256_testz_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestz.256"")
        }
        ""_mm""256_testz_si256"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx."ptestz.256"")
        }
        ""_mm""256_zeroall"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroall"")
        }
        ""_mm""256_zeroall"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroall"")
        }
        ""_mm""256_zeroall"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroall"")
        }
        ""_mm""256_zeroall"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroall"")
        }
        ""_mm""256_zeroall"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroall"")
        }
        ""_mm""256_zeroupper"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroupper"")
        }
        ""_mm""256_zeroupper"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroupper"")
        }
        ""_mm""256_zeroupper"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroupper"")
        }
        ""_mm""256_zeroupper"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroupper"")
        }
        ""_mm""256_zeroupper"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx."vzeroupper"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."pabs.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."pavg.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."phadd.{0.data_type_short}"")
        }
        ""_mm""256_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."phadd.sw"")
        }
        ""_mm""256_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."phadd.sw"")
        }
        ""_mm""256_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."phadd.sw"")
        }
        ""_mm""256_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."phadd.sw"")
        }
        ""_mm""256_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."phadd.sw"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."phsub.{0.data_type_short}"")
        }
        ""_mm""256_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."phsub.sw"")
        }
        ""_mm""256_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."phsub.sw"")
        }
        ""_mm""256_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."phsub.sw"")
        }
        ""_mm""256_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."phsub.sw"")
        }
        ""_mm""256_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."phsub.sw"")
        }
        ""_mm""256_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."pmadd.wd"")
        }
        ""_mm""256_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."pmadd.wd"")
        }
        ""_mm""256_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."pmadd.wd"")
        }
        ""_mm""256_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."pmadd.wd"")
        }
        ""_mm""256_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."pmadd.wd"")
        }
        ""_mm""256_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pmadd.ub.sw"")
        }
        ""_mm""256_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pmadd.ub.sw"")
        }
        ""_mm""256_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pmadd.ub.sw"")
        }
        ""_mm""256_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pmadd.ub.sw"")
        }
        ""_mm""256_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pmadd.ub.sw"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I32x4,{ static PTR: Type = Type::Pointer(&::I32, Some(&::I8), true); &PTR },&::I32x4,&::I32x4_I32x4,&::I32_8]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::F32x4,{ static PTR: Type = Type::Pointer(&::F32, Some(&::I8), true); &PTR },&::I32x4,&::I32x4_F32x4,&::I32_8]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I64x2,{ static PTR: Type = Type::Pointer(&::I64, Some(&::I8), true); &PTR },&::I32x4,&::I64x2_I64x2,&::I32_8]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::F64x2,{ static PTR: Type = Type::Pointer(&::F64, Some(&::I8), true); &PTR },&::I32x4,&::I64x2_F64x2,&::I32_8]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x4,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x0,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x8,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i32gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx2."gather.d.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I32x4,{ static PTR: Type = Type::Pointer(&::I32, Some(&::I8), true); &PTR },&::I64x2,&::I32x4_I32x4,&::I32_8]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::F32x4,{ static PTR: Type = Type::Pointer(&::F32, Some(&::I8), true); &PTR },&::I64x2,&::I32x4_F32x4,&::I32_8]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{3.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I64x2,{ static PTR: Type = Type::Pointer(&::I64, Some(&::I8), true); &PTR },&::I64x2,&::I64x2_I64x2,&::I32_8]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::F64x2,{ static PTR: Type = Type::Pointer(&::F64, Some(&::I8), true); &PTR },&::I64x2,&::I64x2_F64x2,&::I32_8]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x0,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x8,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_mask_i64gather_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.avx2."gather.q.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I32x4, Some(&::I8), true); &PTR },&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::I64x2, Some(&::I8), true); &PTR },&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x4,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x0,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x8,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_maskload_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.x86.avx2."maskload.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{2.width_mm}_maskstore_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I32, Some(&::I8), false); &PTR },&::I32x4,&::I32x4]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx2."maskstore.{2.data_type_short}{2.width_suffix}"")
        }
        ""_mm""{2.width_mm}_maskstore_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [{ static PTR: Type = Type::Pointer(&::I64, Some(&::I8), false); &PTR },&::I64x2,&::I64x2]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx2."maskstore.{2.data_type_short}{2.width_suffix}"")
        }
        ""_mm""{2.width_mm}_maskstore_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx2."maskstore.{2.data_type_short}{2.width_suffix}"")
        }
        ""_mm""{2.width_mm}_maskstore_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx2."maskstore.{2.data_type_short}{2.width_suffix}"")
        }
        ""_mm""{2.width_mm}_maskstore_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx2."maskstore.{2.data_type_short}{2.width_suffix}"")
        }
        ""_mm""{2.width_mm}_maskstore_{2.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.avx2."maskstore.{2.data_type_short}{2.width_suffix}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x1,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.x86.avx2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x1,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.x86.avx2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""256_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx2."pmovmskb"")
        }
        ""_mm""256_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx2."pmovmskb"")
        }
        ""_mm""256_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx2."pmovmskb"")
        }
        ""_mm""256_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx2."pmovmskb"")
        }
        ""_mm""256_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.avx2."pmovmskb"")
        }
        ""_mm""256_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x16,&::U8x16,&::I32_8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."mpsadbw"")
        }
        ""_mm""256_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."mpsadbw"")
        }
        ""_mm""256_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."mpsadbw"")
        }
        ""_mm""256_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."mpsadbw"")
        }
        ""_mm""256_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."mpsadbw"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x4,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x4,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x0,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x0,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x8,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x8,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mul_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.x86.avx2."pmul{0.data_type_short}.dq"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."pmulh{0.data_type_short}.w"")
        }
        ""_mm""256_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pmul.hr.sw"")
        }
        ""_mm""256_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pmul.hr.sw"")
        }
        ""_mm""256_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pmul.hr.sw"")
        }
        ""_mm""256_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pmul.hr.sw"")
        }
        ""_mm""256_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pmul.hr.sw"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_pack{0.kind_short}s_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."pack{0.kind}s{1.data_type_short}{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::I32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_permutevar8x32_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.avx2."perm{0.data_type_short}"")
        }
        ""_mm""256_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."psad.bw"")
        }
        ""_mm""256_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."psad.bw"")
        }
        ""_mm""256_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."psad.bw"")
        }
        ""_mm""256_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."psad.bw"")
        }
        ""_mm""256_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."psad.bw"")
        }
        ""_mm""256_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."pshuf.b"")
        }
        ""_mm""256_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."pshuf.b"")
        }
        ""_mm""256_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."pshuf.b"")
        }
        ""_mm""256_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."pshuf.b"")
        }
        ""_mm""256_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."pshuf.b"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.avx2."psign.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""256_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.avx2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32,&::U32]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64,&::U64]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi""_bextr_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bextr.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32,&::U32]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64,&::U64]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_bzhi_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."bzhi.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32,&::U32]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64,&::U64]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pdep_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pdep.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32,&::U32]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64,&::U64]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_bmi2""_pext_{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.bmi."pext.{0.bitwidth}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.fma."vfmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmaddsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.fma."vfmaddsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.fma."vfmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fmsubadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.fma."vfmsubadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.fma."vfnmadd.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""{0.width_mm}_fnmsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.fma."vfnmsub.{0.data_type_short}{0.width_suffix}"")
        }
        ""_mm""_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse."movmsk.ps"")
        }
        ""_mm""_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse."movmsk.ps"")
        }
        ""_mm""_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse."movmsk.ps"")
        }
        ""_mm""_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse."movmsk.ps"")
        }
        ""_mm""_movemask_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse."movmsk.ps"")
        }
        ""_mm""_max_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse."max.ps"")
        }
        ""_mm""_max_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse."max.ps"")
        }
        ""_mm""_max_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse."max.ps"")
        }
        ""_mm""_max_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse."max.ps"")
        }
        ""_mm""_max_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse."max.ps"")
        }
        ""_mm""_min_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse."min.ps"")
        }
        ""_mm""_min_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse."min.ps"")
        }
        ""_mm""_min_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse."min.ps"")
        }
        ""_mm""_min_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse."min.ps"")
        }
        ""_mm""_min_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse."min.ps"")
        }
        ""_mm""_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse."rsqrt.ps"")
        }
        ""_mm""_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse."rsqrt.ps"")
        }
        ""_mm""_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse."rsqrt.ps"")
        }
        ""_mm""_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse."rsqrt.ps"")
        }
        ""_mm""_rsqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse."rsqrt.ps"")
        }
        ""_mm""_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse."rcp.ps"")
        }
        ""_mm""_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse."rcp.ps"")
        }
        ""_mm""_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse."rcp.ps"")
        }
        ""_mm""_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse."rcp.ps"")
        }
        ""_mm""_rcp_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse."rcp.ps"")
        }
        ""_mm""_sqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse."!llvm.sqrt.v4f32"")
        }
        ""_mm""_sqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse."!llvm.sqrt.v4f32"")
        }
        ""_mm""_sqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse."!llvm.sqrt.v4f32"")
        }
        ""_mm""_sqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse."!llvm.sqrt.v4f32"")
        }
        ""_mm""_sqrt_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse."!llvm.sqrt.v4f32"")
        }
        ""_mm""_storeu_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::F32, Some(&::I8), false); &PTR },&::F32x4]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse."storeu.ps"")
        }
        ""_mm""_storeu_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse."storeu.ps"")
        }
        ""_mm""_storeu_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse."storeu.ps"")
        }
        ""_mm""_storeu_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse."storeu.ps"")
        }
        ""_mm""_storeu_ps"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse."storeu.ps"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_adds_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse2."padd{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_avg_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse2."pavg.{0.data_type_short}"")
        }
        ""_mm""_lfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."lfence"")
        }
        ""_mm""_lfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."lfence"")
        }
        ""_mm""_lfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."lfence"")
        }
        ""_mm""_lfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."lfence"")
        }
        ""_mm""_lfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."lfence"")
        }
        ""_mm""_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.sse2."pmadd.wd"")
        }
        ""_mm""_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.sse2."pmadd.wd"")
        }
        ""_mm""_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.sse2."pmadd.wd"")
        }
        ""_mm""_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.sse2."pmadd.wd"")
        }
        ""_mm""_madd_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.sse2."pmadd.wd"")
        }
        ""_mm""_maskmoveu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x16,&::U8x16,{ static PTR: Type = Type::Pointer(&::U8, None, false); &PTR }]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."maskmov.dqu"")
        }
        ""_mm""_maskmoveu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."maskmov.dqu"")
        }
        ""_mm""_maskmoveu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."maskmov.dqu"")
        }
        ""_mm""_maskmoveu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."maskmov.dqu"")
        }
        ""_mm""_maskmoveu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."maskmov.dqu"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse2."pmax{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_max_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse2."max.pd"")
        }
        ""_mm""_max_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse2."max.pd"")
        }
        ""_mm""_max_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse2."max.pd"")
        }
        ""_mm""_max_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse2."max.pd"")
        }
        ""_mm""_max_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse2."max.pd"")
        }
        ""_mm""_mfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."fence"")
        }
        ""_mm""_mfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."fence"")
        }
        ""_mm""_mfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."fence"")
        }
        ""_mm""_mfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."fence"")
        }
        ""_mm""_mfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."fence"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse2."pmin{0.kind}.{0.data_type_short}"")
        }
        ""_mm""_min_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse2."min.pd"")
        }
        ""_mm""_min_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse2."min.pd"")
        }
        ""_mm""_min_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse2."min.pd"")
        }
        ""_mm""_min_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse2."min.pd"")
        }
        ""_mm""_min_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse2."min.pd"")
        }
        ""_mm""_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."movmsk.pd"")
        }
        ""_mm""_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."movmsk.pd"")
        }
        ""_mm""_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."movmsk.pd"")
        }
        ""_mm""_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."movmsk.pd"")
        }
        ""_mm""_movemask_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."movmsk.pd"")
        }
        ""_mm""_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."pmovmskb.128"")
        }
        ""_mm""_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."pmovmskb.128"")
        }
        ""_mm""_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."pmovmskb.128"")
        }
        ""_mm""_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."pmovmskb.128"")
        }
        ""_mm""_movemask_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse2."pmovmskb.128"")
        }
        ""_mm""_mul_epu32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.x86.sse2."pmulu.dq"")
        }
        ""_mm""_mul_epu32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x4,
            definition: Named(""llvm.x86.sse2."pmulu.dq"")
        }
        ""_mm""_mul_epu32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x0,
            definition: Named(""llvm.x86.sse2."pmulu.dq"")
        }
        ""_mm""_mul_epu32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x8,
            definition: Named(""llvm.x86.sse2."pmulu.dq"")
        }
        ""_mm""_mul_epu32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.x86.sse2."pmulu.dq"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_mulhi_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse2."pmulh{0.kind_short}.w"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packs_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.sse2."packss{1.data_type_short}{0.data_type_short}.128"")
        }
        ""_mm""_packus_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse2."packuswb.128"")
        }
        ""_mm""_packus_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse2."packuswb.128"")
        }
        ""_mm""_packus_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse2."packuswb.128"")
        }
        ""_mm""_packus_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse2."packuswb.128"")
        }
        ""_mm""_packus_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse2."packuswb.128"")
        }
        ""_mm""_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.x86.sse2."psad.bw"")
        }
        ""_mm""_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x4,
            definition: Named(""llvm.x86.sse2."psad.bw"")
        }
        ""_mm""_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x0,
            definition: Named(""llvm.x86.sse2."psad.bw"")
        }
        ""_mm""_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x8,
            definition: Named(""llvm.x86.sse2."psad.bw"")
        }
        ""_mm""_sad_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.x86.sse2."psad.bw"")
        }
        ""_mm""_sfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."sfence"")
        }
        ""_mm""_sfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."sfence"")
        }
        ""_mm""_sfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."sfence"")
        }
        ""_mm""_sfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."sfence"")
        }
        ""_mm""_sfence"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."sfence"")
        }
        ""_mm""_sqrt_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse2."!llvm.sqrt.v2f64"")
        }
        ""_mm""_sqrt_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse2."!llvm.sqrt.v2f64"")
        }
        ""_mm""_sqrt_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse2."!llvm.sqrt.v2f64"")
        }
        ""_mm""_sqrt_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse2."!llvm.sqrt.v2f64"")
        }
        ""_mm""_sqrt_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse2."!llvm.sqrt.v2f64"")
        }
        ""_mm""_storeu_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::F64, Some(&::U8), false); &PTR },&::F64x2]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.pd"")
        }
        ""_mm""_storeu_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.pd"")
        }
        ""_mm""_storeu_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.pd"")
        }
        ""_mm""_storeu_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.pd"")
        }
        ""_mm""_storeu_pd"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.pd"")
        }
        ""_mm""_storeu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [{ static PTR: Type = Type::Pointer(&::U8x16, Some(&::U8), false); &PTR },&::U8x16]; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.dq"")
        }
        ""_mm""_storeu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.dq"")
        }
        ""_mm""_storeu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.dq"")
        }
        ""_mm""_storeu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.dq"")
        }
        ""_mm""_storeu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::VOID,
            definition: Named(""llvm.x86.sse2."storeu.dq"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_subs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse2."psub{0.kind_short}s.{0.data_type_short}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_addsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse3."addsub.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse3."hadd.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse3."hsub.{0.data_type}"")
        }
        ""_mm""_lddqu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [{ static PTR: Type = Type::Pointer(&::U8x16, Some(&::I8), true); &PTR }]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.x86.sse3."ldu.dq"")
        }
        ""_mm""_lddqu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x32,
            definition: Named(""llvm.x86.sse3."ldu.dq"")
        }
        ""_mm""_lddqu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x4,
            definition: Named(""llvm.x86.sse3."ldu.dq"")
        }
        ""_mm""_lddqu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x64,
            definition: Named(""llvm.x86.sse3."ldu.dq"")
        }
        ""_mm""_lddqu_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.x86.sse3."ldu.dq"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F32x4,&::F32x4,&::I32_8]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::F64x2,&::F64x2,&::I32_8]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x8,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x4,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x1,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x0,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x16,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x8,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_dp_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.x86.sse41."dp{0.data_type}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x1,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_max_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.x86.sse41."pmax{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x8,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x1,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x16,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_min_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.x86.sse41."pmin{0.kind}{0.data_type_short}"")
        }
        ""_mm""_minpos_epu16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse41."phminposuw"")
        }
        ""_mm""_minpos_epu16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse41."phminposuw"")
        }
        ""_mm""_minpos_epu16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse41."phminposuw"")
        }
        ""_mm""_minpos_epu16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse41."phminposuw"")
        }
        ""_mm""_minpos_epu16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse41."phminposuw"")
        }
        ""_mm""_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x16,&::U8x16,&::I32_8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse41."mpsadbw"")
        }
        ""_mm""_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse41."mpsadbw"")
        }
        ""_mm""_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse41."mpsadbw"")
        }
        ""_mm""_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse41."mpsadbw"")
        }
        ""_mm""_mpsadbw_epu8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse41."mpsadbw"")
        }
        ""_mm""_mul_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.x86.sse41."pmuldq"")
        }
        ""_mm""_mul_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x4,
            definition: Named(""llvm.x86.sse41."pmuldq"")
        }
        ""_mm""_mul_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x0,
            definition: Named(""llvm.x86.sse41."pmuldq"")
        }
        ""_mm""_mul_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x8,
            definition: Named(""llvm.x86.sse41."pmuldq"")
        }
        ""_mm""_mul_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.x86.sse41."pmuldq"")
        }
        ""_mm""_packus_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.x86.sse41."packusdw"")
        }
        ""_mm""_packus_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x16,
            definition: Named(""llvm.x86.sse41."packusdw"")
        }
        ""_mm""_packus_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x2,
            definition: Named(""llvm.x86.sse41."packusdw"")
        }
        ""_mm""_packus_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x32,
            definition: Named(""llvm.x86.sse41."packusdw"")
        }
        ""_mm""_packus_epi32"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.x86.sse41."packusdw"")
        }
        ""_mm""_testc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestc"")
        }
        ""_mm""_testc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestc"")
        }
        ""_mm""_testc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestc"")
        }
        ""_mm""_testc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestc"")
        }
        ""_mm""_testc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestc"")
        }
        ""_mm""_testnzc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestnzc"")
        }
        ""_mm""_testnzc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestnzc"")
        }
        ""_mm""_testnzc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestnzc"")
        }
        ""_mm""_testnzc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestnzc"")
        }
        ""_mm""_testnzc_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestnzc"")
        }
        ""_mm""_testz_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestz"")
        }
        ""_mm""_testz_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestz"")
        }
        ""_mm""_testz_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestz"")
        }
        ""_mm""_testz_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestz"")
        }
        ""_mm""_testz_si128"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse41."ptestz"")
        }
        ""_mm""_cmpestra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestria128"")
        }
        ""_mm""_cmpestra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestria128"")
        }
        ""_mm""_cmpestra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestria128"")
        }
        ""_mm""_cmpestra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestria128"")
        }
        ""_mm""_cmpestra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestria128"")
        }
        ""_mm""_cmpestrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestric128"")
        }
        ""_mm""_cmpestrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestric128"")
        }
        ""_mm""_cmpestrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestric128"")
        }
        ""_mm""_cmpestrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestric128"")
        }
        ""_mm""_cmpestrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestric128"")
        }
        ""_mm""_cmpestri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestri128"")
        }
        ""_mm""_cmpestri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestri128"")
        }
        ""_mm""_cmpestri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestri128"")
        }
        ""_mm""_cmpestri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestri128"")
        }
        ""_mm""_cmpestri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestri128"")
        }
        ""_mm""_cmpestrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse42."pcmpestrm128"")
        }
        ""_mm""_cmpestrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse42."pcmpestrm128"")
        }
        ""_mm""_cmpestrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse42."pcmpestrm128"")
        }
        ""_mm""_cmpestrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse42."pcmpestrm128"")
        }
        ""_mm""_cmpestrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse42."pcmpestrm128"")
        }
        ""_mm""_cmpestro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestrio128"")
        }
        ""_mm""_cmpestro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestrio128"")
        }
        ""_mm""_cmpestro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestrio128"")
        }
        ""_mm""_cmpestro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestrio128"")
        }
        ""_mm""_cmpestro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestrio128"")
        }
        ""_mm""_cmpestrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestris128"")
        }
        ""_mm""_cmpestrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestris128"")
        }
        ""_mm""_cmpestrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestris128"")
        }
        ""_mm""_cmpestrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestris128"")
        }
        ""_mm""_cmpestrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestris128"")
        }
        ""_mm""_cmpestrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 5] = [&::I8x16,&::I32,&::I8x16,&::I32,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestriz128"")
        }
        ""_mm""_cmpestrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestriz128"")
        }
        ""_mm""_cmpestrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestriz128"")
        }
        ""_mm""_cmpestrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestriz128"")
        }
        ""_mm""_cmpestrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpestriz128"")
        }
        ""_mm""_cmpistra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistria128"")
        }
        ""_mm""_cmpistra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistria128"")
        }
        ""_mm""_cmpistra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistria128"")
        }
        ""_mm""_cmpistra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistria128"")
        }
        ""_mm""_cmpistra"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistria128"")
        }
        ""_mm""_cmpistrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistric128"")
        }
        ""_mm""_cmpistrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistric128"")
        }
        ""_mm""_cmpistrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistric128"")
        }
        ""_mm""_cmpistrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistric128"")
        }
        ""_mm""_cmpistrc"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistric128"")
        }
        ""_mm""_cmpistri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistri128"")
        }
        ""_mm""_cmpistri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistri128"")
        }
        ""_mm""_cmpistri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistri128"")
        }
        ""_mm""_cmpistri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistri128"")
        }
        ""_mm""_cmpistri"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistri128"")
        }
        ""_mm""_cmpistrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.sse42."pcmpistrm128"")
        }
        ""_mm""_cmpistrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.sse42."pcmpistrm128"")
        }
        ""_mm""_cmpistrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.sse42."pcmpistrm128"")
        }
        ""_mm""_cmpistrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.sse42."pcmpistrm128"")
        }
        ""_mm""_cmpistrm"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.sse42."pcmpistrm128"")
        }
        ""_mm""_cmpistro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistrio128"")
        }
        ""_mm""_cmpistro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistrio128"")
        }
        ""_mm""_cmpistro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistrio128"")
        }
        ""_mm""_cmpistro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistrio128"")
        }
        ""_mm""_cmpistro"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistrio128"")
        }
        ""_mm""_cmpistrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistris128"")
        }
        ""_mm""_cmpistrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistris128"")
        }
        ""_mm""_cmpistrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistris128"")
        }
        ""_mm""_cmpistrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistris128"")
        }
        ""_mm""_cmpistrs"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistris128"")
        }
        ""_mm""_cmpistrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::I32_8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistriz128"")
        }
        ""_mm""_cmpistrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistriz128"")
        }
        ""_mm""_cmpistrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistriz128"")
        }
        ""_mm""_cmpistrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistriz128"")
        }
        ""_mm""_cmpistrz"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.x86.sse42."pcmpistriz128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_abs_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.ssse3."pabs.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.ssse3."phadd.{0.data_type_short}.128"")
        }
        ""_mm""_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."phadd.sw.128"")
        }
        ""_mm""_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."phadd.sw.128"")
        }
        ""_mm""_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."phadd.sw.128"")
        }
        ""_mm""_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."phadd.sw.128"")
        }
        ""_mm""_hadds_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."phadd.sw.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsub_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.ssse3."phsub.{0.data_type_short}.128"")
        }
        ""_mm""_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."phsub.sw.128"")
        }
        ""_mm""_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."phsub.sw.128"")
        }
        ""_mm""_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."phsub.sw.128"")
        }
        ""_mm""_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."phsub.sw.128"")
        }
        ""_mm""_hsubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."phsub.sw.128"")
        }
        ""_mm""_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::I8x16]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."pmadd.ub.sw.128"")
        }
        ""_mm""_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."pmadd.ub.sw.128"")
        }
        ""_mm""_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."pmadd.ub.sw.128"")
        }
        ""_mm""_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."pmadd.ub.sw.128"")
        }
        ""_mm""_maddubs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."pmadd.ub.sw.128"")
        }
        ""_mm""_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."pmul.hr.sw.128"")
        }
        ""_mm""_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."pmul.hr.sw.128"")
        }
        ""_mm""_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."pmul.hr.sw.128"")
        }
        ""_mm""_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."pmul.hr.sw.128"")
        }
        ""_mm""_mulhrs_epi16"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."pmul.hr.sw.128"")
        }
        ""_mm""_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.ssse3."pshuf.b.128"")
        }
        ""_mm""_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.ssse3."pshuf.b.128"")
        }
        ""_mm""_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.ssse3."pshuf.b.128"")
        }
        ""_mm""_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.ssse3."pshuf.b.128"")
        }
        ""_mm""_shuffle_epi8"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.ssse3."pshuf.b.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x32,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x16,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x8,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x4,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x2,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x1,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x64,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x32,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x16,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_mm""_sign_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.x86.ssse3."psign.{0.data_type_short}.128"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32,&::U32]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64,&::U64]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }
        ""_tbm""_bextri_u{0.bitwidth}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.x86.tbm."bextri.u{0.bitwidth}"")
        }

        _ => return None,
    })
}
