// Seed: 2040300887
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input tri id_7,
    output wand id_8,
    output uwire id_9
    , id_19,
    output tri id_10,
    input wor id_11,
    input wire id_12,
    output uwire id_13,
    output wire id_14
    , id_20,
    input tri0 id_15,
    output supply0 id_16,
    input wand id_17
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  wor  id_3
);
  wire id_5[-1 : -1];
  ;
  assign #id_6 id_5 = -1;
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3
  );
endmodule
