Source Block: verilog-ethernet/rtl/axis_gmii_tx.v@102:112@HdlIdDef
reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;
reg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
wire [31:0] crc_next;

assign s_axis_tready = s_axis_tready_reg;

Diff Content:
+ 107 reg error_underflow_reg = 1'b0, error_underflow_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_gmii_tx.v@104:114

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
wire [31:0] crc_next;

assign s_axis_tready = s_axis_tready_reg;

assign gmii_txd = gmii_txd_reg;

Clone Blocks 2:
verilog-ethernet/rtl/axis_gmii_tx.v@100:110

reg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;
reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;
reg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
wire [31:0] crc_next;

Clone Blocks 3:
verilog-ethernet/rtl/axis_gmii_tx.v@102:112
reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;
reg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
wire [31:0] crc_next;

assign s_axis_tready = s_axis_tready_reg;

Clone Blocks 4:
verilog-ethernet/rtl/axis_gmii_tx.v@105:115
reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
wire [31:0] crc_next;

assign s_axis_tready = s_axis_tready_reg;

assign gmii_txd = gmii_txd_reg;
assign gmii_tx_en = gmii_tx_en_reg;

Clone Blocks 5:
verilog-ethernet/rtl/axis_gmii_tx.v@98:108

reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;

reg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;
reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;
reg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;


Clone Blocks 6:
verilog-ethernet/rtl/axis_gmii_tx.v@100:110

reg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;
reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;
reg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
wire [31:0] crc_next;

Clone Blocks 7:
verilog-ethernet/rtl/axis_gmii_tx.v@98:108

reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;

reg [7:0] gmii_txd_reg = 8'd0, gmii_txd_next;
reg gmii_tx_en_reg = 1'b0, gmii_tx_en_next;
reg gmii_tx_er_reg = 1'b0, gmii_tx_er_next;

reg s_axis_tready_reg = 1'b0, s_axis_tready_next;

reg start_packet_reg = 1'b0, start_packet_next;


