<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</id>
  <title>GitHub Trending - systemverilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-04-28T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/chipsalliance/caliptra-rtl#1745798400</id>
    <title>https://github.com/chipsalliance/caliptra-rtl</title>
    <link href="https://github.com/chipsalliance/caliptra-rtl" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">HW Design Collateral for Caliptra RoT IP</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/ibex#1745798400</id>
    <title>https://github.com/lowRISC/ibex</title>
    <link href="https://github.com/lowRISC/ibex" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/opentitan#1745798400</id>
    <title>https://github.com/lowRISC/opentitan</title>
    <link href="https://github.com/lowRISC/opentitan" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">OpenTitan: Open source silicon root of trust</content>
  </entry>
  <entry>
    <id>https://github.com/openhwgroup/cvfpu#1745798400</id>
    <title>https://github.com/openhwgroup/cvfpu</title>
    <link href="https://github.com/openhwgroup/cvfpu" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</content>
  </entry>
  <entry>
    <id>https://github.com/openhwgroup/cvw#1745798400</id>
    <title>https://github.com/openhwgroup/cvw</title>
    <link href="https://github.com/openhwgroup/cvw" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi#1745798400</id>
    <title>https://github.com/pulp-platform/axi</title>
    <link href="https://github.com/pulp-platform/axi" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/common_cells#1745798400</id>
    <title>https://github.com/pulp-platform/common_cells</title>
    <link href="https://github.com/pulp-platform/common_cells" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">Common SystemVerilog components</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/riscv-dbg#1745798400</id>
    <title>https://github.com/pulp-platform/riscv-dbg</title>
    <link href="https://github.com/pulp-platform/riscv-dbg" />
    <updated>2025-04-28T00:00:00</updated>
    <content type="text">RISC-V Debug Support for our PULP RISC-V Cores</content>
  </entry>
</feed>