{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734193750101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734193750107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 00:29:10 2024 " "Processing started: Sun Dec 15 00:29:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734193750107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193750107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder_8bit_Group41 -c Prime_Finder_8bit_Group41 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder_8bit_Group41 -c Prime_Finder_8bit_Group41" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193750107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734193751027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734193751027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2bit_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2bit_Group41-Behavioral " "Found design unit 1: And_2bit_Group41-Behavioral" {  } { { "And_2bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/And_2bit_Group41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758939 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_2bit_Group41 " "Found entity 1: And_2bit_Group41" {  } { { "And_2bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/And_2bit_Group41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder_Group41-Behavioral " "Found design unit 1: Full_adder_Group41-Behavioral" {  } { { "Full_adder_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Full_adder_Group41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_Group41 " "Found entity 1: Full_adder_Group41" {  } { { "Full_adder_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Full_adder_Group41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_8bit_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_8bit_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_8bit_Group41-Behavioral " "Found design unit 1: RipSub_8bit_Group41-Behavioral" {  } { { "RipSub_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/RipSub_8bit_Group41.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758948 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_8bit_Group41 " "Found entity 1: RipSub_8bit_Group41" {  } { { "RipSub_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/RipSub_8bit_Group41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_8bit_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_8bit_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_8bit_Group41-Behavioral " "Found design unit 1: LongDivision_8bit_Group41-Behavioral" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758954 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_8bit_Group41 " "Found entity 1: LongDivision_8bit_Group41" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg_3digit_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2seg_3digit_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIN2SEG_3DIGIT_Group41-Behavioral " "Found design unit 1: BIN2SEG_3DIGIT_Group41-Behavioral" {  } { { "BIN2SEG_3DIGIT_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/BIN2SEG_3DIGIT_Group41.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758960 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIN2SEG_3DIGIT_Group41 " "Found entity 1: BIN2SEG_3DIGIT_Group41" {  } { { "BIN2SEG_3DIGIT_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/BIN2SEG_3DIGIT_Group41.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Group41-Behavioral " "Found design unit 1: Prime_Finder_Group41-Behavioral" {  } { { "Prime_Finder_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Prime_Finder_Group41.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Group41 " "Found entity 1: Prime_Finder_Group41" {  } { { "Prime_Finder_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Prime_Finder_Group41.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_8bit_group41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_8bit_group41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_8bit_Group41-Behavioral " "Found design unit 1: Top_8bit_Group41-Behavioral" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_8bit_Group41 " "Found entity 1: Top_8bit_Group41" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734193758969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193758969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_8bit_Group41 " "Elaborating entity \"Top_8bit_Group41\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734193759023 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dividend_input Top_8bit_Group41.vhd(56) " "VHDL Process Statement warning at Top_8bit_Group41.vhd(56): inferring latch(es) for signal or variable \"Dividend_input\", which holds its previous value in one or more paths through the process" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Divisor_input Top_8bit_Group41.vhd(56) " "VHDL Process Statement warning at Top_8bit_Group41.vhd(56): inferring latch(es) for signal or variable \"Divisor_input\", which holds its previous value in one or more paths through the process" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[0\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[0\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[1\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[1\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[2\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[2\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[3\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[3\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[4\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[4\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[5\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[5\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[6\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[6\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Divisor_input\[7\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Divisor_input\[7\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[0\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[0\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759029 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[1\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[1\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[2\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[2\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[3\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[3\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[4\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[4\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[5\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[5\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[6\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[6\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dividend_input\[7\] Top_8bit_Group41.vhd(56) " "Inferred latch for \"Dividend_input\[7\]\" at Top_8bit_Group41.vhd(56)" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 "|Top_8bit_Group41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LongDivision_8bit_Group41 LongDivision_8bit_Group41:Divider0 " "Elaborating entity \"LongDivision_8bit_Group41\" for hierarchy \"LongDivision_8bit_Group41:Divider0\"" {  } { { "Top_8bit_Group41.vhd" "Divider0" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734193759032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_0 LongDivision_8bit_Group41.vhd(52) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(52): object \"Sub_Cout_0\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_1 LongDivision_8bit_Group41.vhd(52) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(52): object \"Sub_Cout_1\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_2 LongDivision_8bit_Group41.vhd(52) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(52): object \"Sub_Cout_2\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_3 LongDivision_8bit_Group41.vhd(52) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(52): object \"Sub_Cout_3\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_4 LongDivision_8bit_Group41.vhd(53) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(53): object \"Sub_Cout_4\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_5 LongDivision_8bit_Group41.vhd(53) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(53): object \"Sub_Cout_5\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_6 LongDivision_8bit_Group41.vhd(53) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(53): object \"Sub_Cout_6\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759037 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sub_Cout_7 LongDivision_8bit_Group41.vhd(53) " "Verilog HDL or VHDL warning at LongDivision_8bit_Group41.vhd(53): object \"Sub_Cout_7\" assigned a value but never read" {  } { { "LongDivision_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759041 "|Prime_Finder_Group41|LongDivision_8bit_Group41:Divider0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RipSub_8bit_Group41 LongDivision_8bit_Group41:Divider0\|RipSub_8bit_Group41:Subtractor_0 " "Elaborating entity \"RipSub_8bit_Group41\" for hierarchy \"LongDivision_8bit_Group41:Divider0\|RipSub_8bit_Group41:Subtractor_0\"" {  } { { "LongDivision_8bit_Group41.vhd" "Subtractor_0" { Text "F:/Prime_Finder_8bit_Group41/LongDivision_8bit_Group41.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734193759041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN2SEG_3DIGIT_Group41 BIN2SEG_3DIGIT_Group41:QDisplay " "Elaborating entity \"BIN2SEG_3DIGIT_Group41\" for hierarchy \"BIN2SEG_3DIGIT_Group41:QDisplay\"" {  } { { "Top_8bit_Group41.vhd" "QDisplay" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734193759053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prime_Finder_Group41 Prime_Finder_Group41:PrimeFinder " "Elaborating entity \"Prime_Finder_Group41\" for hierarchy \"Prime_Finder_Group41:PrimeFinder\"" {  } { { "Top_8bit_Group41.vhd" "PrimeFinder" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734193759096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_prime Prime_Finder_Group41.vhd(31) " "Verilog HDL or VHDL warning at Prime_Finder_Group41.vhd(31): object \"Q_prime\" assigned a value but never read" {  } { { "Prime_Finder_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Prime_Finder_Group41.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734193759098 "|Top_8bit_Group41|Prime_Finder_Group41:PrimeFinder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "Top_8bit_Group41.vhd" "" { Text "F:/Prime_Finder_8bit_Group41/Top_8bit_Group41.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734193760652 "|Top_8bit_Group41|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734193760652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734193760721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734193761451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734193761451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734193761537 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734193761537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "689 " "Implemented 689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734193761537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734193761537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734193761567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 00:29:21 2024 " "Processing ended: Sun Dec 15 00:29:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734193761567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734193761567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734193761567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734193761567 ""}
