#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_COUNTER_LOAD_MACRO
#key:7Series_COUNTER_LOAD_MACRO
# --

COUNTER_LOAD_MACRO #(
   .COUNT_BY(48'h000000000001), // Count by value
   .DEVICE("7SERIES"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6", "7SERIES"
   .WIDTH_DATA(48)     // Counter output bus width, 1-48
) U_COUNTER_LOAD_MACRO (
   .Q(Q),                 // Counter output, width determined by WIDTH_DATA parameter 
   .CLK(CLK),             // 1-bit clock input
   .CE(CE),               // 1-bit clock enable input
   .DIRECTION(DIRECTION), // 1-bit up/down count direction input, high is count up
   .LOAD(LOAD),           // 1-bit active high load input
   .LOAD_DATA(LOAD_DATA), // Counter load data, width determined by WIDTH_DATA parameter 
   .RST(RST)              // 1-bit active high synchronous reset
);

