#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c1ffedca80 .scope module, "control_register_test" "control_register_test" 2 4;
 .timescale 0 0;
v0x55c1ffefdd10_0 .net "N", 2 0, v0x55c1ffedcfc0_0;  1 drivers
v0x55c1ffefde00_0 .var "clk", 0 0;
v0x55c1ffefded0_0 .net "cr", 9 0, v0x55c1ffefc620_0;  1 drivers
v0x55c1ffefdfd0_0 .net "data_length", 1 0, v0x55c1ffefc7c0_0;  1 drivers
v0x55c1ffefe0a0_0 .net "fr_ld", 0 0, v0x55c1ffefc8f0_0;  1 drivers
v0x55c1ffefe190_0 .net "in", 33 0, v0x55c1ffefdb20_0;  1 drivers
v0x55c1ffefe280_0 .net "inv", 0 0, v0x55c1ffefc9b0_0;  1 drivers
v0x55c1ffefe320_0 .net "ir_ld", 0 0, v0x55c1ffefca70_0;  1 drivers
v0x55c1ffefe3f0_0 .net "ma", 1 0, v0x55c1ffefcb30_0;  1 drivers
v0x55c1ffefe4c0_0 .net "mar_ld", 0 0, v0x55c1ffefcc10_0;  1 drivers
v0x55c1ffefe590_0 .net "mb", 1 0, v0x55c1ffefccd0_0;  1 drivers
v0x55c1ffefe660_0 .net "mc", 1 0, v0x55c1ffefcdb0_0;  1 drivers
v0x55c1ffefe730_0 .net "md", 0 0, v0x55c1ffefce90_0;  1 drivers
v0x55c1ffefe800_0 .net "mdr_ld", 0 0, v0x55c1ffefcf50_0;  1 drivers
v0x55c1ffefe8d0_0 .net "me", 0 0, v0x55c1ffefd010_0;  1 drivers
v0x55c1ffefe9a0_0 .net "mov", 0 0, v0x55c1ffefd0d0_0;  1 drivers
v0x55c1ffefea70_0 .var "next_state", 9 0;
v0x55c1ffefeb40_0 .net "op", 4 0, v0x55c1ffefd190_0;  1 drivers
v0x55c1ffefec10_0 .net "read_write", 0 0, v0x55c1ffefd270_0;  1 drivers
v0x55c1ffefece0_0 .var "reset", 0 0;
v0x55c1ffefedb0_0 .net "rf_ld", 0 0, v0x55c1ffefd330_0;  1 drivers
v0x55c1ffefee80_0 .net "select", 1 0, v0x55c1ffefd3f0_0;  1 drivers
S_0x55c1ffedcc00 .scope module, "control_register" "control_register" 2 32, 3 1 0, S_0x55c1ffedca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "fr_ld"
    .port_info 1 /OUTPUT 1 "rf_ld"
    .port_info 2 /OUTPUT 1 "ir_ld"
    .port_info 3 /OUTPUT 1 "mar_ld"
    .port_info 4 /OUTPUT 1 "mdr_ld"
    .port_info 5 /OUTPUT 1 "md"
    .port_info 6 /OUTPUT 1 "me"
    .port_info 7 /OUTPUT 1 "read_write"
    .port_info 8 /OUTPUT 1 "mov"
    .port_info 9 /OUTPUT 1 "inv"
    .port_info 10 /OUTPUT 2 "data_length"
    .port_info 11 /OUTPUT 2 "select"
    .port_info 12 /OUTPUT 2 "ma"
    .port_info 13 /OUTPUT 2 "mb"
    .port_info 14 /OUTPUT 2 "mc"
    .port_info 15 /OUTPUT 3 "N"
    .port_info 16 /OUTPUT 5 "op"
    .port_info 17 /OUTPUT 10 "cr"
    .port_info 18 /INPUT 1 "clk"
    .port_info 19 /INPUT 34 "data_in"
v0x55c1ffedcfc0_0 .var "N", 2 0;
v0x55c1ffefc560_0 .net "clk", 0 0, v0x55c1ffefde00_0;  1 drivers
v0x55c1ffefc620_0 .var "cr", 9 0;
v0x55c1ffefc6e0_0 .net "data_in", 33 0, v0x55c1ffefdb20_0;  alias, 1 drivers
v0x55c1ffefc7c0_0 .var "data_length", 1 0;
v0x55c1ffefc8f0_0 .var "fr_ld", 0 0;
v0x55c1ffefc9b0_0 .var "inv", 0 0;
v0x55c1ffefca70_0 .var "ir_ld", 0 0;
v0x55c1ffefcb30_0 .var "ma", 1 0;
v0x55c1ffefcc10_0 .var "mar_ld", 0 0;
v0x55c1ffefccd0_0 .var "mb", 1 0;
v0x55c1ffefcdb0_0 .var "mc", 1 0;
v0x55c1ffefce90_0 .var "md", 0 0;
v0x55c1ffefcf50_0 .var "mdr_ld", 0 0;
v0x55c1ffefd010_0 .var "me", 0 0;
v0x55c1ffefd0d0_0 .var "mov", 0 0;
v0x55c1ffefd190_0 .var "op", 4 0;
v0x55c1ffefd270_0 .var "read_write", 0 0;
v0x55c1ffefd330_0 .var "rf_ld", 0 0;
v0x55c1ffefd3f0_0 .var "select", 1 0;
E_0x55c1ffec09e0 .event posedge, v0x55c1ffefc560_0;
S_0x55c1ffefd750 .scope module, "microstore" "microstore" 2 52, 4 3 0, S_0x55c1ffedca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 34 "out"
    .port_info 1 /INPUT 10 "next_state"
    .port_info 2 /INPUT 1 "reset"
P_0x55c1ffefd8f0 .param/l "state_info" 0 4 9, C4<01100001000000000110110100110000000110000001000001000001001111000000011000010001100100001101011000000010110000100110000000000000000000111001010000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001100000000001000000000000000001000010000000000100000000000000000100001000000010010110101110000000100000100000001000111001111001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000000100110000010100001000000010000000000011000001010000100000101000000001101100000101000010000010100000000010110000010100001100000010000000000011011110000000110000000100000100001101111000000010000010000100000110110000010101001100000010000000000011011110000000110000000100000100001101111000000010000010000100000010110000010101001000000010000000010011000101010000100000001000000000001100010101000010000010100000000110110001010100001000001010000000001011000101010000110000001000000000001101111000000011000000010000010000110111100000001000001000010000011011000101010100110000001000000000001101111000000011000000010000010000110111100000001000001000010000001011000101010100110000000100000100001101111000000011000000000100000000010000000000011110000000010000000001000001010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55c1ffefda20_0 .net "next_state", 9 0, v0x55c1ffefea70_0;  1 drivers
v0x55c1ffefdb20_0 .var "out", 33 0;
v0x55c1ffefdbe0_0 .net "reset", 0 0, v0x55c1ffefece0_0;  1 drivers
E_0x55c1ffebf030 .event edge, v0x55c1ffefdbe0_0, v0x55c1ffefda20_0;
    .scope S_0x55c1ffedcc00;
T_0 ;
    %wait E_0x55c1ffec09e0;
    %load/vec4 v0x55c1ffefc6e0_0;
    %pad/u 38;
    %split/vec4 10;
    %store/vec4 v0x55c1ffefc620_0, 0, 10;
    %split/vec4 5;
    %store/vec4 v0x55c1ffefd190_0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefd010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefce90_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x55c1ffefcdb0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x55c1ffefccd0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x55c1ffefcb30_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x55c1ffefc7c0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefd0d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefd270_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefcf50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefcc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefca70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefd330_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefc8f0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x55c1ffefd3f0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55c1ffefc9b0_0, 0, 1;
    %store/vec4 v0x55c1ffedcfc0_0, 0, 3;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c1ffefd750;
T_1 ;
    %wait E_0x55c1ffebf030;
    %load/vec4 v0x55c1ffefdbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3254835808, 0, 33;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c1ffefdb20_0, 0, 34;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 3254835808, 0, 33;
    %concati/vec4 3229747680, 0, 34;
    %concati/vec4 3258063552, 0, 34;
    %concati/vec4 2962751488, 0, 33;
    %concati/vec4 3841982464, 0, 32;
    %concati/vec4 2147483648, 0, 35;
    %concati/vec4 2348843008, 0, 173;
    %concati/vec4 2214625280, 0, 34;
    %concati/vec4 2214901184, 0, 34;
    %concati/vec4 2181183974, 0, 33;
    %concati/vec4 2155891732, 0, 238;
    %concati/vec4 2155875348, 0, 34;
    %concati/vec4 2189454356, 0, 34;
    %concati/vec4 2189437972, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 2182114325, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 2182097941, 0, 34;
    %concati/vec4 2155891796, 0, 34;
    %concati/vec4 2155875412, 0, 34;
    %concati/vec4 2189454420, 0, 34;
    %concati/vec4 2189438036, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 2182114389, 0, 34;
    %concati/vec4 3229617632, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 2182098005, 0, 34;
    %concati/vec4 3225488864, 0, 34;
    %concati/vec4 3222275072, 0, 34;
    %concati/vec4 4027056650, 0, 33;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 208;
    %pushi/vec4 1666, 0, 34;
    %load/vec4 v0x55c1ffefda20_0;
    %pad/u 32;
    %muli 34, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 34;
    %store/vec4 v0x55c1ffefdb20_0, 0, 34;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c1ffedca80;
T_2 ;
    %delay 500, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c1ffedca80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ffefde00_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x55c1ffefde00_0;
    %inv;
    %store/vec4 v0x55c1ffefde00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x55c1ffedca80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c1ffefece0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x55c1ffefea70_0, 0, 10;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c1ffefece0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x55c1ffefea70_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x55c1ffedca80;
T_5 ;
    %vpi_call 2 70 "$display", "\012*** CONTROL REGISTER TEST ***" {0 0 0};
    %vpi_call 2 71 "$display", "\012 input" {0 0 0};
    %vpi_call 2 72 "$monitor", "%d %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b %b  %d", v0x55c1ffefea70_0, v0x55c1ffefdd10_0, v0x55c1ffefe280_0, v0x55c1ffefee80_0, v0x55c1ffefe0a0_0, v0x55c1ffefedb0_0, v0x55c1ffefe320_0, v0x55c1ffefe4c0_0, v0x55c1ffefe800_0, v0x55c1ffefec10_0, v0x55c1ffefe9a0_0, v0x55c1ffefdfd0_0, v0x55c1ffefe3f0_0, v0x55c1ffefe590_0, v0x55c1ffefe660_0, v0x55c1ffefe730_0, v0x55c1ffefe8d0_0, v0x55c1ffefeb40_0, v0x55c1ffefded0_0, $time {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/tests/control_unit_components/control_register_test.v";
    "./src/modules/control_unit_components/control_register.v";
    "./src/modules/control_unit_components/microstore.v";
