<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb 20 03:38:34 2024" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xck26" NAME="finn_design" PACKAGE="sfvc784" SPEEDGRADE="-2LV"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_6" PORT="ap_clk"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_7" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_8" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_9" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_10" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_11" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_12" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_13" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_14" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_15" PORT="ap_clk"/>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_16" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_6" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_7" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_8" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_9" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_10" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_11" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_12" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_13" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_14" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_15" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_16" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_0" PORT="in0_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_16_out_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_16" PORT="out_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_16_out_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_16" PORT="out_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_16_out_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_16" PORT="out_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="s_axis_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="StreamingFIFO_16_out_V" NAME="m_axis_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2113435774" FULLNAME="/ConvolutionInputGenerator_0" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_0" VLNV="xilinx.com:hls:ConvolutionInputGenerator_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="19766"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435773" FULLNAME="/ConvolutionInputGenerator_1" HWVERSION="1.0" INSTANCE="ConvolutionInputGenerator_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConvolutionInputGenerator_1" VLNV="xilinx.com:hls:ConvolutionInputGenerator_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_ConvolutionInputGenerator_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="15426"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435772" FULLNAME="/LabelSelect_Batch_0" HWVERSION="1.0" INSTANCE="LabelSelect_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LabelSelect_Batch_0" VLNV="xilinx.com:hls:LabelSelect_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_LabelSelect_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="16"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_15" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_15" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_15" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_16" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_16" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_16" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_15_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="LabelSelect_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435775" FULLNAME="/MatrixVectorActivation_0/MatrixVectorActivation_0" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_0" VLNV="xilinx.com:hls:MatrixVectorActivation_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4710"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="199" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="199" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="25"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="25"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DEPTH" VALUE="6"/>
        <PARAMETER NAME="WIDTH" VALUE="200"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_vboxuser/code_gen_ipgen_MatrixVectorActivation_0_2lsh2_ub/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_0_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="199" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="25"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435774" FULLNAME="/MatrixVectorActivation_1/MatrixVectorActivation_1" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_1" VLNV="xilinx.com:hls:MatrixVectorActivation_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="16006"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="119" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="119" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_8_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DEPTH" VALUE="160"/>
        <PARAMETER NAME="WIDTH" VALUE="120"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_vboxuser/code_gen_ipgen_MatrixVectorActivation_1_3e8pn67s/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_1_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435773" FULLNAME="/MatrixVectorActivation_2/MatrixVectorActivation_2" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_2" VLNV="xilinx.com:hls:MatrixVectorActivation_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="12007"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_12_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DEPTH" VALUE="12000"/>
        <PARAMETER NAME="WIDTH" VALUE="32"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_vboxuser/code_gen_ipgen_MatrixVectorActivation_2_bhbpvrcf/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_2_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435773" FULLNAME="/MatrixVectorActivation_3/MatrixVectorActivation_3" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_3" VLNV="xilinx.com:hls:MatrixVectorActivation_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="10087"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_13" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_13_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DEPTH" VALUE="10080"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_vboxuser/code_gen_ipgen_MatrixVectorActivation_3_sp5zjdwm/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_3_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435772" FULLNAME="/MatrixVectorActivation_4/MatrixVectorActivation_4" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MatrixVectorActivation_4" VLNV="xilinx.com:hls:MatrixVectorActivation_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_4_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="843"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_14" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="weights_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="weights_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="weights_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_15" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_15" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_15" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_14_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_m_axis_0" NAME="weights_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="weights_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="weights_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="weights_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm" HWVERSION="1.0" INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memstream" VLNV="amd.com:finn:memstream:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DEPTH" VALUE="840"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_vboxuser/code_gen_ipgen_MatrixVectorActivation_4_2oobzu4d/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MatrixVectorActivation_4_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="wvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="weights_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="weights_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_weights_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="weights_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_0" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_0" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="8"/>
        <PARAMETER NAME="OBITS" VALUE="200"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="8"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="200"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="199" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="25"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_1" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_1" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="8"/>
        <PARAMETER NAME="OBITS" VALUE="48"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="8"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="48"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_2" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_2" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="48"/>
        <PARAMETER NAME="OBITS" VALUE="8"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="48"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_6" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_3" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_3" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="8"/>
        <PARAMETER NAME="OBITS" VALUE="120"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="8"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="120"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_7" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_8" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_7_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_4" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_4" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="8"/>
        <PARAMETER NAME="OBITS" VALUE="128"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="8"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_9" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_9_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_5" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_5" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="128"/>
        <PARAMETER NAME="OBITS" VALUE="32"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="128"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_12" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_11_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_0" HWVERSION="1.0" INSTANCE="StreamingFIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_0" VLNV="xilinx.com:hls:StreamingFIFO_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_1" HWVERSION="1.0" INSTANCE="StreamingFIFO_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_1" VLNV="xilinx.com:hls:StreamingFIFO_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_10" HWVERSION="1.0" INSTANCE="StreamingFIFO_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_10" VLNV="xilinx.com:hls:StreamingFIFO_10:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_10_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_10_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_10_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_10_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_11" HWVERSION="1.0" INSTANCE="StreamingFIFO_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_11" VLNV="xilinx.com:hls:StreamingFIFO_11:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_11_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_11_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_11_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_11_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_11_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_12" HWVERSION="1.0" INSTANCE="StreamingFIFO_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_12" VLNV="xilinx.com:hls:StreamingFIFO_12:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_12_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_5_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_5" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_5_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_12_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_13" HWVERSION="1.0" INSTANCE="StreamingFIFO_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_13" VLNV="xilinx.com:hls:StreamingFIFO_13:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_13_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_2_MatrixVectorActivation_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_2_MatrixVectorActivation_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_13_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_14" HWVERSION="1.0" INSTANCE="StreamingFIFO_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_14" VLNV="xilinx.com:hls:StreamingFIFO_14:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_14_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_3_MatrixVectorActivation_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_3_MatrixVectorActivation_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_14_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_15" HWVERSION="1.0" INSTANCE="StreamingFIFO_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_15" VLNV="xilinx.com:hls:StreamingFIFO_15:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_15_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_4_MatrixVectorActivation_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_4_MatrixVectorActivation_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_15_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_16" HWVERSION="1.0" INSTANCE="StreamingFIFO_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_16" VLNV="xilinx.com:hls:StreamingFIFO_16:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_16_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="LabelSelect_Batch_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LabelSelect_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_16_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_16_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_16_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="LabelSelect_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_16_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_2" HWVERSION="1.0" INSTANCE="StreamingFIFO_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_2" VLNV="xilinx.com:hls:StreamingFIFO_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="199" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="199" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="25"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_2_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="25"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_3" HWVERSION="1.0" INSTANCE="StreamingFIFO_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_3" VLNV="xilinx.com:hls:StreamingFIFO_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_0_MatrixVectorActivation_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_0_MatrixVectorActivation_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_3_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_4" HWVERSION="1.0" INSTANCE="StreamingFIFO_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_4" VLNV="xilinx.com:hls:StreamingFIFO_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="47" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_4_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_5" HWVERSION="1.0" INSTANCE="StreamingFIFO_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_5" VLNV="xilinx.com:hls:StreamingFIFO_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="47" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingMaxPool_Batch_0" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_0_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_5_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_6" HWVERSION="1.0" INSTANCE="StreamingFIFO_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_6" VLNV="xilinx.com:hls:StreamingFIFO_6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_2_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_2" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_2_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_6_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_7" HWVERSION="1.0" INSTANCE="StreamingFIFO_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_7" VLNV="xilinx.com:hls:StreamingFIFO_7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="ConvolutionInputGenerator_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConvolutionInputGenerator_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ConvolutionInputGenerator_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_7_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_8" HWVERSION="1.0" INSTANCE="StreamingFIFO_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_8" VLNV="xilinx.com:hls:StreamingFIFO_8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="6" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="119" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_3_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_3" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_3_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_8_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/StreamingFIFO_9" HWVERSION="1.0" INSTANCE="StreamingFIFO_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_9" VLNV="xilinx.com:hls:StreamingFIFO_9:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MatrixVectorActivation_1_MatrixVectorActivation_1" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_4_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MatrixVectorActivation_1_MatrixVectorActivation_1_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_9_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435774" FULLNAME="/StreamingMaxPool_Batch_0" HWVERSION="1.0" INSTANCE="StreamingMaxPool_Batch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingMaxPool_Batch_0" VLNV="xilinx.com:hls:StreamingMaxPool_Batch_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingMaxPool_Batch_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3423"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_4_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_4" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_4_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_4" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_4_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_4" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_5_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_5_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_5_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_4_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_0_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2113435772" FULLNAME="/StreamingMaxPool_Batch_1" HWVERSION="1.0" INSTANCE="StreamingMaxPool_Batch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingMaxPool_Batch_1" VLNV="xilinx.com:hls:StreamingMaxPool_Batch_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingMaxPool_Batch_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="462"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_10_out_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_10_out_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_10_out_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_10" PORT="out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_11_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_11_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_11_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_11" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_10_out_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingMaxPool_Batch_1_out_V" NAME="out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
