
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015267                       # Number of seconds simulated
sim_ticks                                 15267344125                       # Number of ticks simulated
final_tick                               1679407853750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               24383891                       # Simulator instruction rate (inst/s)
host_op_rate                                 44397990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99105505                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332640                       # Number of bytes of host memory used
host_seconds                                   154.05                       # Real time elapsed on the host
sim_insts                                  3756372673                       # Number of instructions simulated
sim_ops                                    6839573240                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst           4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       12536256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12540352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst              64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          195879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              195943                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            268285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         821115703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821383988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       268285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           268285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           268285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        821115703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            821383988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      195943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                    195943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               12539264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12540352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15266767500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                195943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  106106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    896.943062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   815.722396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.599791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          355      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62      0.44%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          569      4.07%      7.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          642      4.59%     11.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          826      5.91%     17.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      0.08%     17.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          531      3.80%     21.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.01%     21.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10982     78.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13980                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1728793500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5402406000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  979630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8823.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27573.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       821.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   181946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      77914.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 50715420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 26959680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               697863600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         967443360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1023943440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             69689760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2813697840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       786144480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1232052180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7668509760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            502.281844                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          12836769875                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     88404000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     410572000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4622715500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2047185750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1928127000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6170339875                       # Time in different power states
system.mem_ctrls_1.actEnergy                 49101780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 26094420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               701048040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         761538960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            987748440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             54305280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2534475360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       415639200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1569660240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7099611720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            465.019434                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          12959190875                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     55020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     322716000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6319354125                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1082370750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1929790250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5558093000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                4699189                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          4699189                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            38417                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4424842                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 250012                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               142                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        4424842                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           3766008                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          658834                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted          751                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    5910887                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                     810007                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         3044                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          200                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    2154430                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                           11                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                    4                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        30534688                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2184721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      30378353                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    4699189                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           4016020                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     28306531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  76974                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  2154420                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                10698                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          30529797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.763468                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.980564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                20022611     65.58%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2412465      7.90%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  714446      2.34%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  557374      1.83%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  607836      1.99%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  790480      2.59%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  523846      1.72%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  407878      1.34%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4492861     14.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            30529797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.153897                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.994880                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2283663                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             21328313                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3345191                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3534143                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 38487                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              52669050                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 38487                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3574474                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               13573823                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2151                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5568187                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              7772675                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              52426077                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents              1104142                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               4547587                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   126                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               1219119                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           71635481                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            120733247                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        55464806                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         25696974                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             67392717                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 4242917                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 17546740                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             6114238                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             812715                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           145174                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           40868                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  52216781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                208                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 50265485                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              394                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        3632410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      5277134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           174                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     30529797                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.646440                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.029718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           14810303     48.51%     48.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            3297445     10.80%     59.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2891129      9.47%     68.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3328130     10.90%     79.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2605727      8.54%     88.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1370385      4.49%     92.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1781820      5.84%     98.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             323225      1.06%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             121633      0.40%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       30529797                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2509      6.49%      6.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                35883     92.83%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   133      0.34%     99.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   46      0.12%     99.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                5      0.01%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              78      0.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             7957      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             35716633     71.06%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  24      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   11      0.00%     71.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            7827085     15.57%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             3546334      7.06%     93.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             514509      1.02%     94.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        2356938      4.69%     99.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        295994      0.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              50265485                       # Type of FU issued
system.cpu0.iq.rate                          1.646176                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      38654                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000769                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         105488217                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         38871311                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     37443114                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           25611602                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          16978162                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12726332                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              37472406                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               12823776                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          143268                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       474144                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         4307                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 38487                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles               10926555                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              1007837                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           52216989                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               34                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              6114238                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              812715                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                80                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                138561                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               775030                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            76                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         28044                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        10972                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               39016                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             50175141                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              5901878                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            90348                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6711884                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 4508749                       # Number of branches executed
system.cpu0.iew.exec_stores                    810006                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.643218                       # Inst execution rate
system.cpu0.iew.wb_sent                      50172095                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     50169446                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 39479057                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 62837304                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.643031                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.628274                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        3632428                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            38420                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     30064891                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.615991                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.391477                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     17870474     59.44%     59.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2749627      9.15%     68.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       375522      1.25%     69.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1087003      3.62%     73.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3174424     10.56%     84.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2950933      9.82%     93.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       143933      0.48%     94.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       196835      0.65%     94.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1516140      5.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     30064891                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            27169014                       # Number of instructions committed
system.cpu0.commit.committedOps              48584604                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       6448497                       # Number of memory references committed
system.cpu0.commit.loads                      5640092                       # Number of loads committed
system.cpu0.commit.membars                         20                       # Number of memory barriers committed
system.cpu0.commit.branches                   4471332                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                  11691367                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 40065958                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              213784                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         7323      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        34828317     71.69%     71.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             22      0.00%     71.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               7      0.00%     71.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7300438     15.03%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3539205      7.28%     94.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        512718      1.06%     95.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2100887      4.32%     99.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       295687      0.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         48584604                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1516140                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    80765783                       # The number of ROB reads
system.cpu0.rob.rob_writes                  104899048                       # The number of ROB writes
system.cpu0.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           4891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   27169014                       # Number of Instructions Simulated
system.cpu0.committedOps                     48584604                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.123879                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.123879                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.889775                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.889775                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                54027382                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32874804                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 22124721                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                11329087                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 21547401                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                24810230                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               16992990                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           196195                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                1024                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1032151                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           196195                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.260843                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data         1024                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          707                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26499375                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26499375                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      3524438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3524438                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       796828                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        796828                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4321266                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4321266                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4321266                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4321266                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2242952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2242952                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11577                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2254529                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2254529                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2254529                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2254529                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 152229948000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 152229948000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    948153498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    948153498                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 153178101498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 153178101498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 153178101498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 153178101498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5767390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5767390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       808405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       808405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      6575795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6575795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      6575795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6575795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.388902                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.388902                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.014321                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014321                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.342853                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.342853                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.342853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.342853                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 67870.354782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67870.354782                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 81899.757968                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81899.757968                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 67942.395728                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67942.395728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 67942.395728                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67942.395728                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1541                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.323529                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        15599                       # number of writebacks
system.cpu0.dcache.writebacks::total            15599                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      2058333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2058333                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      2058335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2058335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      2058335                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2058335                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       184619                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       184619                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        11575                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11575                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       196194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       196194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       196194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       196194                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  14754295500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14754295500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    936480500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    936480500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  15690776000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15690776000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  15690776000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15690776000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.014318                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014318                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.029836                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.029836                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.029836                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.029836                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 79917.535573                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79917.535573                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 80905.442765                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80905.442765                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 79975.819852                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79975.819852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 79975.819852                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79975.819852                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements               74                       # number of replacements
system.cpu0.icache.tags.tagsinuse                1023                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                839                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.337838                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst         1023                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          953                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8617754                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8617754                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      2154331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2154331                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2154331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2154331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2154331                       # number of overall hits
system.cpu0.icache.overall_hits::total        2154331                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst           89                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst           89                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst           89                       # number of overall misses
system.cpu0.icache.overall_misses::total           89                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst      7723000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7723000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst      7723000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7723000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst      7723000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7723000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2154420                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2154420                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2154420                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2154420                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2154420                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2154420                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 86775.280899                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86775.280899                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 86775.280899                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86775.280899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 86775.280899                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86775.280899                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks           74                       # number of writebacks
system.cpu0.icache.writebacks::total               74                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst           74                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst           74                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst           74                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst      6772000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6772000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst      6772000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6772000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst      6772000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6772000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 91513.513514                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 91513.513514                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 91513.513514                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 91513.513514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 91513.513514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 91513.513514                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    196013                       # number of replacements
system.l2.tags.tagsinuse                        49152                       # Cycle average of tags in use
system.l2.tags.total_refs                      196013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196013                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       25.326315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        22.612943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data     49104.060742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.999025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         49152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        48252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4906457                       # Number of tag accesses
system.l2.tags.data_accesses                  4906457                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        15599                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15599                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data           309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               309                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  316                       # number of demand (read+write) hits
system.l2.demand_hits::total                      326                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  10                       # number of overall hits
system.l2.overall_hits::cpu0.data                 316                       # number of overall hits
system.l2.overall_hits::total                     326                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data           11568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11568                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               64                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data       184310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          184310                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                 64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             195878                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195942                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                64                       # number of overall misses
system.l2.overall_misses::cpu0.data            195878                       # number of overall misses
system.l2.overall_misses::total                195942                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data    919044500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     919044500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst      6554500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6554500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data  14474107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14474107000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst      6554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data  15393151500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15399706000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst      6554500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data  15393151500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15399706000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        15599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         11575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst           74                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             74                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data       184619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        184619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst               74                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           196194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               196268                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst              74                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          196194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              196268                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.999395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999395                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.864865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.864865                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.998326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998326                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.864865                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.998389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998339                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.864865                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.998389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998339                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 79447.138658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79447.138658                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 102414.062500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102414.062500                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 78531.316803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78531.316803                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 102414.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78585.402649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78593.185739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 102414.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78585.402649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78593.185739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu0.data        11568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11568                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data       184310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       184310                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst            64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data        195878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data       195878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195942                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    803364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    803364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst      5914500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5914500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data  12630997000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12630997000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst      5914500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data  13434361500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13440276000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst      5914500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data  13434361500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13440276000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.999395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.864865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.864865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.998326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998326                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.864865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.998389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.864865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.998389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998339                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 69447.138658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69447.138658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 92414.062500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92414.062500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 68531.262547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68531.262547                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 92414.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 68585.351596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68593.134703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 92414.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 68585.351596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68593.134703                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        391956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       196013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             184375                       # Transaction distribution
system.membus.trans_dist::CleanEvict           196013                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11568                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11568                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        184375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       587899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       587899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 587899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12540352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12540352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12540352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195943                       # Request fanout histogram
system.membus.reqLayer8.occupancy           444395500                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1029429250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       392537                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       196270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            184694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           74                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          376609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            74                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       184619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       588584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                588806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     13554816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13564288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          196013                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           392281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004790                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 392272    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             392281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          211941500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            111000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         294292500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
