verilog work "regfile.v"
verilog work "PC.v"
verilog work "MEM_WB_stage.v"
verilog work "memory.v"
verilog work "ID_EXEstage.v"
verilog work "EX_MEM_stage.v"
verilog work "dmemory.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_regfile_4stage.v"
verilog work "test_bench_5stage_pipeline.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
