{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721122827443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721122827458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 10:40:26 2024 " "Processing started: Tue Jul 16 10:40:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721122827458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721122827458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_lcd_main -c spi_lcd_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_lcd_main -c spi_lcd_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721122827458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721122830708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721122830723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_lcd_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi_lcd_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_lcd_main-spi_lcd_main_rtl " "Found design unit 1: spi_lcd_main-spi_lcd_main_rtl" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/spi_lcd_main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721122846063 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_lcd_main " "Found entity 1: spi_lcd_main" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/spi_lcd_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721122846063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721122846063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/spi_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/spi_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_receiver-spi_receiver_rtl " "Found design unit 1: spi_receiver-spi_receiver_rtl" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/lib/spi_receiver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721122846157 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_receiver " "Found entity 1: spi_receiver" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/lib/spi_receiver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721122846157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721122846157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-lcd_driver_rtl " "Found design unit 1: lcd_driver-lcd_driver_rtl" {  } { { "src/lib/lcd_driver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/lib/lcd_driver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721122846188 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "src/lib/lcd_driver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/lib/lcd_driver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721122846188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721122846188 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721122846438 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721122846438 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721122846438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_lcd_main " "Elaborating entity \"spi_lcd_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721122846548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_receiver spi_receiver:spi_interface A:spi_receiver_rtl " "Elaborating entity \"spi_receiver\" using architecture \"A:spi_receiver_rtl\" for hierarchy \"spi_receiver:spi_interface\"" {  } { { "src/spi_lcd_main.vhd" "spi_interface" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/spi_lcd_main.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721122846782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_driver lcd_driver:lcd_module A:lcd_driver_rtl " "Elaborating entity \"lcd_driver\" using architecture \"A:lcd_driver_rtl\" for hierarchy \"lcd_driver:lcd_module\"" {  } { { "src/spi_lcd_main.vhd" "lcd_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/spi_lcd_main.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721122846892 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721122851437 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721122851437 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721122851437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/lib/spi_receiver.vhd" 114 -1 0 } } { "src/lib/spi_receiver.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/lib/spi_receiver.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721122852250 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721122852250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "src/spi_lcd_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P08_SPI_LCD/RTL/src/spi_lcd_main.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721122852468 "|spi_lcd_main|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721122852468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721122852765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721122855905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721122855905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721122857280 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721122857280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721122857280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721122857280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721122857326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 10:40:57 2024 " "Processing ended: Tue Jul 16 10:40:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721122857326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721122857326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721122857326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721122857326 ""}
