Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Sep 16 17:32:15 2019
| Host         : pabele-ThinkPad-T430 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file my_AD_DA_Exp_wrapper_control_sets_placed.rpt
| Design       : my_AD_DA_Exp_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     1 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------+------------------+------------------+----------------+
|                    Clock Signal                    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------+------------------+------------------+----------------+
|  my_AD_DA_Exp_i/my_DA_Converter_0/inst/dac_clk_buf |               |                  |               25 |             58 |
+----------------------------------------------------+---------------+------------------+------------------+----------------+


