TRACE::2022-07-20.13:27:49::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:49::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:49::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:49::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:27:49::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:27:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-20.13:27:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-20.13:27:56::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio"
		}]
}
TRACE::2022-07-20.13:27:56::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-20.13:27:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-20.13:27:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-20.13:27:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:27:56::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:27:56::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:27:56::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:27:56::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-07-20.13:27:56::SCWPlatform::Generating the sources  .
TRACE::2022-07-20.13:27:56::SCWBDomain::Generating boot domain sources.
TRACE::2022-07-20.13:27:56::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:27:56::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:27:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:27:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:27:56::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-20.13:27:56::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::mss does not exists at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::Creating sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::Adding the swdes entry, created swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::Writing mss at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:27:56::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-20.13:27:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-20.13:27:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-20.13:27:56::SCWBDomain::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-20.13:28:05::SCWPlatform::Generating sources Done.
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-20.13:28:05::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-20.13:28:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.13:28:05::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:05::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:05::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:05::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:05::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-20.13:28:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-20.13:28:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:05::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:05::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:05::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::mss does not exists at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Creating sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Adding the swdes entry, created swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Writing mss at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:05::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-20.13:28:05::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-20.13:28:05::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-20.13:28:05::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-20.13:28:05::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-07-20.13:28:07::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:07::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-20.13:28:07::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:07::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:07::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:07::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:07::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:07::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:07::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:07::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:07::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:07::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:07::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:07::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:07::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:07::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:07::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:07::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:07::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:07::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:07::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:07::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-20.13:28:07::SCWPlatform::Started generating the artifacts platform conv_gpio
TRACE::2022-07-20.13:28:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-20.13:28:07::SCWPlatform::Started generating the artifacts for system configuration conv_gpio
LOG::2022-07-20.13:28:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-20.13:28:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-20.13:28:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-20.13:28:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-20.13:28:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-20.13:28:07::SCWSystem::Not a boot domain 
LOG::2022-07-20.13:28:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-20.13:28:08::SCWDomain::Generating domain artifcats
TRACE::2022-07-20.13:28:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-20.13:28:08::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/qemu/
TRACE::2022-07-20.13:28:08::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/standalone_domain/qemu/
TRACE::2022-07-20.13:28:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-20.13:28:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-20.13:28:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-20.13:28:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-20.13:28:08::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-20.13:28:08::SCWMssOS::Copying to export directory.
TRACE::2022-07-20.13:28:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-20.13:28:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-20.13:28:08::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-20.13:28:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-20.13:28:08::SCWSystem::Completed Processing the sysconfig conv_gpio
LOG::2022-07-20.13:28:08::SCWPlatform::Completed generating the artifacts for system configuration conv_gpio
TRACE::2022-07-20.13:28:08::SCWPlatform::Started preparing the platform 
TRACE::2022-07-20.13:28:08::SCWSystem::Writing the bif file for system config conv_gpio
TRACE::2022-07-20.13:28:08::SCWSystem::dir created 
TRACE::2022-07-20.13:28:08::SCWSystem::Writing the bif 
TRACE::2022-07-20.13:28:08::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-20.13:28:08::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-20.13:28:08::SCWPlatform::Completed generating the platform
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-20.13:28:08::SCWPlatform::updated the xpfm file.
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.13:28:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:08::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.13:28:09::SCWPlatform::Clearing the existing platform
TRACE::2022-07-20.13:28:09::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-20.13:28:09::SCWBDomain::clearing the fsbl build
TRACE::2022-07-20.13:28:09::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:09::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:09::SCWSystem::Clearing the domains completed.
TRACE::2022-07-20.13:28:09::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-20.13:28:09::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:09::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:09::SCWPlatform::Removing the HwDB with name C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:09::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWReader::Active system found as  conv_gpio
TRACE::2022-07-20.13:28:15::SCWReader::Handling sysconfig conv_gpio
TRACE::2022-07-20.13:28:15::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-20.13:28:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-20.13:28:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-20.13:28:15::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-20.13:28:15::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.13:28:15::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-20.13:28:15::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:15::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-20.13:28:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:15::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWReader::No isolation master present  
TRACE::2022-07-20.13:28:15::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-20.13:28:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-20.13:28:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:15::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:15::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:15::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:15::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-20.13:28:15::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.13:28:16::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:16::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:28:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:28:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:28:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-20.13:28:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-20.13:28:16::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:16::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:16::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:16::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:28:16::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:28:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:28:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:28:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:28:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:28:16::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:28:16::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:28:16::SCWReader::No isolation master present  
LOG::2022-07-20.13:31:45::SCWPlatform::Started generating the artifacts platform conv_gpio
TRACE::2022-07-20.13:31:45::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-20.13:31:45::SCWPlatform::Started generating the artifacts for system configuration conv_gpio
LOG::2022-07-20.13:31:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-20.13:31:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-20.13:31:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-20.13:31:45::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-20.13:31:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:31:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:31:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:31:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:31:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:31:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:31:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:31:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:31:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:31:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:31:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:31:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:31:45::SCWBDomain::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-20.13:31:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-20.13:31:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-20.13:31:45::SCWBDomain::System Command Ran  C:&  cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-20.13:31:45::SCWBDomain::make: Entering directory 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-20.13:31:45::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-20.13:31:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-20.13:31:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-20.13:31:45::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-20.13:31:45::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-20.13:31:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-20.13:31:45::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-20.13:31:45::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-20.13:31:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-20.13:31:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-20.13:31:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-20.13:31:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:31:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:31:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-20.13:31:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-20.13:31:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:31:47::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:31:47::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-20.13:31:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-20.13:31:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-20.13:31:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-20.13:31:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-20.13:31:47::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-20.13:31:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-20.13:31:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:48::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-20.13:31:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-20.13:31:48::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-20.13:31:48::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-20.13:31:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:31:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:31:49::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-20.13:31:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:49::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:50::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-20.13:31:50::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-20.13:31:50::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-20.13:31:50::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-20.13:31:50::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-20.13:31:50::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:50::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:50::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:31:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:31:50::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-20.13:31:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:31:50::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:31:50::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-20.13:31:51::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-20.13:31:51::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:31:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:31:51::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-20.13:31:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-20.13:31:51::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:31:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:31:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-20.13:31:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-20.13:31:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-20.13:31:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-20.13:31:51::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:31:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:31:51::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:31:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:31:51::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:31:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:31:51::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-20.13:31:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-20.13:31:51::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-20.13:31:51::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-20.13:31:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:52::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-20.13:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:54::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-20.13:31:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:31:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:31:54::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-20.13:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:55::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-20.13:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:31:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:31:55::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-20.13:31:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:31:55::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:31:55::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-20.13:31:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:31:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:31:56::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-20.13:31:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:31:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:31:56::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-20.13:31:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:31:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-20.13:31:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:31:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:31:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:04::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-20.13:32:04::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-20.13:32:04::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-20.13:32:04::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_c
TRACE::2022-07-20.13:32:04::SCWBDomain::ortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_opti
TRACE::2022-07-20.13:32:04::SCWBDomain::ons.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-20.13:32:04::SCWBDomain::misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_c
TRACE::2022-07-20.13:32:04::SCWBDomain::ortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o
TRACE::2022-07-20.13:32:04::SCWBDomain:: ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_corte
TRACE::2022-07-20.13:32:04::SCWBDomain::xa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7
TRACE::2022-07-20.13:32:04::SCWBDomain::_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9
TRACE::2022-07-20.13:32:04::SCWBDomain::_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-20.13:32:04::SCWBDomain::/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/x
TRACE::2022-07-20.13:32:04::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2022-07-20.13:32:04::SCWBDomain::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-20.13:32:04::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2022-07-20.13:32:04::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xu
TRACE::2022-07-20.13:32:04::SCWBDomain::sbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9
TRACE::2022-07-20.13:32:04::SCWBDomain::_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/l
TRACE::2022-07-20.13:32:04::SCWBDomain::ib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_corte
TRACE::2022-07-20.13:32:04::SCWBDomain::xa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_
TRACE::2022-07-20.13:32:04::SCWBDomain::0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_
TRACE::2022-07-20.13:32:04::SCWBDomain::cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-07-20.13:32:04::SCWBDomain::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7
TRACE::2022-07-20.13:32:04::SCWBDomain::_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2022-07-20.13:32:04::SCWBDomain::a9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-07-20.13:32:04::SCWBDomain::9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-07-20.13:32:04::SCWBDomain::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2022-07-20.13:32:04::SCWBDomain:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7
TRACE::2022-07-20.13:32:04::SCWBDomain::_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2022-07-20.13:32:04::SCWBDomain::lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa
TRACE::2022-07-20.13:32:04::SCWBDomain::9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.
TRACE::2022-07-20.13:32:04::SCWBDomain::o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_co
TRACE::2022-07-20.13:32:04::SCWBDomain::rtexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.
TRACE::2022-07-20.13:32:04::SCWBDomain::o

TRACE::2022-07-20.13:32:04::SCWBDomain::'Finished building libraries'

TRACE::2022-07-20.13:32:04::SCWBDomain::make: Leaving directory 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-20.13:32:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-20.13:32:04::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-20.13:32:04::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-20.13:32:04::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-20.13:32:05::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-20.13:32:05::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-20.13:32:05::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-20.13:32:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-20.13:32:05::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-20.13:32:05::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-20.13:32:06::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-20.13:32:06::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-20.13:32:06::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-20.13:32:06::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-20.13:32:06::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-20.13:32:06::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-20.13:32:06::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-20.13:32:06::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-20.13:32:06::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-20.13:32:06::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-20.13:32:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-20.13:32:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-20.13:32:07::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-20.13:32:07::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-20.13:32:07::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-20.13:32:07::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-20.13:32:07::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-20.13:32:07::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                            -Wl,--gc-sections -Lzynq_f
TRACE::2022-07-20.13:32:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-20.13:32:08::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-20.13:32:08::SCWSystem::Not a boot domain 
LOG::2022-07-20.13:32:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-20.13:32:08::SCWDomain::Generating domain artifcats
TRACE::2022-07-20.13:32:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-20.13:32:08::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/qemu/
TRACE::2022-07-20.13:32:08::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/standalone_domain/qemu/
TRACE::2022-07-20.13:32:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-20.13:32:08::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:08::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:08::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:08::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:32:08::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:32:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:32:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:32:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:32:08::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:32:08::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:08::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-20.13:32:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-20.13:32:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-20.13:32:08::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-20.13:32:08::SCWMssOS::doing bsp build ... 
TRACE::2022-07-20.13:32:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-20.13:32:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-20.13:32:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-20.13:32:08::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-20.13:32:08::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-20.13:32:08::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-20.13:32:08::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-20.13:32:08::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:32:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:32:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:32:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:32:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:32:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:32:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:32:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:32:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:32:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:32:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-20.13:32:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:32:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:32:08::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:32:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:32:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:32:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:32:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-20.13:32:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-20.13:32:09::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:32:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:32:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:32:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:32:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-20.13:32:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-20.13:32:09::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:32:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:32:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:32:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:32:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-20.13:32:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-20.13:32:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-20.13:32:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-20.13:32:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-20.13:32:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-20.13:32:10::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-20.13:32:10::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:32:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:32:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:32:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:32:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:32:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:32:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:32:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:32:10::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:32:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:32:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-20.13:32:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-20.13:32:10::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-20.13:32:10::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-20.13:32:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:32:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:32:11::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-20.13:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-20.13:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-20.13:32:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-20.13:32:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-20.13:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:32:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:32:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-20.13:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:32:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:32:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-20.13:32:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-20.13:32:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-20.13:32:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-20.13:32:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-20.13:32:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-20.13:32:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-20.13:32:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-20.13:32:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-20.13:32:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-20.13:32:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-20.13:32:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-20.13:32:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-20.13:32:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-20.13:32:23::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-20.13:32:23::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-20.13:32:23::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-07-20.13:32:23::SCWMssOS::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-07-20.13:32:23::SCWMssOS::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-07-20.13:32:23::SCWMssOS::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-07-20.13:32:23::SCWMssOS::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-07-20.13:32:23::SCWMssOS::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9
TRACE::2022-07-20.13:32:23::SCWMssOS::_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_co
TRACE::2022-07-20.13:32:23::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/
TRACE::2022-07-20.13:32:23::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xu
TRACE::2022-07-20.13:32:23::SCWMssOS::artps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-07-20.13:32:23::SCWMssOS::ops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic
TRACE::2022-07-20.13:32:23::SCWMssOS::_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xd
TRACE::2022-07-20.13:32:23::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2022-07-20.13:32:23::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbp
TRACE::2022-07-20.13:32:23::SCWMssOS::s_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_
TRACE::2022-07-20.13:32:23::SCWMssOS::0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cort
TRACE::2022-07-20.13:32:23::SCWMssOS::exa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9
TRACE::2022-07-20.13:32:23::SCWMssOS::_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0
TRACE::2022-07-20.13:32:23::SCWMssOS::/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o
TRACE::2022-07-20.13:32:23::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_co
TRACE::2022-07-20.13:32:23::SCWMssOS::rtexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cort
TRACE::2022-07-20.13:32:23::SCWMssOS::exa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9
TRACE::2022-07-20.13:32:23::SCWMssOS::_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cort
TRACE::2022-07-20.13:32:23::SCWMssOS::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-07-20.13:32:23::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2022-07-20.13:32:23::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7
TRACE::2022-07-20.13:32:23::SCWMssOS::_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2022-07-20.13:32:23::SCWMssOS::lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa
TRACE::2022-07-20.13:32:23::SCWMssOS::9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.
TRACE::2022-07-20.13:32:23::SCWMssOS::o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_co
TRACE::2022-07-20.13:32:23::SCWMssOS::rtexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.
TRACE::2022-07-20.13:32:23::SCWMssOS::o

TRACE::2022-07-20.13:32:24::SCWMssOS::'Finished building libraries'

TRACE::2022-07-20.13:32:24::SCWMssOS::Copying to export directory.
TRACE::2022-07-20.13:32:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-20.13:32:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-20.13:32:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-20.13:32:25::SCWSystem::Completed Processing the sysconfig conv_gpio
LOG::2022-07-20.13:32:25::SCWPlatform::Completed generating the artifacts for system configuration conv_gpio
TRACE::2022-07-20.13:32:25::SCWPlatform::Started preparing the platform 
TRACE::2022-07-20.13:32:25::SCWSystem::Writing the bif file for system config conv_gpio
TRACE::2022-07-20.13:32:25::SCWSystem::dir created 
TRACE::2022-07-20.13:32:25::SCWSystem::Writing the bif 
TRACE::2022-07-20.13:32:25::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-20.13:32:25::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-20.13:32:25::SCWPlatform::Completed generating the platform
TRACE::2022-07-20.13:32:25::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:32:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:32:25::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:32:25::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-20.13:32:25::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-20.13:32:25::SCWMssOS::Commit changes completed.
TRACE::2022-07-20.13:32:25::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:32:25::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:32:25::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:32:25::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:32:25::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:32:25::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:32:25::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-20.13:32:25::SCWPlatform::updated the xpfm file.
TRACE::2022-07-20.13:32:25::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-20.13:32:25::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-20.13:32:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-20.13:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.13:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.13:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.13:32:25::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.13:32:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-20.13:32:25::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:31::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:31::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:31::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:31::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:31::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWReader::Active system found as  conv_gpio
TRACE::2022-07-21.09:10:38::SCWReader::Handling sysconfig conv_gpio
TRACE::2022-07-21.09:10:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-21.09:10:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-21.09:10:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-21.09:10:38::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-21.09:10:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-21.09:10:38::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:38::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:38::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-21.09:10:38::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-21.09:10:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-21.09:10:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-21.09:10:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-21.09:10:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:38::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWReader::No isolation master present  
TRACE::2022-07-21.09:10:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-21.09:10:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-21.09:10:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:38::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-21.09:10:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-21.09:10:38::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-21.09:10:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-21.09:10:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-21.09:10:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-21.09:10:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:38::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWReader::No isolation master present  
LOG::2022-07-21.09:10:38::SCWPlatform::Started generating the artifacts platform conv_gpio
TRACE::2022-07-21.09:10:38::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-21.09:10:38::SCWPlatform::Started generating the artifacts for system configuration conv_gpio
LOG::2022-07-21.09:10:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-21.09:10:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-21.09:10:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-21.09:10:38::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:38::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:38::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:38::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:38::SCWBDomain::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-21.09:10:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-21.09:10:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-21.09:10:38::SCWBDomain::System Command Ran  C:&  cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-21.09:10:38::SCWBDomain::make: Entering directory 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-21.09:10:38::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-21.09:10:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-21.09:10:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-21.09:10:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-21.09:10:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-21.09:10:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-21.09:10:38::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-21.09:10:38::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-21.09:10:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-21.09:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-21.09:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-21.09:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-21.09:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-21.09:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-21.09:10:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-21.09:10:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-21.09:10:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-21.09:10:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-21.09:10:40::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-21.09:10:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-21.09:10:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-21.09:10:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-21.09:10:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-21.09:10:40::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-21.09:10:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-21.09:10:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-21.09:10:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-21.09:10:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-21.09:10:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-21.09:10:42::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-21.09:10:42::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-21.09:10:42::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-21.09:10:42::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-21.09:10:42::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:42::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-21.09:10:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-21.09:10:42::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-21.09:10:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-21.09:10:42::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-21.09:10:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-21.09:10:43::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-21.09:10:43::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-21.09:10:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-21.09:10:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:43::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:43::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-21.09:10:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:44::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-21.09:10:44::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-21.09:10:44::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:44::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:44::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:44::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-07-21.09:10:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:45::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-21.09:10:45::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-21.09:10:45::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-21.09:10:45::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_c
TRACE::2022-07-21.09:10:45::SCWBDomain::ortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_opti
TRACE::2022-07-21.09:10:45::SCWBDomain::ons.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-21.09:10:45::SCWBDomain::misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_c
TRACE::2022-07-21.09:10:45::SCWBDomain::ortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o
TRACE::2022-07-21.09:10:45::SCWBDomain:: ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_corte
TRACE::2022-07-21.09:10:45::SCWBDomain::xa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7
TRACE::2022-07-21.09:10:45::SCWBDomain::_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9
TRACE::2022-07-21.09:10:45::SCWBDomain::_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-21.09:10:45::SCWBDomain::/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/x
TRACE::2022-07-21.09:10:45::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2022-07-21.09:10:45::SCWBDomain::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2022-07-21.09:10:45::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2022-07-21.09:10:45::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xu
TRACE::2022-07-21.09:10:45::SCWBDomain::sbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9
TRACE::2022-07-21.09:10:45::SCWBDomain::_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/l
TRACE::2022-07-21.09:10:45::SCWBDomain::ib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_corte
TRACE::2022-07-21.09:10:45::SCWBDomain::xa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_
TRACE::2022-07-21.09:10:45::SCWBDomain::0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_
TRACE::2022-07-21.09:10:45::SCWBDomain::cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-07-21.09:10:45::SCWBDomain::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7
TRACE::2022-07-21.09:10:45::SCWBDomain::_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2022-07-21.09:10:45::SCWBDomain::a9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-07-21.09:10:45::SCWBDomain::9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-07-21.09:10:45::SCWBDomain::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2022-07-21.09:10:45::SCWBDomain:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7
TRACE::2022-07-21.09:10:45::SCWBDomain::_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2022-07-21.09:10:45::SCWBDomain::lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa
TRACE::2022-07-21.09:10:45::SCWBDomain::9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.
TRACE::2022-07-21.09:10:45::SCWBDomain::o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_co
TRACE::2022-07-21.09:10:45::SCWBDomain::rtexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.
TRACE::2022-07-21.09:10:45::SCWBDomain::o

TRACE::2022-07-21.09:10:45::SCWBDomain::'Finished building libraries'

TRACE::2022-07-21.09:10:45::SCWBDomain::make: Leaving directory 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-21.09:10:46::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-21.09:10:46::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-21.09:10:46::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-21.09:10:46::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                            -Wl,--gc-sections -Lzynq_f
TRACE::2022-07-21.09:10:46::SCWBDomain::sbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-21.09:10:46::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-21.09:10:46::SCWSystem::Not a boot domain 
LOG::2022-07-21.09:10:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-21.09:10:46::SCWDomain::Generating domain artifcats
TRACE::2022-07-21.09:10:46::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-21.09:10:46::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/qemu/
TRACE::2022-07-21.09:10:46::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/standalone_domain/qemu/
TRACE::2022-07-21.09:10:46::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-21.09:10:46::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:46::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:46::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:46::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:46::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:46::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:46::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:46::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:46::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-21.09:10:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-21.09:10:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-21.09:10:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-21.09:10:46::SCWMssOS::doing bsp build ... 
TRACE::2022-07-21.09:10:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-21.09:10:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-21.09:10:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-21.09:10:46::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-21.09:10:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-21.09:10:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-21.09:10:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-21.09:10:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-21.09:10:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-21.09:10:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-21.09:10:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-21.09:10:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-21.09:10:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-21.09:10:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-21.09:10:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-21.09:10:47::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-21.09:10:47::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-21.09:10:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-21.09:10:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-21.09:10:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-21.09:10:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-21.09:10:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-21.09:10:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-21.09:10:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-21.09:10:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-21.09:10:48::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-21.09:10:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-21.09:10:48::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-21.09:10:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-21.09:10:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-21.09:10:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-21.09:10:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:49::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-21.09:10:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-21.09:10:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-21.09:10:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-21.09:10:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-21.09:10:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-21.09:10:49::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-21.09:10:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-21.09:10:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-21.09:10:49::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-21.09:10:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-21.09:10:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-21.09:10:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-21.09:10:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-21.09:10:50::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-21.09:10:50::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-21.09:10:50::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-07-21.09:10:50::SCWMssOS::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-07-21.09:10:50::SCWMssOS::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-07-21.09:10:50::SCWMssOS::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-07-21.09:10:50::SCWMssOS::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-07-21.09:10:50::SCWMssOS::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/
TRACE::2022-07-21.09:10:50::SCWMssOS::lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa
TRACE::2022-07-21.09:10:50::SCWMssOS::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/li
TRACE::2022-07-21.09:10:50::SCWMssOS::b/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2022-07-21.09:10:50::SCWMssOS::b/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_cou
TRACE::2022-07-21.09:10:50::SCWMssOS::nter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.
TRACE::2022-07-21.09:10:50::SCWMssOS::o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutime
TRACE::2022-07-21.09:10:50::SCWMssOS::r.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacp
TRACE::2022-07-21.09:10:50::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xu
TRACE::2022-07-21.09:10:50::SCWMssOS::sbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9
TRACE::2022-07-21.09:10:50::SCWMssOS::_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/l
TRACE::2022-07-21.09:10:50::SCWMssOS::ib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_corte
TRACE::2022-07-21.09:10:50::SCWMssOS::xa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_
TRACE::2022-07-21.09:10:50::SCWMssOS::0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xdevcfg.o ps7_
TRACE::2022-07-21.09:10:50::SCWMssOS::cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_corte
TRACE::2022-07-21.09:10:50::SCWMssOS::xa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7
TRACE::2022-07-21.09:10:50::SCWMssOS::_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2022-07-21.09:10:50::SCWMssOS::a9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa
TRACE::2022-07-21.09:10:50::SCWMssOS::9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-07-21.09:10:50::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2022-07-21.09:10:50::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7
TRACE::2022-07-21.09:10:50::SCWMssOS::_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2022-07-21.09:10:50::SCWMssOS::lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa
TRACE::2022-07-21.09:10:50::SCWMssOS::9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.
TRACE::2022-07-21.09:10:50::SCWMssOS::o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_co
TRACE::2022-07-21.09:10:50::SCWMssOS::rtexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.
TRACE::2022-07-21.09:10:50::SCWMssOS::o

TRACE::2022-07-21.09:10:50::SCWMssOS::'Finished building libraries'

TRACE::2022-07-21.09:10:50::SCWMssOS::Copying to export directory.
TRACE::2022-07-21.09:10:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-21.09:10:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-21.09:10:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-21.09:10:51::SCWSystem::Completed Processing the sysconfig conv_gpio
LOG::2022-07-21.09:10:51::SCWPlatform::Completed generating the artifacts for system configuration conv_gpio
TRACE::2022-07-21.09:10:51::SCWPlatform::Started preparing the platform 
TRACE::2022-07-21.09:10:51::SCWSystem::Writing the bif file for system config conv_gpio
TRACE::2022-07-21.09:10:51::SCWSystem::dir created 
TRACE::2022-07-21.09:10:51::SCWSystem::Writing the bif 
TRACE::2022-07-21.09:10:51::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-21.09:10:51::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-21.09:10:51::SCWPlatform::Completed generating the platform
TRACE::2022-07-21.09:10:51::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-21.09:10:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-21.09:10:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-21.09:10:51::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-21.09:10:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-21.09:10:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-21.09:10:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-21.09:10:51::SCWPlatform::updated the xpfm file.
TRACE::2022-07-21.09:10:51::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-21.09:10:51::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-21.09:10:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-21.09:10:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-21.09:10:51::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-21.09:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-21.09:10:51::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-21.09:10:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-21.09:10:51::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:20::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:20::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:20::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:20::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:20::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWReader::Active system found as  conv_gpio
TRACE::2022-07-22.10:53:26::SCWReader::Handling sysconfig conv_gpio
TRACE::2022-07-22.10:53:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-22.10:53:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-22.10:53:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-22.10:53:26::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-22.10:53:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-22.10:53:26::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:26::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:26::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-22.10:53:26::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.10:53:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.10:53:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:53:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-22.10:53:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:26::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:26::SCWReader::No isolation master present  
TRACE::2022-07-22.10:53:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-22.10:53:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-22.10:53:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:26::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:26::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:27::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:27::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:27::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:27::SCWMssOS::No sw design opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::mss exists loading the mss file  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::Opened the sw design from mss  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::Adding the swdes entry C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-22.10:53:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-22.10:53:27::SCWMssOS::Opened the sw design.  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.10:53:27::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.10:53:27::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:53:27::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-22.10:53:27::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-22.10:53:27::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:27::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:27::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:27::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:27::SCWReader::No isolation master present  
TRACE::2022-07-22.10:53:37::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:37::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:37::SCWPlatform:: Platform location is C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa
TRACE::2022-07-22.10:53:37::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:45::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/tempdsa/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-22.10:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:45::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.10:53:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.10:53:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:53:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-22.10:53:45::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.10:53:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.10:53:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:53:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-22.10:53:45::SCWMssOS::Removing the swdes entry for  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:45::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:45::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-22.10:53:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-22.10:53:53::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-22.10:53:53::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:53:53::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-22.10:53:53::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:53:53::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:53::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-22.10:53:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-22.10:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:53::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:53::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:53:53::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:53:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:53:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-22.10:53:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-22.10:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:53:53::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:53:53::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:53:53::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d87961",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-22.10:54:01::SCWPlatform::Started generating the artifacts platform conv_gpio
TRACE::2022-07-22.10:54:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-22.10:54:02::SCWPlatform::Started generating the artifacts for system configuration conv_gpio
LOG::2022-07-22.10:54:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-22.10:54:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-22.10:54:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-22.10:54:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-22.10:54:02::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-22.10:54:02::SCWSystem::Not a boot domain 
LOG::2022-07-22.10:54:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-22.10:54:02::SCWDomain::Generating domain artifcats
TRACE::2022-07-22.10:54:02::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-22.10:54:02::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/qemu/
TRACE::2022-07-22.10:54:02::SCWMssOS::Copying the qemu file from  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/resources/conv_gpio/standalone_domain/qemu_args.txt To C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/export/conv_gpio/sw/conv_gpio/standalone_domain/qemu/
TRACE::2022-07-22.10:54:02::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-22.10:54:02::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:02::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:02::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:02::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:54:02::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:54:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-22.10:54:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-22.10:54:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:54:02::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:54:02::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:02::SCWMssOS::Completed writing the mss file at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-22.10:54:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:02::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-07-22.10:54:05::SCWMssOS::doing bsp build ... 
TRACE::2022-07-22.10:54:05::SCWMssOS::System Command Ran  C: & cd  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-22.10:54:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-22.10:54:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-22.10:54:05::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-22.10:54:05::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-22.10:54:05::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-22.10:54:05::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-22.10:54:05::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.10:54:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.10:54:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.10:54:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.10:54:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.10:54:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.10:54:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.10:54:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.10:54:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.10:54:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.10:54:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.10:54:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.10:54:05::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.10:54:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.10:54:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.10:54:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.10:54:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.10:54:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-22.10:54:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-22.10:54:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.10:54:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.10:54:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.10:54:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.10:54:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.10:54:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.10:54:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.10:54:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.10:54:06::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.10:54:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.10:54:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.10:54:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-22.10:54:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-22.10:54:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-22.10:54:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-22.10:54:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-22.10:54:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-22.10:54:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.10:54:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.10:54:07::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.10:54:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.10:54:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.10:54:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.10:54:07::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.10:54:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.10:54:07::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.10:54:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.10:54:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2022-07-22.10:54:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-22.10:54:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-22.10:54:07::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-07-22.10:54:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.10:54:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.10:54:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-07-22.10:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.10:54:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.10:54:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-07-22.10:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-22.10:54:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-22.10:54:10::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-22.10:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.10:54:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.10:54:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-07-22.10:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.10:54:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.10:54:11::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-07-22.10:54:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-22.10:54:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-22.10:54:11::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-22.10:54:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-22.10:54:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-22.10:54:12::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2022-07-22.10:54:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-22.10:54:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-22.10:54:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-22.10:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-22.10:54:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-22.10:54:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-22.10:54:18::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-22.10:54:18::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-22.10:54:18::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-07-22.10:54:18::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2022-07-22.10:54:18::SCWMssOS::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o p
TRACE::2022-07-22.10:54:18::SCWMssOS::s7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib
TRACE::2022-07-22.10:54:18::SCWMssOS::/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0
TRACE::2022-07-22.10:54:18::SCWMssOS::/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_
TRACE::2022-07-22.10:54:18::SCWMssOS::cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9
TRACE::2022-07-22.10:54:18::SCWMssOS::_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_co
TRACE::2022-07-22.10:54:18::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/
TRACE::2022-07-22.10:54:18::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xu
TRACE::2022-07-22.10:54:18::SCWMssOS::artps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-07-22.10:54:18::SCWMssOS::ops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic
TRACE::2022-07-22.10:54:18::SCWMssOS::_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xd
TRACE::2022-07-22.10:54:18::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2022-07-22.10:54:18::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbp
TRACE::2022-07-22.10:54:18::SCWMssOS::s_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_
TRACE::2022-07-22.10:54:18::SCWMssOS::0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cort
TRACE::2022-07-22.10:54:18::SCWMssOS::exa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9
TRACE::2022-07-22.10:54:18::SCWMssOS::_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0
TRACE::2022-07-22.10:54:18::SCWMssOS::/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o
TRACE::2022-07-22.10:54:18::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_co
TRACE::2022-07-22.10:54:18::SCWMssOS::rtexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cort
TRACE::2022-07-22.10:54:18::SCWMssOS::exa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9
TRACE::2022-07-22.10:54:18::SCWMssOS::_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cort
TRACE::2022-07-22.10:54:18::SCWMssOS::exa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o 
TRACE::2022-07-22.10:54:18::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_util.o
TRACE::2022-07-22.10:54:18::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7
TRACE::2022-07-22.10:54:18::SCWMssOS::_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2022-07-22.10:54:18::SCWMssOS::lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa
TRACE::2022-07-22.10:54:18::SCWMssOS::9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.
TRACE::2022-07-22.10:54:18::SCWMssOS::o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_co
TRACE::2022-07-22.10:54:18::SCWMssOS::rtexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_selftest.
TRACE::2022-07-22.10:54:18::SCWMssOS::o

TRACE::2022-07-22.10:54:18::SCWMssOS::'Finished building libraries'

TRACE::2022-07-22.10:54:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-22.10:54:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-22.10:54:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-22.10:54:19::SCWSystem::Completed Processing the sysconfig conv_gpio
LOG::2022-07-22.10:54:19::SCWPlatform::Completed generating the artifacts for system configuration conv_gpio
TRACE::2022-07-22.10:54:19::SCWPlatform::Started preparing the platform 
TRACE::2022-07-22.10:54:19::SCWSystem::Writing the bif file for system config conv_gpio
TRACE::2022-07-22.10:54:19::SCWSystem::dir created 
TRACE::2022-07-22.10:54:19::SCWSystem::Writing the bif 
TRACE::2022-07-22.10:54:19::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-22.10:54:19::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-22.10:54:19::SCWPlatform::Completed generating the platform
TRACE::2022-07-22.10:54:19::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-22.10:54:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-22.10:54:19::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:54:19::SCWMssOS::Saving the mss changes C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-22.10:54:19::SCWMssOS::Writing the mss file completed C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWMssOS::Commit changes completed.
TRACE::2022-07-22.10:54:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:54:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:54:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-22.10:54:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-22.10:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:54:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:54:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:54:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:54:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-22.10:54:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-22.10:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:54:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:54:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWWriter::formatted JSON is {
	"platformName":	"conv_gpio",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_gpio",
	"platHandOff":	"C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado/conv_gpio/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_gpio",
	"systems":	[{
			"systemName":	"conv_gpio",
			"systemDesc":	"conv_gpio",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_gpio",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6b7ada69d5692239781a13bb67060ede1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/conv_gpio/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"714aa97d6f1f6dcfb3e010f06e2d8796",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-22.10:54:19::SCWPlatform::updated the xpfm file.
TRACE::2022-07-22.10:54:19::SCWPlatform::Trying to open the hw design at C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA given C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA absoulate path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform::DSA directory C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw
TRACE::2022-07-22.10:54:19::SCWPlatform:: Platform Path C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/hw/design_1_wrapper.xsa
TRACE::2022-07-22.10:54:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-07-22.10:54:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-22.10:54:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-22.10:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-22.10:54:19::SCWMssOS::Checking the sw design at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-22.10:54:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-22.10:54:19::SCWMssOS::Sw design exists and opened at  C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vitis/conv_gpio/ps7_cortexa9_0/standalone_domain/bsp/system.mss
