

================================================================
== Vivado HLS Report for 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'
================================================================
* Date:           Mon Sep 26 10:30:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.953|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   14|    6|    6| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dense_data_10_14_V_i_channel = alloca i10, align 2"   --->   Operation 5 'alloca' 'dense_data_10_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dense_data_10_13_V_i_channel = alloca i10, align 2"   --->   Operation 6 'alloca' 'dense_data_10_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dense_data_10_12_V_i_channel = alloca i10, align 2"   --->   Operation 7 'alloca' 'dense_data_10_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dense_data_10_11_V_i_channel = alloca i10, align 2"   --->   Operation 8 'alloca' 'dense_data_10_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dense_data_10_10_V_i_channel = alloca i10, align 2"   --->   Operation 9 'alloca' 'dense_data_10_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dense_data_10_9_V_i_channel = alloca i10, align 2"   --->   Operation 10 'alloca' 'dense_data_10_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dense_data_10_8_V_i_channel = alloca i10, align 2"   --->   Operation 11 'alloca' 'dense_data_10_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dense_data_10_7_V_i_channel = alloca i10, align 2"   --->   Operation 12 'alloca' 'dense_data_10_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dense_data_10_6_V_i_channel = alloca i10, align 2"   --->   Operation 13 'alloca' 'dense_data_10_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dense_data_10_5_V_i_channel = alloca i10, align 2"   --->   Operation 14 'alloca' 'dense_data_10_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dense_data_10_4_V_i_channel = alloca i10, align 2"   --->   Operation 15 'alloca' 'dense_data_10_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dense_data_10_3_V_i_channel = alloca i10, align 2"   --->   Operation 16 'alloca' 'dense_data_10_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dense_data_10_2_V_i_channel = alloca i10, align 2"   --->   Operation 17 'alloca' 'dense_data_10_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dense_data_10_1_V_i_channel = alloca i10, align 2"   --->   Operation 18 'alloca' 'dense_data_10_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dense_data_10_0_V_i_channel = alloca i10, align 2"   --->   Operation 19 'alloca' 'dense_data_10_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dense_data_9_14_V_i_channel = alloca i10, align 2"   --->   Operation 20 'alloca' 'dense_data_9_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dense_data_9_13_V_i_channel = alloca i10, align 2"   --->   Operation 21 'alloca' 'dense_data_9_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dense_data_9_12_V_i_channel = alloca i10, align 2"   --->   Operation 22 'alloca' 'dense_data_9_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dense_data_9_11_V_i_channel = alloca i10, align 2"   --->   Operation 23 'alloca' 'dense_data_9_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_data_9_10_V_i_channel = alloca i10, align 2"   --->   Operation 24 'alloca' 'dense_data_9_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dense_data_9_9_V_i_channel = alloca i10, align 2"   --->   Operation 25 'alloca' 'dense_data_9_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_data_9_8_V_i_channel = alloca i10, align 2"   --->   Operation 26 'alloca' 'dense_data_9_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_data_9_7_V_i_channel = alloca i10, align 2"   --->   Operation 27 'alloca' 'dense_data_9_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dense_data_9_6_V_i_channel = alloca i10, align 2"   --->   Operation 28 'alloca' 'dense_data_9_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dense_data_9_5_V_i_channel = alloca i10, align 2"   --->   Operation 29 'alloca' 'dense_data_9_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_data_9_4_V_i_channel = alloca i10, align 2"   --->   Operation 30 'alloca' 'dense_data_9_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_data_9_3_V_i_channel = alloca i10, align 2"   --->   Operation 31 'alloca' 'dense_data_9_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_data_9_2_V_i_channel = alloca i10, align 2"   --->   Operation 32 'alloca' 'dense_data_9_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_data_9_1_V_i_channel = alloca i10, align 2"   --->   Operation 33 'alloca' 'dense_data_9_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_data_9_0_V_i_channel = alloca i10, align 2"   --->   Operation 34 'alloca' 'dense_data_9_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_data_8_14_V_i_channel = alloca i10, align 2"   --->   Operation 35 'alloca' 'dense_data_8_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_data_8_13_V_i_channel = alloca i10, align 2"   --->   Operation 36 'alloca' 'dense_data_8_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_data_8_12_V_i_channel = alloca i10, align 2"   --->   Operation 37 'alloca' 'dense_data_8_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dense_data_8_11_V_i_channel = alloca i10, align 2"   --->   Operation 38 'alloca' 'dense_data_8_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense_data_8_10_V_i_channel = alloca i10, align 2"   --->   Operation 39 'alloca' 'dense_data_8_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dense_data_8_9_V_i_channel = alloca i10, align 2"   --->   Operation 40 'alloca' 'dense_data_8_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dense_data_8_8_V_i_channel = alloca i10, align 2"   --->   Operation 41 'alloca' 'dense_data_8_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dense_data_8_7_V_i_channel = alloca i10, align 2"   --->   Operation 42 'alloca' 'dense_data_8_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_data_8_6_V_i_channel = alloca i10, align 2"   --->   Operation 43 'alloca' 'dense_data_8_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_data_8_5_V_i_channel = alloca i10, align 2"   --->   Operation 44 'alloca' 'dense_data_8_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_data_8_4_V_i_channel = alloca i10, align 2"   --->   Operation 45 'alloca' 'dense_data_8_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_data_8_3_V_i_channel = alloca i10, align 2"   --->   Operation 46 'alloca' 'dense_data_8_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_data_8_2_V_i_channel = alloca i10, align 2"   --->   Operation 47 'alloca' 'dense_data_8_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dense_data_8_1_V_i_channel = alloca i10, align 2"   --->   Operation 48 'alloca' 'dense_data_8_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_data_8_0_V_i_channel = alloca i10, align 2"   --->   Operation 49 'alloca' 'dense_data_8_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dense_data_7_14_V_i_channel = alloca i10, align 2"   --->   Operation 50 'alloca' 'dense_data_7_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dense_data_7_13_V_i_channel = alloca i10, align 2"   --->   Operation 51 'alloca' 'dense_data_7_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dense_data_7_12_V_i_channel = alloca i10, align 2"   --->   Operation 52 'alloca' 'dense_data_7_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dense_data_7_11_V_i_channel = alloca i10, align 2"   --->   Operation 53 'alloca' 'dense_data_7_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dense_data_7_10_V_i_channel = alloca i10, align 2"   --->   Operation 54 'alloca' 'dense_data_7_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dense_data_7_9_V_i_channel = alloca i10, align 2"   --->   Operation 55 'alloca' 'dense_data_7_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dense_data_7_8_V_i_channel = alloca i10, align 2"   --->   Operation 56 'alloca' 'dense_data_7_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dense_data_7_7_V_i_channel = alloca i10, align 2"   --->   Operation 57 'alloca' 'dense_data_7_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dense_data_7_6_V_i_channel = alloca i10, align 2"   --->   Operation 58 'alloca' 'dense_data_7_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dense_data_7_5_V_i_channel = alloca i10, align 2"   --->   Operation 59 'alloca' 'dense_data_7_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dense_data_7_4_V_i_channel = alloca i10, align 2"   --->   Operation 60 'alloca' 'dense_data_7_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dense_data_7_3_V_i_channel = alloca i10, align 2"   --->   Operation 61 'alloca' 'dense_data_7_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dense_data_7_2_V_i_channel = alloca i10, align 2"   --->   Operation 62 'alloca' 'dense_data_7_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dense_data_7_1_V_i_channel = alloca i10, align 2"   --->   Operation 63 'alloca' 'dense_data_7_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dense_data_7_0_V_i_channel = alloca i10, align 2"   --->   Operation 64 'alloca' 'dense_data_7_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%dense_data_6_14_V_i_channel = alloca i10, align 2"   --->   Operation 65 'alloca' 'dense_data_6_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dense_data_6_13_V_i_channel = alloca i10, align 2"   --->   Operation 66 'alloca' 'dense_data_6_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dense_data_6_12_V_i_channel = alloca i10, align 2"   --->   Operation 67 'alloca' 'dense_data_6_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dense_data_6_11_V_i_channel = alloca i10, align 2"   --->   Operation 68 'alloca' 'dense_data_6_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dense_data_6_10_V_i_channel = alloca i10, align 2"   --->   Operation 69 'alloca' 'dense_data_6_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dense_data_6_9_V_i_channel = alloca i10, align 2"   --->   Operation 70 'alloca' 'dense_data_6_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dense_data_6_8_V_i_channel = alloca i10, align 2"   --->   Operation 71 'alloca' 'dense_data_6_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%dense_data_6_7_V_i_channel = alloca i10, align 2"   --->   Operation 72 'alloca' 'dense_data_6_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%dense_data_6_6_V_i_channel = alloca i10, align 2"   --->   Operation 73 'alloca' 'dense_data_6_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dense_data_6_5_V_i_channel = alloca i10, align 2"   --->   Operation 74 'alloca' 'dense_data_6_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dense_data_6_4_V_i_channel = alloca i10, align 2"   --->   Operation 75 'alloca' 'dense_data_6_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%dense_data_6_3_V_i_channel = alloca i10, align 2"   --->   Operation 76 'alloca' 'dense_data_6_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dense_data_6_2_V_i_channel = alloca i10, align 2"   --->   Operation 77 'alloca' 'dense_data_6_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dense_data_6_1_V_i_channel = alloca i10, align 2"   --->   Operation 78 'alloca' 'dense_data_6_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dense_data_6_0_V_i_channel = alloca i10, align 2"   --->   Operation 79 'alloca' 'dense_data_6_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dense_data_5_14_V_i_channel = alloca i10, align 2"   --->   Operation 80 'alloca' 'dense_data_5_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dense_data_5_13_V_i_channel = alloca i10, align 2"   --->   Operation 81 'alloca' 'dense_data_5_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%dense_data_5_12_V_i_channel = alloca i10, align 2"   --->   Operation 82 'alloca' 'dense_data_5_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dense_data_5_11_V_i_channel = alloca i10, align 2"   --->   Operation 83 'alloca' 'dense_data_5_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dense_data_5_10_V_i_channel = alloca i10, align 2"   --->   Operation 84 'alloca' 'dense_data_5_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dense_data_5_9_V_i_channel = alloca i10, align 2"   --->   Operation 85 'alloca' 'dense_data_5_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dense_data_5_8_V_i_channel = alloca i10, align 2"   --->   Operation 86 'alloca' 'dense_data_5_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dense_data_5_7_V_i_channel = alloca i10, align 2"   --->   Operation 87 'alloca' 'dense_data_5_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dense_data_5_6_V_i_channel = alloca i10, align 2"   --->   Operation 88 'alloca' 'dense_data_5_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dense_data_5_5_V_i_channel = alloca i10, align 2"   --->   Operation 89 'alloca' 'dense_data_5_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%dense_data_5_4_V_i_channel = alloca i10, align 2"   --->   Operation 90 'alloca' 'dense_data_5_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dense_data_5_3_V_i_channel = alloca i10, align 2"   --->   Operation 91 'alloca' 'dense_data_5_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%dense_data_5_2_V_i_channel = alloca i10, align 2"   --->   Operation 92 'alloca' 'dense_data_5_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%dense_data_5_1_V_i_channel = alloca i10, align 2"   --->   Operation 93 'alloca' 'dense_data_5_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dense_data_5_0_V_i_channel = alloca i10, align 2"   --->   Operation 94 'alloca' 'dense_data_5_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dense_data_4_14_V_i_channel = alloca i10, align 2"   --->   Operation 95 'alloca' 'dense_data_4_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dense_data_4_13_V_i_channel = alloca i10, align 2"   --->   Operation 96 'alloca' 'dense_data_4_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dense_data_4_12_V_i_channel = alloca i10, align 2"   --->   Operation 97 'alloca' 'dense_data_4_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%dense_data_4_11_V_i_channel = alloca i10, align 2"   --->   Operation 98 'alloca' 'dense_data_4_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%dense_data_4_10_V_i_channel = alloca i10, align 2"   --->   Operation 99 'alloca' 'dense_data_4_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%dense_data_4_9_V_i_channel = alloca i10, align 2"   --->   Operation 100 'alloca' 'dense_data_4_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%dense_data_4_8_V_i_channel = alloca i10, align 2"   --->   Operation 101 'alloca' 'dense_data_4_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%dense_data_4_7_V_i_channel = alloca i10, align 2"   --->   Operation 102 'alloca' 'dense_data_4_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dense_data_4_6_V_i_channel = alloca i10, align 2"   --->   Operation 103 'alloca' 'dense_data_4_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%dense_data_4_5_V_i_channel = alloca i10, align 2"   --->   Operation 104 'alloca' 'dense_data_4_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%dense_data_4_4_V_i_channel = alloca i10, align 2"   --->   Operation 105 'alloca' 'dense_data_4_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%dense_data_4_3_V_i_channel = alloca i10, align 2"   --->   Operation 106 'alloca' 'dense_data_4_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dense_data_4_2_V_i_channel = alloca i10, align 2"   --->   Operation 107 'alloca' 'dense_data_4_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%dense_data_4_1_V_i_channel = alloca i10, align 2"   --->   Operation 108 'alloca' 'dense_data_4_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dense_data_4_0_V_i_channel = alloca i10, align 2"   --->   Operation 109 'alloca' 'dense_data_4_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%dense_data_3_14_V_i_channel = alloca i10, align 2"   --->   Operation 110 'alloca' 'dense_data_3_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%dense_data_3_13_V_i_channel = alloca i10, align 2"   --->   Operation 111 'alloca' 'dense_data_3_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%dense_data_3_12_V_i_channel = alloca i10, align 2"   --->   Operation 112 'alloca' 'dense_data_3_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dense_data_3_11_V_i_channel = alloca i10, align 2"   --->   Operation 113 'alloca' 'dense_data_3_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%dense_data_3_10_V_i_channel = alloca i10, align 2"   --->   Operation 114 'alloca' 'dense_data_3_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%dense_data_3_9_V_i_channel = alloca i10, align 2"   --->   Operation 115 'alloca' 'dense_data_3_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%dense_data_3_8_V_i_channel = alloca i10, align 2"   --->   Operation 116 'alloca' 'dense_data_3_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%dense_data_3_7_V_i_channel = alloca i10, align 2"   --->   Operation 117 'alloca' 'dense_data_3_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%dense_data_3_6_V_i_channel = alloca i10, align 2"   --->   Operation 118 'alloca' 'dense_data_3_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%dense_data_3_5_V_i_channel = alloca i10, align 2"   --->   Operation 119 'alloca' 'dense_data_3_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%dense_data_3_4_V_i_channel = alloca i10, align 2"   --->   Operation 120 'alloca' 'dense_data_3_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%dense_data_3_3_V_i_channel = alloca i10, align 2"   --->   Operation 121 'alloca' 'dense_data_3_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%dense_data_3_2_V_i_channel = alloca i10, align 2"   --->   Operation 122 'alloca' 'dense_data_3_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%dense_data_3_1_V_i_channel = alloca i10, align 2"   --->   Operation 123 'alloca' 'dense_data_3_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%dense_data_3_0_V_i_channel = alloca i10, align 2"   --->   Operation 124 'alloca' 'dense_data_3_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%dense_data_2_14_V_i_channel = alloca i10, align 2"   --->   Operation 125 'alloca' 'dense_data_2_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%dense_data_2_13_V_i_channel = alloca i10, align 2"   --->   Operation 126 'alloca' 'dense_data_2_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%dense_data_2_12_V_i_channel = alloca i10, align 2"   --->   Operation 127 'alloca' 'dense_data_2_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%dense_data_2_11_V_i_channel = alloca i10, align 2"   --->   Operation 128 'alloca' 'dense_data_2_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%dense_data_2_10_V_i_channel = alloca i10, align 2"   --->   Operation 129 'alloca' 'dense_data_2_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%dense_data_2_9_V_i_channel = alloca i10, align 2"   --->   Operation 130 'alloca' 'dense_data_2_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%dense_data_2_8_V_i_channel = alloca i10, align 2"   --->   Operation 131 'alloca' 'dense_data_2_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%dense_data_2_7_V_i_channel = alloca i10, align 2"   --->   Operation 132 'alloca' 'dense_data_2_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%dense_data_2_6_V_i_channel = alloca i10, align 2"   --->   Operation 133 'alloca' 'dense_data_2_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%dense_data_2_5_V_i_channel = alloca i10, align 2"   --->   Operation 134 'alloca' 'dense_data_2_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%dense_data_2_4_V_i_channel = alloca i10, align 2"   --->   Operation 135 'alloca' 'dense_data_2_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dense_data_2_3_V_i_channel = alloca i10, align 2"   --->   Operation 136 'alloca' 'dense_data_2_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%dense_data_2_2_V_i_channel = alloca i10, align 2"   --->   Operation 137 'alloca' 'dense_data_2_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%dense_data_2_1_V_i_channel = alloca i10, align 2"   --->   Operation 138 'alloca' 'dense_data_2_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%dense_data_2_0_V_i_channel = alloca i10, align 2"   --->   Operation 139 'alloca' 'dense_data_2_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%dense_data_1_14_V_i_channel = alloca i10, align 2"   --->   Operation 140 'alloca' 'dense_data_1_14_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%dense_data_1_13_V_i_channel = alloca i10, align 2"   --->   Operation 141 'alloca' 'dense_data_1_13_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%dense_data_1_12_V_i_channel = alloca i10, align 2"   --->   Operation 142 'alloca' 'dense_data_1_12_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%dense_data_1_11_V_i_channel = alloca i10, align 2"   --->   Operation 143 'alloca' 'dense_data_1_11_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%dense_data_1_10_V_i_channel = alloca i10, align 2"   --->   Operation 144 'alloca' 'dense_data_1_10_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%dense_data_1_9_V_i_channel = alloca i10, align 2"   --->   Operation 145 'alloca' 'dense_data_1_9_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%dense_data_1_8_V_i_channel = alloca i10, align 2"   --->   Operation 146 'alloca' 'dense_data_1_8_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%dense_data_1_7_V_i_channel = alloca i10, align 2"   --->   Operation 147 'alloca' 'dense_data_1_7_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%dense_data_1_6_V_i_channel = alloca i10, align 2"   --->   Operation 148 'alloca' 'dense_data_1_6_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%dense_data_1_5_V_i_channel = alloca i10, align 2"   --->   Operation 149 'alloca' 'dense_data_1_5_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%dense_data_1_4_V_i_channel = alloca i10, align 2"   --->   Operation 150 'alloca' 'dense_data_1_4_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%dense_data_1_3_V_i_channel = alloca i10, align 2"   --->   Operation 151 'alloca' 'dense_data_1_3_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%dense_data_1_2_V_i_channel = alloca i10, align 2"   --->   Operation 152 'alloca' 'dense_data_1_2_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%dense_data_1_1_V_i_channel = alloca i10, align 2"   --->   Operation 153 'alloca' 'dense_data_1_1_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%dense_data_1_0_V_i_channel = alloca i10, align 2"   --->   Operation 154 'alloca' 'dense_data_1_0_V_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call fastcc void @conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i10* %dense_data_1_0_V_i_channel, i10* %dense_data_1_1_V_i_channel, i10* %dense_data_1_2_V_i_channel, i10* %dense_data_1_3_V_i_channel, i10* %dense_data_1_4_V_i_channel, i10* %dense_data_1_5_V_i_channel, i10* %dense_data_1_6_V_i_channel, i10* %dense_data_1_7_V_i_channel, i10* %dense_data_1_8_V_i_channel, i10* %dense_data_1_9_V_i_channel, i10* %dense_data_1_10_V_i_channel, i10* %dense_data_1_11_V_i_channel, i10* %dense_data_1_12_V_i_channel, i10* %dense_data_1_13_V_i_channel, i10* %dense_data_1_14_V_i_channel, i10* %dense_data_2_0_V_i_channel, i10* %dense_data_2_1_V_i_channel, i10* %dense_data_2_2_V_i_channel, i10* %dense_data_2_3_V_i_channel, i10* %dense_data_2_4_V_i_channel, i10* %dense_data_2_5_V_i_channel, i10* %dense_data_2_6_V_i_channel, i10* %dense_data_2_7_V_i_channel, i10* %dense_data_2_8_V_i_channel, i10* %dense_data_2_9_V_i_channel, i10* %dense_data_2_10_V_i_channel, i10* %dense_data_2_11_V_i_channel, i10* %dense_data_2_12_V_i_channel, i10* %dense_data_2_13_V_i_channel, i10* %dense_data_2_14_V_i_channel, i10* %dense_data_3_0_V_i_channel, i10* %dense_data_3_1_V_i_channel, i10* %dense_data_3_2_V_i_channel, i10* %dense_data_3_3_V_i_channel, i10* %dense_data_3_4_V_i_channel, i10* %dense_data_3_5_V_i_channel, i10* %dense_data_3_6_V_i_channel, i10* %dense_data_3_7_V_i_channel, i10* %dense_data_3_8_V_i_channel, i10* %dense_data_3_9_V_i_channel, i10* %dense_data_3_10_V_i_channel, i10* %dense_data_3_11_V_i_channel, i10* %dense_data_3_12_V_i_channel, i10* %dense_data_3_13_V_i_channel, i10* %dense_data_3_14_V_i_channel, i10* %dense_data_4_0_V_i_channel, i10* %dense_data_4_1_V_i_channel, i10* %dense_data_4_2_V_i_channel, i10* %dense_data_4_3_V_i_channel, i10* %dense_data_4_4_V_i_channel, i10* %dense_data_4_5_V_i_channel, i10* %dense_data_4_6_V_i_channel, i10* %dense_data_4_7_V_i_channel, i10* %dense_data_4_8_V_i_channel, i10* %dense_data_4_9_V_i_channel, i10* %dense_data_4_10_V_i_channel, i10* %dense_data_4_11_V_i_channel, i10* %dense_data_4_12_V_i_channel, i10* %dense_data_4_13_V_i_channel, i10* %dense_data_4_14_V_i_channel, i10* %dense_data_5_0_V_i_channel, i10* %dense_data_5_1_V_i_channel, i10* %dense_data_5_2_V_i_channel, i10* %dense_data_5_3_V_i_channel, i10* %dense_data_5_4_V_i_channel, i10* %dense_data_5_5_V_i_channel, i10* %dense_data_5_6_V_i_channel, i10* %dense_data_5_7_V_i_channel, i10* %dense_data_5_8_V_i_channel, i10* %dense_data_5_9_V_i_channel, i10* %dense_data_5_10_V_i_channel, i10* %dense_data_5_11_V_i_channel, i10* %dense_data_5_12_V_i_channel, i10* %dense_data_5_13_V_i_channel, i10* %dense_data_5_14_V_i_channel, i10* %dense_data_6_0_V_i_channel, i10* %dense_data_6_1_V_i_channel, i10* %dense_data_6_2_V_i_channel, i10* %dense_data_6_3_V_i_channel, i10* %dense_data_6_4_V_i_channel, i10* %dense_data_6_5_V_i_channel, i10* %dense_data_6_6_V_i_channel, i10* %dense_data_6_7_V_i_channel, i10* %dense_data_6_8_V_i_channel, i10* %dense_data_6_9_V_i_channel, i10* %dense_data_6_10_V_i_channel, i10* %dense_data_6_11_V_i_channel, i10* %dense_data_6_12_V_i_channel, i10* %dense_data_6_13_V_i_channel, i10* %dense_data_6_14_V_i_channel, i10* %dense_data_7_0_V_i_channel, i10* %dense_data_7_1_V_i_channel, i10* %dense_data_7_2_V_i_channel, i10* %dense_data_7_3_V_i_channel, i10* %dense_data_7_4_V_i_channel, i10* %dense_data_7_5_V_i_channel, i10* %dense_data_7_6_V_i_channel, i10* %dense_data_7_7_V_i_channel, i10* %dense_data_7_8_V_i_channel, i10* %dense_data_7_9_V_i_channel, i10* %dense_data_7_10_V_i_channel, i10* %dense_data_7_11_V_i_channel, i10* %dense_data_7_12_V_i_channel, i10* %dense_data_7_13_V_i_channel, i10* %dense_data_7_14_V_i_channel, i10* %dense_data_8_0_V_i_channel, i10* %dense_data_8_1_V_i_channel, i10* %dense_data_8_2_V_i_channel, i10* %dense_data_8_3_V_i_channel, i10* %dense_data_8_4_V_i_channel, i10* %dense_data_8_5_V_i_channel, i10* %dense_data_8_6_V_i_channel, i10* %dense_data_8_7_V_i_channel, i10* %dense_data_8_8_V_i_channel, i10* %dense_data_8_9_V_i_channel, i10* %dense_data_8_10_V_i_channel, i10* %dense_data_8_11_V_i_channel, i10* %dense_data_8_12_V_i_channel, i10* %dense_data_8_13_V_i_channel, i10* %dense_data_8_14_V_i_channel, i10* %dense_data_9_0_V_i_channel, i10* %dense_data_9_1_V_i_channel, i10* %dense_data_9_2_V_i_channel, i10* %dense_data_9_3_V_i_channel, i10* %dense_data_9_4_V_i_channel, i10* %dense_data_9_5_V_i_channel, i10* %dense_data_9_6_V_i_channel, i10* %dense_data_9_7_V_i_channel, i10* %dense_data_9_8_V_i_channel, i10* %dense_data_9_9_V_i_channel, i10* %dense_data_9_10_V_i_channel, i10* %dense_data_9_11_V_i_channel, i10* %dense_data_9_12_V_i_channel, i10* %dense_data_9_13_V_i_channel, i10* %dense_data_9_14_V_i_channel, i10* %dense_data_10_0_V_i_channel, i10* %dense_data_10_1_V_i_channel, i10* %dense_data_10_2_V_i_channel, i10* %dense_data_10_3_V_i_channel, i10* %dense_data_10_4_V_i_channel, i10* %dense_data_10_5_V_i_channel, i10* %dense_data_10_6_V_i_channel, i10* %dense_data_10_7_V_i_channel, i10* %dense_data_10_8_V_i_channel, i10* %dense_data_10_9_V_i_channel, i10* %dense_data_10_10_V_i_channel, i10* %dense_data_10_11_V_i_channel, i10* %dense_data_10_12_V_i_channel, i10* %dense_data_10_13_V_i_channel, i10* %dense_data_10_14_V_i_channel, i1500* %data_V)"   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (0.00ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..8(i10* %dense_data_1_0_V_i_channel, i10* %dense_data_1_1_V_i_channel, i10* %dense_data_1_2_V_i_channel, i10* %dense_data_1_3_V_i_channel, i10* %dense_data_1_4_V_i_channel, i10* %dense_data_1_5_V_i_channel, i10* %dense_data_1_6_V_i_channel, i10* %dense_data_1_7_V_i_channel, i10* %dense_data_1_8_V_i_channel, i10* %dense_data_1_9_V_i_channel, i10* %dense_data_1_10_V_i_channel, i10* %dense_data_1_11_V_i_channel, i10* %dense_data_1_12_V_i_channel, i10* %dense_data_1_13_V_i_channel, i10* %dense_data_1_14_V_i_channel)"   --->   Operation 156 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 157 [2/2] (0.00ns)   --->   "%call_ret2 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..7(i10* %dense_data_2_0_V_i_channel, i10* %dense_data_2_1_V_i_channel, i10* %dense_data_2_2_V_i_channel, i10* %dense_data_2_3_V_i_channel, i10* %dense_data_2_4_V_i_channel, i10* %dense_data_2_5_V_i_channel, i10* %dense_data_2_6_V_i_channel, i10* %dense_data_2_7_V_i_channel, i10* %dense_data_2_8_V_i_channel, i10* %dense_data_2_9_V_i_channel, i10* %dense_data_2_10_V_i_channel, i10* %dense_data_2_11_V_i_channel, i10* %dense_data_2_12_V_i_channel, i10* %dense_data_2_13_V_i_channel, i10* %dense_data_2_14_V_i_channel)"   --->   Operation 157 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 158 [2/2] (0.00ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..6(i10* %dense_data_3_0_V_i_channel, i10* %dense_data_3_1_V_i_channel, i10* %dense_data_3_2_V_i_channel, i10* %dense_data_3_3_V_i_channel, i10* %dense_data_3_4_V_i_channel, i10* %dense_data_3_5_V_i_channel, i10* %dense_data_3_6_V_i_channel, i10* %dense_data_3_7_V_i_channel, i10* %dense_data_3_8_V_i_channel, i10* %dense_data_3_9_V_i_channel, i10* %dense_data_3_10_V_i_channel, i10* %dense_data_3_11_V_i_channel, i10* %dense_data_3_12_V_i_channel, i10* %dense_data_3_13_V_i_channel, i10* %dense_data_3_14_V_i_channel)"   --->   Operation 158 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 159 [2/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5(i10* %dense_data_4_0_V_i_channel, i10* %dense_data_4_1_V_i_channel, i10* %dense_data_4_2_V_i_channel, i10* %dense_data_4_3_V_i_channel, i10* %dense_data_4_4_V_i_channel, i10* %dense_data_4_5_V_i_channel, i10* %dense_data_4_6_V_i_channel, i10* %dense_data_4_7_V_i_channel, i10* %dense_data_4_8_V_i_channel, i10* %dense_data_4_9_V_i_channel, i10* %dense_data_4_10_V_i_channel, i10* %dense_data_4_11_V_i_channel, i10* %dense_data_4_12_V_i_channel, i10* %dense_data_4_13_V_i_channel, i10* %dense_data_4_14_V_i_channel)"   --->   Operation 159 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 160 [2/2] (0.00ns)   --->   "%call_ret5 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..4(i10* %dense_data_5_0_V_i_channel, i10* %dense_data_5_1_V_i_channel, i10* %dense_data_5_2_V_i_channel, i10* %dense_data_5_3_V_i_channel, i10* %dense_data_5_4_V_i_channel, i10* %dense_data_5_5_V_i_channel, i10* %dense_data_5_6_V_i_channel, i10* %dense_data_5_7_V_i_channel, i10* %dense_data_5_8_V_i_channel, i10* %dense_data_5_9_V_i_channel, i10* %dense_data_5_10_V_i_channel, i10* %dense_data_5_11_V_i_channel, i10* %dense_data_5_12_V_i_channel, i10* %dense_data_5_13_V_i_channel, i10* %dense_data_5_14_V_i_channel)"   --->   Operation 160 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 161 [2/2] (0.00ns)   --->   "%call_ret6 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..3(i10* %dense_data_6_0_V_i_channel, i10* %dense_data_6_1_V_i_channel, i10* %dense_data_6_2_V_i_channel, i10* %dense_data_6_3_V_i_channel, i10* %dense_data_6_4_V_i_channel, i10* %dense_data_6_5_V_i_channel, i10* %dense_data_6_6_V_i_channel, i10* %dense_data_6_7_V_i_channel, i10* %dense_data_6_8_V_i_channel, i10* %dense_data_6_9_V_i_channel, i10* %dense_data_6_10_V_i_channel, i10* %dense_data_6_11_V_i_channel, i10* %dense_data_6_12_V_i_channel, i10* %dense_data_6_13_V_i_channel, i10* %dense_data_6_14_V_i_channel)"   --->   Operation 161 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 162 [2/2] (0.00ns)   --->   "%call_ret7 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..2(i10* %dense_data_7_0_V_i_channel, i10* %dense_data_7_1_V_i_channel, i10* %dense_data_7_2_V_i_channel, i10* %dense_data_7_3_V_i_channel, i10* %dense_data_7_4_V_i_channel, i10* %dense_data_7_5_V_i_channel, i10* %dense_data_7_6_V_i_channel, i10* %dense_data_7_7_V_i_channel, i10* %dense_data_7_8_V_i_channel, i10* %dense_data_7_9_V_i_channel, i10* %dense_data_7_10_V_i_channel, i10* %dense_data_7_11_V_i_channel, i10* %dense_data_7_12_V_i_channel, i10* %dense_data_7_13_V_i_channel, i10* %dense_data_7_14_V_i_channel)"   --->   Operation 162 'call' 'call_ret7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 163 [2/2] (0.00ns)   --->   "%call_ret8 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..1(i10* %dense_data_8_0_V_i_channel, i10* %dense_data_8_1_V_i_channel, i10* %dense_data_8_2_V_i_channel, i10* %dense_data_8_3_V_i_channel, i10* %dense_data_8_4_V_i_channel, i10* %dense_data_8_5_V_i_channel, i10* %dense_data_8_6_V_i_channel, i10* %dense_data_8_7_V_i_channel, i10* %dense_data_8_8_V_i_channel, i10* %dense_data_8_9_V_i_channel, i10* %dense_data_8_10_V_i_channel, i10* %dense_data_8_11_V_i_channel, i10* %dense_data_8_12_V_i_channel, i10* %dense_data_8_13_V_i_channel, i10* %dense_data_8_14_V_i_channel)"   --->   Operation 163 'call' 'call_ret8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 164 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.(i10* %dense_data_9_0_V_i_channel, i10* %dense_data_9_1_V_i_channel, i10* %dense_data_9_2_V_i_channel, i10* %dense_data_9_3_V_i_channel, i10* %dense_data_9_4_V_i_channel, i10* %dense_data_9_5_V_i_channel, i10* %dense_data_9_6_V_i_channel, i10* %dense_data_9_7_V_i_channel, i10* %dense_data_9_8_V_i_channel, i10* %dense_data_9_9_V_i_channel, i10* %dense_data_9_10_V_i_channel, i10* %dense_data_9_11_V_i_channel, i10* %dense_data_9_12_V_i_channel, i10* %dense_data_9_13_V_i_channel, i10* %dense_data_9_14_V_i_channel)"   --->   Operation 164 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 165 [2/2] (0.00ns)   --->   "%call_ret9 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..9(i10* %dense_data_10_0_V_i_channel, i10* %dense_data_10_1_V_i_channel, i10* %dense_data_10_2_V_i_channel, i10* %dense_data_10_3_V_i_channel, i10* %dense_data_10_4_V_i_channel, i10* %dense_data_10_5_V_i_channel, i10* %dense_data_10_6_V_i_channel, i10* %dense_data_10_7_V_i_channel, i10* %dense_data_10_8_V_i_channel, i10* %dense_data_10_9_V_i_channel, i10* %dense_data_10_10_V_i_channel, i10* %dense_data_10_11_V_i_channel, i10* %dense_data_10_12_V_i_channel, i10* %dense_data_10_13_V_i_channel, i10* %dense_data_10_14_V_i_channel)"   --->   Operation 165 'call' 'call_ret9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 166 [1/2] (0.60ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..8(i10* %dense_data_1_0_V_i_channel, i10* %dense_data_1_1_V_i_channel, i10* %dense_data_1_2_V_i_channel, i10* %dense_data_1_3_V_i_channel, i10* %dense_data_1_4_V_i_channel, i10* %dense_data_1_5_V_i_channel, i10* %dense_data_1_6_V_i_channel, i10* %dense_data_1_7_V_i_channel, i10* %dense_data_1_8_V_i_channel, i10* %dense_data_1_9_V_i_channel, i10* %dense_data_1_10_V_i_channel, i10* %dense_data_1_11_V_i_channel, i10* %dense_data_1_12_V_i_channel, i10* %dense_data_1_13_V_i_channel, i10* %dense_data_1_14_V_i_channel)"   --->   Operation 166 'call' 'call_ret1' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%dense_res_1_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0"   --->   Operation 167 'extractvalue' 'dense_res_1_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%dense_res_1_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1"   --->   Operation 168 'extractvalue' 'dense_res_1_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%dense_res_1_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2"   --->   Operation 169 'extractvalue' 'dense_res_1_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%dense_res_1_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3"   --->   Operation 170 'extractvalue' 'dense_res_1_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%dense_res_1_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4"   --->   Operation 171 'extractvalue' 'dense_res_1_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%dense_res_1_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5"   --->   Operation 172 'extractvalue' 'dense_res_1_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%dense_res_1_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6"   --->   Operation 173 'extractvalue' 'dense_res_1_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%dense_res_1_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7"   --->   Operation 174 'extractvalue' 'dense_res_1_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%dense_res_1_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8"   --->   Operation 175 'extractvalue' 'dense_res_1_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%dense_res_1_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 9"   --->   Operation 176 'extractvalue' 'dense_res_1_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%dense_res_1_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 10"   --->   Operation 177 'extractvalue' 'dense_res_1_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%dense_res_1_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 11"   --->   Operation 178 'extractvalue' 'dense_res_1_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%dense_res_1_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 12"   --->   Operation 179 'extractvalue' 'dense_res_1_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%dense_res_1_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 13"   --->   Operation 180 'extractvalue' 'dense_res_1_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%dense_res_1_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 14"   --->   Operation 181 'extractvalue' 'dense_res_1_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%dense_res_1_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 15"   --->   Operation 182 'extractvalue' 'dense_res_1_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%dense_res_1_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 16"   --->   Operation 183 'extractvalue' 'dense_res_1_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%dense_res_1_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 17"   --->   Operation 184 'extractvalue' 'dense_res_1_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%dense_res_1_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 18"   --->   Operation 185 'extractvalue' 'dense_res_1_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%dense_res_1_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 19"   --->   Operation 186 'extractvalue' 'dense_res_1_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 187 [1/2] (0.60ns)   --->   "%call_ret2 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..7(i10* %dense_data_2_0_V_i_channel, i10* %dense_data_2_1_V_i_channel, i10* %dense_data_2_2_V_i_channel, i10* %dense_data_2_3_V_i_channel, i10* %dense_data_2_4_V_i_channel, i10* %dense_data_2_5_V_i_channel, i10* %dense_data_2_6_V_i_channel, i10* %dense_data_2_7_V_i_channel, i10* %dense_data_2_8_V_i_channel, i10* %dense_data_2_9_V_i_channel, i10* %dense_data_2_10_V_i_channel, i10* %dense_data_2_11_V_i_channel, i10* %dense_data_2_12_V_i_channel, i10* %dense_data_2_13_V_i_channel, i10* %dense_data_2_14_V_i_channel)"   --->   Operation 187 'call' 'call_ret2' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%dense_res_2_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 0"   --->   Operation 188 'extractvalue' 'dense_res_2_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%dense_res_2_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 1"   --->   Operation 189 'extractvalue' 'dense_res_2_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%dense_res_2_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 2"   --->   Operation 190 'extractvalue' 'dense_res_2_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%dense_res_2_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 3"   --->   Operation 191 'extractvalue' 'dense_res_2_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%dense_res_2_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 4"   --->   Operation 192 'extractvalue' 'dense_res_2_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%dense_res_2_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 5"   --->   Operation 193 'extractvalue' 'dense_res_2_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%dense_res_2_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 6"   --->   Operation 194 'extractvalue' 'dense_res_2_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%dense_res_2_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 7"   --->   Operation 195 'extractvalue' 'dense_res_2_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%dense_res_2_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 8"   --->   Operation 196 'extractvalue' 'dense_res_2_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%dense_res_2_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 9"   --->   Operation 197 'extractvalue' 'dense_res_2_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%dense_res_2_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 10"   --->   Operation 198 'extractvalue' 'dense_res_2_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%dense_res_2_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 11"   --->   Operation 199 'extractvalue' 'dense_res_2_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%dense_res_2_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 12"   --->   Operation 200 'extractvalue' 'dense_res_2_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%dense_res_2_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 13"   --->   Operation 201 'extractvalue' 'dense_res_2_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%dense_res_2_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 14"   --->   Operation 202 'extractvalue' 'dense_res_2_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%dense_res_2_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 15"   --->   Operation 203 'extractvalue' 'dense_res_2_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%dense_res_2_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 16"   --->   Operation 204 'extractvalue' 'dense_res_2_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%dense_res_2_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 17"   --->   Operation 205 'extractvalue' 'dense_res_2_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%dense_res_2_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 18"   --->   Operation 206 'extractvalue' 'dense_res_2_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%dense_res_2_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 19"   --->   Operation 207 'extractvalue' 'dense_res_2_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 208 [1/2] (0.60ns)   --->   "%call_ret3 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..6(i10* %dense_data_3_0_V_i_channel, i10* %dense_data_3_1_V_i_channel, i10* %dense_data_3_2_V_i_channel, i10* %dense_data_3_3_V_i_channel, i10* %dense_data_3_4_V_i_channel, i10* %dense_data_3_5_V_i_channel, i10* %dense_data_3_6_V_i_channel, i10* %dense_data_3_7_V_i_channel, i10* %dense_data_3_8_V_i_channel, i10* %dense_data_3_9_V_i_channel, i10* %dense_data_3_10_V_i_channel, i10* %dense_data_3_11_V_i_channel, i10* %dense_data_3_12_V_i_channel, i10* %dense_data_3_13_V_i_channel, i10* %dense_data_3_14_V_i_channel)"   --->   Operation 208 'call' 'call_ret3' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%dense_res_3_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 0"   --->   Operation 209 'extractvalue' 'dense_res_3_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%dense_res_3_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 1"   --->   Operation 210 'extractvalue' 'dense_res_3_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%dense_res_3_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 2"   --->   Operation 211 'extractvalue' 'dense_res_3_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%dense_res_3_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 3"   --->   Operation 212 'extractvalue' 'dense_res_3_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%dense_res_3_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 4"   --->   Operation 213 'extractvalue' 'dense_res_3_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%dense_res_3_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 5"   --->   Operation 214 'extractvalue' 'dense_res_3_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%dense_res_3_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 6"   --->   Operation 215 'extractvalue' 'dense_res_3_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%dense_res_3_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 7"   --->   Operation 216 'extractvalue' 'dense_res_3_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%dense_res_3_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 8"   --->   Operation 217 'extractvalue' 'dense_res_3_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%dense_res_3_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 9"   --->   Operation 218 'extractvalue' 'dense_res_3_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%dense_res_3_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 10"   --->   Operation 219 'extractvalue' 'dense_res_3_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%dense_res_3_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 11"   --->   Operation 220 'extractvalue' 'dense_res_3_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%dense_res_3_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 12"   --->   Operation 221 'extractvalue' 'dense_res_3_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%dense_res_3_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 13"   --->   Operation 222 'extractvalue' 'dense_res_3_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%dense_res_3_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 14"   --->   Operation 223 'extractvalue' 'dense_res_3_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%dense_res_3_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 15"   --->   Operation 224 'extractvalue' 'dense_res_3_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%dense_res_3_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 16"   --->   Operation 225 'extractvalue' 'dense_res_3_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%dense_res_3_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 17"   --->   Operation 226 'extractvalue' 'dense_res_3_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%dense_res_3_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 18"   --->   Operation 227 'extractvalue' 'dense_res_3_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%dense_res_3_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret3, 19"   --->   Operation 228 'extractvalue' 'dense_res_3_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 229 [1/2] (0.60ns)   --->   "%call_ret4 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..5(i10* %dense_data_4_0_V_i_channel, i10* %dense_data_4_1_V_i_channel, i10* %dense_data_4_2_V_i_channel, i10* %dense_data_4_3_V_i_channel, i10* %dense_data_4_4_V_i_channel, i10* %dense_data_4_5_V_i_channel, i10* %dense_data_4_6_V_i_channel, i10* %dense_data_4_7_V_i_channel, i10* %dense_data_4_8_V_i_channel, i10* %dense_data_4_9_V_i_channel, i10* %dense_data_4_10_V_i_channel, i10* %dense_data_4_11_V_i_channel, i10* %dense_data_4_12_V_i_channel, i10* %dense_data_4_13_V_i_channel, i10* %dense_data_4_14_V_i_channel)"   --->   Operation 229 'call' 'call_ret4' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%dense_res_4_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 0"   --->   Operation 230 'extractvalue' 'dense_res_4_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%dense_res_4_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 1"   --->   Operation 231 'extractvalue' 'dense_res_4_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%dense_res_4_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 2"   --->   Operation 232 'extractvalue' 'dense_res_4_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%dense_res_4_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 3"   --->   Operation 233 'extractvalue' 'dense_res_4_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%dense_res_4_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 4"   --->   Operation 234 'extractvalue' 'dense_res_4_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%dense_res_4_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 5"   --->   Operation 235 'extractvalue' 'dense_res_4_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%dense_res_4_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 6"   --->   Operation 236 'extractvalue' 'dense_res_4_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%dense_res_4_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 7"   --->   Operation 237 'extractvalue' 'dense_res_4_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%dense_res_4_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 8"   --->   Operation 238 'extractvalue' 'dense_res_4_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%dense_res_4_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 9"   --->   Operation 239 'extractvalue' 'dense_res_4_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%dense_res_4_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 10"   --->   Operation 240 'extractvalue' 'dense_res_4_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%dense_res_4_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 11"   --->   Operation 241 'extractvalue' 'dense_res_4_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%dense_res_4_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 12"   --->   Operation 242 'extractvalue' 'dense_res_4_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%dense_res_4_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 13"   --->   Operation 243 'extractvalue' 'dense_res_4_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%dense_res_4_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 14"   --->   Operation 244 'extractvalue' 'dense_res_4_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%dense_res_4_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 15"   --->   Operation 245 'extractvalue' 'dense_res_4_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%dense_res_4_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 16"   --->   Operation 246 'extractvalue' 'dense_res_4_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%dense_res_4_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 17"   --->   Operation 247 'extractvalue' 'dense_res_4_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%dense_res_4_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 18"   --->   Operation 248 'extractvalue' 'dense_res_4_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%dense_res_4_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret4, 19"   --->   Operation 249 'extractvalue' 'dense_res_4_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 250 [1/2] (0.60ns)   --->   "%call_ret5 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..4(i10* %dense_data_5_0_V_i_channel, i10* %dense_data_5_1_V_i_channel, i10* %dense_data_5_2_V_i_channel, i10* %dense_data_5_3_V_i_channel, i10* %dense_data_5_4_V_i_channel, i10* %dense_data_5_5_V_i_channel, i10* %dense_data_5_6_V_i_channel, i10* %dense_data_5_7_V_i_channel, i10* %dense_data_5_8_V_i_channel, i10* %dense_data_5_9_V_i_channel, i10* %dense_data_5_10_V_i_channel, i10* %dense_data_5_11_V_i_channel, i10* %dense_data_5_12_V_i_channel, i10* %dense_data_5_13_V_i_channel, i10* %dense_data_5_14_V_i_channel)"   --->   Operation 250 'call' 'call_ret5' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%dense_res_5_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 0"   --->   Operation 251 'extractvalue' 'dense_res_5_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%dense_res_5_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 1"   --->   Operation 252 'extractvalue' 'dense_res_5_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%dense_res_5_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 2"   --->   Operation 253 'extractvalue' 'dense_res_5_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%dense_res_5_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 3"   --->   Operation 254 'extractvalue' 'dense_res_5_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%dense_res_5_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 4"   --->   Operation 255 'extractvalue' 'dense_res_5_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%dense_res_5_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 5"   --->   Operation 256 'extractvalue' 'dense_res_5_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%dense_res_5_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 6"   --->   Operation 257 'extractvalue' 'dense_res_5_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%dense_res_5_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 7"   --->   Operation 258 'extractvalue' 'dense_res_5_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%dense_res_5_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 8"   --->   Operation 259 'extractvalue' 'dense_res_5_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%dense_res_5_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 9"   --->   Operation 260 'extractvalue' 'dense_res_5_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%dense_res_5_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 10"   --->   Operation 261 'extractvalue' 'dense_res_5_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%dense_res_5_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 11"   --->   Operation 262 'extractvalue' 'dense_res_5_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%dense_res_5_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 12"   --->   Operation 263 'extractvalue' 'dense_res_5_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%dense_res_5_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 13"   --->   Operation 264 'extractvalue' 'dense_res_5_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%dense_res_5_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 14"   --->   Operation 265 'extractvalue' 'dense_res_5_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%dense_res_5_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 15"   --->   Operation 266 'extractvalue' 'dense_res_5_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%dense_res_5_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 16"   --->   Operation 267 'extractvalue' 'dense_res_5_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%dense_res_5_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 17"   --->   Operation 268 'extractvalue' 'dense_res_5_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%dense_res_5_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 18"   --->   Operation 269 'extractvalue' 'dense_res_5_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%dense_res_5_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret5, 19"   --->   Operation 270 'extractvalue' 'dense_res_5_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 271 [1/2] (0.60ns)   --->   "%call_ret6 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..3(i10* %dense_data_6_0_V_i_channel, i10* %dense_data_6_1_V_i_channel, i10* %dense_data_6_2_V_i_channel, i10* %dense_data_6_3_V_i_channel, i10* %dense_data_6_4_V_i_channel, i10* %dense_data_6_5_V_i_channel, i10* %dense_data_6_6_V_i_channel, i10* %dense_data_6_7_V_i_channel, i10* %dense_data_6_8_V_i_channel, i10* %dense_data_6_9_V_i_channel, i10* %dense_data_6_10_V_i_channel, i10* %dense_data_6_11_V_i_channel, i10* %dense_data_6_12_V_i_channel, i10* %dense_data_6_13_V_i_channel, i10* %dense_data_6_14_V_i_channel)"   --->   Operation 271 'call' 'call_ret6' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%dense_res_6_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 0"   --->   Operation 272 'extractvalue' 'dense_res_6_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%dense_res_6_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 1"   --->   Operation 273 'extractvalue' 'dense_res_6_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%dense_res_6_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 2"   --->   Operation 274 'extractvalue' 'dense_res_6_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%dense_res_6_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 3"   --->   Operation 275 'extractvalue' 'dense_res_6_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%dense_res_6_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 4"   --->   Operation 276 'extractvalue' 'dense_res_6_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%dense_res_6_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 5"   --->   Operation 277 'extractvalue' 'dense_res_6_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%dense_res_6_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 6"   --->   Operation 278 'extractvalue' 'dense_res_6_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%dense_res_6_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 7"   --->   Operation 279 'extractvalue' 'dense_res_6_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%dense_res_6_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 8"   --->   Operation 280 'extractvalue' 'dense_res_6_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%dense_res_6_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 9"   --->   Operation 281 'extractvalue' 'dense_res_6_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%dense_res_6_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 10"   --->   Operation 282 'extractvalue' 'dense_res_6_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%dense_res_6_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 11"   --->   Operation 283 'extractvalue' 'dense_res_6_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%dense_res_6_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 12"   --->   Operation 284 'extractvalue' 'dense_res_6_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%dense_res_6_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 13"   --->   Operation 285 'extractvalue' 'dense_res_6_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%dense_res_6_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 14"   --->   Operation 286 'extractvalue' 'dense_res_6_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%dense_res_6_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 15"   --->   Operation 287 'extractvalue' 'dense_res_6_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%dense_res_6_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 16"   --->   Operation 288 'extractvalue' 'dense_res_6_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%dense_res_6_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 17"   --->   Operation 289 'extractvalue' 'dense_res_6_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%dense_res_6_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 18"   --->   Operation 290 'extractvalue' 'dense_res_6_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%dense_res_6_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret6, 19"   --->   Operation 291 'extractvalue' 'dense_res_6_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 292 [1/2] (0.60ns)   --->   "%call_ret7 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..2(i10* %dense_data_7_0_V_i_channel, i10* %dense_data_7_1_V_i_channel, i10* %dense_data_7_2_V_i_channel, i10* %dense_data_7_3_V_i_channel, i10* %dense_data_7_4_V_i_channel, i10* %dense_data_7_5_V_i_channel, i10* %dense_data_7_6_V_i_channel, i10* %dense_data_7_7_V_i_channel, i10* %dense_data_7_8_V_i_channel, i10* %dense_data_7_9_V_i_channel, i10* %dense_data_7_10_V_i_channel, i10* %dense_data_7_11_V_i_channel, i10* %dense_data_7_12_V_i_channel, i10* %dense_data_7_13_V_i_channel, i10* %dense_data_7_14_V_i_channel)"   --->   Operation 292 'call' 'call_ret7' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%dense_res_7_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 0"   --->   Operation 293 'extractvalue' 'dense_res_7_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%dense_res_7_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 1"   --->   Operation 294 'extractvalue' 'dense_res_7_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%dense_res_7_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 2"   --->   Operation 295 'extractvalue' 'dense_res_7_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%dense_res_7_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 3"   --->   Operation 296 'extractvalue' 'dense_res_7_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%dense_res_7_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 4"   --->   Operation 297 'extractvalue' 'dense_res_7_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%dense_res_7_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 5"   --->   Operation 298 'extractvalue' 'dense_res_7_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%dense_res_7_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 6"   --->   Operation 299 'extractvalue' 'dense_res_7_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%dense_res_7_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 7"   --->   Operation 300 'extractvalue' 'dense_res_7_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%dense_res_7_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 8"   --->   Operation 301 'extractvalue' 'dense_res_7_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%dense_res_7_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 9"   --->   Operation 302 'extractvalue' 'dense_res_7_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%dense_res_7_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 10"   --->   Operation 303 'extractvalue' 'dense_res_7_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%dense_res_7_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 11"   --->   Operation 304 'extractvalue' 'dense_res_7_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%dense_res_7_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 12"   --->   Operation 305 'extractvalue' 'dense_res_7_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%dense_res_7_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 13"   --->   Operation 306 'extractvalue' 'dense_res_7_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%dense_res_7_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 14"   --->   Operation 307 'extractvalue' 'dense_res_7_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%dense_res_7_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 15"   --->   Operation 308 'extractvalue' 'dense_res_7_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%dense_res_7_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 16"   --->   Operation 309 'extractvalue' 'dense_res_7_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%dense_res_7_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 17"   --->   Operation 310 'extractvalue' 'dense_res_7_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%dense_res_7_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 18"   --->   Operation 311 'extractvalue' 'dense_res_7_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%dense_res_7_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret7, 19"   --->   Operation 312 'extractvalue' 'dense_res_7_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 313 [1/2] (0.60ns)   --->   "%call_ret8 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..1(i10* %dense_data_8_0_V_i_channel, i10* %dense_data_8_1_V_i_channel, i10* %dense_data_8_2_V_i_channel, i10* %dense_data_8_3_V_i_channel, i10* %dense_data_8_4_V_i_channel, i10* %dense_data_8_5_V_i_channel, i10* %dense_data_8_6_V_i_channel, i10* %dense_data_8_7_V_i_channel, i10* %dense_data_8_8_V_i_channel, i10* %dense_data_8_9_V_i_channel, i10* %dense_data_8_10_V_i_channel, i10* %dense_data_8_11_V_i_channel, i10* %dense_data_8_12_V_i_channel, i10* %dense_data_8_13_V_i_channel, i10* %dense_data_8_14_V_i_channel)"   --->   Operation 313 'call' 'call_ret8' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%dense_res_8_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 0"   --->   Operation 314 'extractvalue' 'dense_res_8_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%dense_res_8_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 1"   --->   Operation 315 'extractvalue' 'dense_res_8_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%dense_res_8_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 2"   --->   Operation 316 'extractvalue' 'dense_res_8_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%dense_res_8_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 3"   --->   Operation 317 'extractvalue' 'dense_res_8_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%dense_res_8_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 4"   --->   Operation 318 'extractvalue' 'dense_res_8_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%dense_res_8_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 5"   --->   Operation 319 'extractvalue' 'dense_res_8_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%dense_res_8_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 6"   --->   Operation 320 'extractvalue' 'dense_res_8_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%dense_res_8_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 7"   --->   Operation 321 'extractvalue' 'dense_res_8_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%dense_res_8_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 8"   --->   Operation 322 'extractvalue' 'dense_res_8_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%dense_res_8_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 9"   --->   Operation 323 'extractvalue' 'dense_res_8_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%dense_res_8_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 10"   --->   Operation 324 'extractvalue' 'dense_res_8_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%dense_res_8_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 11"   --->   Operation 325 'extractvalue' 'dense_res_8_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%dense_res_8_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 12"   --->   Operation 326 'extractvalue' 'dense_res_8_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%dense_res_8_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 13"   --->   Operation 327 'extractvalue' 'dense_res_8_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%dense_res_8_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 14"   --->   Operation 328 'extractvalue' 'dense_res_8_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%dense_res_8_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 15"   --->   Operation 329 'extractvalue' 'dense_res_8_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%dense_res_8_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 16"   --->   Operation 330 'extractvalue' 'dense_res_8_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%dense_res_8_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 17"   --->   Operation 331 'extractvalue' 'dense_res_8_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%dense_res_8_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 18"   --->   Operation 332 'extractvalue' 'dense_res_8_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%dense_res_8_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret8, 19"   --->   Operation 333 'extractvalue' 'dense_res_8_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 334 [1/2] (0.60ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.(i10* %dense_data_9_0_V_i_channel, i10* %dense_data_9_1_V_i_channel, i10* %dense_data_9_2_V_i_channel, i10* %dense_data_9_3_V_i_channel, i10* %dense_data_9_4_V_i_channel, i10* %dense_data_9_5_V_i_channel, i10* %dense_data_9_6_V_i_channel, i10* %dense_data_9_7_V_i_channel, i10* %dense_data_9_8_V_i_channel, i10* %dense_data_9_9_V_i_channel, i10* %dense_data_9_10_V_i_channel, i10* %dense_data_9_11_V_i_channel, i10* %dense_data_9_12_V_i_channel, i10* %dense_data_9_13_V_i_channel, i10* %dense_data_9_14_V_i_channel)"   --->   Operation 334 'call' 'call_ret' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%dense_res_9_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0"   --->   Operation 335 'extractvalue' 'dense_res_9_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%dense_res_9_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1"   --->   Operation 336 'extractvalue' 'dense_res_9_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%dense_res_9_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2"   --->   Operation 337 'extractvalue' 'dense_res_9_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%dense_res_9_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3"   --->   Operation 338 'extractvalue' 'dense_res_9_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%dense_res_9_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4"   --->   Operation 339 'extractvalue' 'dense_res_9_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%dense_res_9_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5"   --->   Operation 340 'extractvalue' 'dense_res_9_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%dense_res_9_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6"   --->   Operation 341 'extractvalue' 'dense_res_9_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%dense_res_9_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7"   --->   Operation 342 'extractvalue' 'dense_res_9_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%dense_res_9_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8"   --->   Operation 343 'extractvalue' 'dense_res_9_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%dense_res_9_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9"   --->   Operation 344 'extractvalue' 'dense_res_9_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%dense_res_9_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10"   --->   Operation 345 'extractvalue' 'dense_res_9_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%dense_res_9_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11"   --->   Operation 346 'extractvalue' 'dense_res_9_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%dense_res_9_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12"   --->   Operation 347 'extractvalue' 'dense_res_9_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%dense_res_9_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13"   --->   Operation 348 'extractvalue' 'dense_res_9_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%dense_res_9_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14"   --->   Operation 349 'extractvalue' 'dense_res_9_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%dense_res_9_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15"   --->   Operation 350 'extractvalue' 'dense_res_9_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%dense_res_9_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 16"   --->   Operation 351 'extractvalue' 'dense_res_9_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%dense_res_9_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 17"   --->   Operation 352 'extractvalue' 'dense_res_9_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%dense_res_9_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 18"   --->   Operation 353 'extractvalue' 'dense_res_9_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%dense_res_9_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 19"   --->   Operation 354 'extractvalue' 'dense_res_9_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 355 [1/2] (0.60ns)   --->   "%call_ret9 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..9(i10* %dense_data_10_0_V_i_channel, i10* %dense_data_10_1_V_i_channel, i10* %dense_data_10_2_V_i_channel, i10* %dense_data_10_3_V_i_channel, i10* %dense_data_10_4_V_i_channel, i10* %dense_data_10_5_V_i_channel, i10* %dense_data_10_6_V_i_channel, i10* %dense_data_10_7_V_i_channel, i10* %dense_data_10_8_V_i_channel, i10* %dense_data_10_9_V_i_channel, i10* %dense_data_10_10_V_i_channel, i10* %dense_data_10_11_V_i_channel, i10* %dense_data_10_12_V_i_channel, i10* %dense_data_10_13_V_i_channel, i10* %dense_data_10_14_V_i_channel)"   --->   Operation 355 'call' 'call_ret9' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%dense_res_10_0_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 0"   --->   Operation 356 'extractvalue' 'dense_res_10_0_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%dense_res_10_1_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 1"   --->   Operation 357 'extractvalue' 'dense_res_10_1_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%dense_res_10_2_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 2"   --->   Operation 358 'extractvalue' 'dense_res_10_2_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%dense_res_10_3_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 3"   --->   Operation 359 'extractvalue' 'dense_res_10_3_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%dense_res_10_4_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 4"   --->   Operation 360 'extractvalue' 'dense_res_10_4_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%dense_res_10_5_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 5"   --->   Operation 361 'extractvalue' 'dense_res_10_5_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%dense_res_10_6_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 6"   --->   Operation 362 'extractvalue' 'dense_res_10_6_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%dense_res_10_7_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 7"   --->   Operation 363 'extractvalue' 'dense_res_10_7_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%dense_res_10_8_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 8"   --->   Operation 364 'extractvalue' 'dense_res_10_8_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%dense_res_10_9_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 9"   --->   Operation 365 'extractvalue' 'dense_res_10_9_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%dense_res_10_10_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 10"   --->   Operation 366 'extractvalue' 'dense_res_10_10_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%dense_res_10_11_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 11"   --->   Operation 367 'extractvalue' 'dense_res_10_11_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%dense_res_10_12_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 12"   --->   Operation 368 'extractvalue' 'dense_res_10_12_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%dense_res_10_13_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 13"   --->   Operation 369 'extractvalue' 'dense_res_10_13_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%dense_res_10_14_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 14"   --->   Operation 370 'extractvalue' 'dense_res_10_14_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%dense_res_10_15_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 15"   --->   Operation 371 'extractvalue' 'dense_res_10_15_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%dense_res_10_16_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 16"   --->   Operation 372 'extractvalue' 'dense_res_10_16_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%dense_res_10_17_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 17"   --->   Operation 373 'extractvalue' 'dense_res_10_17_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%dense_res_10_18_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 18"   --->   Operation 374 'extractvalue' 'dense_res_10_18_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%dense_res_10_19_i_channel = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret9, 19"   --->   Operation 375 'extractvalue' 'dense_res_10_19_i_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1500> <Depth = 2> <FIFO>
ST_3 : Operation 376 [2/2] (0.00ns)   --->   "call fastcc void @conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i16* %res_184_V, i16 %dense_res_10_4_i_channel, i16* %res_164_V, i16 %dense_res_9_4_i_channel, i16* %res_144_V, i16 %dense_res_8_4_i_channel, i16* %res_124_V, i16 %dense_res_7_4_i_channel, i16* %res_104_V, i16 %dense_res_6_4_i_channel, i16* %res_84_V, i16 %dense_res_5_4_i_channel, i16* %res_64_V, i16 %dense_res_4_4_i_channel, i16* %res_44_V, i16 %dense_res_3_4_i_channel, i16* %res_24_V, i16 %dense_res_2_4_i_channel, i16* %res_4_V, i16 %dense_res_1_4_i_channel, i16* %res_0_V, i16* %res_1_V, i16* %res_2_V, i16* %res_3_V, i16* %res_5_V, i16* %res_6_V, i16* %res_7_V, i16* %res_8_V, i16* %res_9_V, i16* %res_10_V, i16* %res_11_V, i16* %res_12_V, i16* %res_13_V, i16* %res_14_V, i16* %res_15_V, i16* %res_16_V, i16* %res_17_V, i16* %res_18_V, i16* %res_19_V, i16* %res_20_V, i16* %res_21_V, i16* %res_22_V, i16* %res_23_V, i16* %res_25_V, i16* %res_26_V, i16* %res_27_V, i16* %res_28_V, i16* %res_29_V, i16* %res_30_V, i16* %res_31_V, i16* %res_32_V, i16* %res_33_V, i16* %res_34_V, i16* %res_35_V, i16* %res_36_V, i16* %res_37_V, i16* %res_38_V, i16* %res_39_V, i16* %res_40_V, i16* %res_41_V, i16* %res_42_V, i16* %res_43_V, i16* %res_45_V, i16* %res_46_V, i16* %res_47_V, i16* %res_48_V, i16* %res_49_V, i16* %res_50_V, i16* %res_51_V, i16* %res_52_V, i16* %res_53_V, i16* %res_54_V, i16* %res_55_V, i16* %res_56_V, i16* %res_57_V, i16* %res_58_V, i16* %res_59_V, i16* %res_60_V, i16* %res_61_V, i16* %res_62_V, i16* %res_63_V, i16* %res_65_V, i16* %res_66_V, i16* %res_67_V, i16* %res_68_V, i16* %res_69_V, i16* %res_70_V, i16* %res_71_V, i16* %res_72_V, i16* %res_73_V, i16* %res_74_V, i16* %res_75_V, i16* %res_76_V, i16* %res_77_V, i16* %res_78_V, i16* %res_79_V, i16* %res_80_V, i16* %res_81_V, i16* %res_82_V, i16* %res_83_V, i16* %res_85_V, i16* %res_86_V, i16* %res_87_V, i16* %res_88_V, i16* %res_89_V, i16* %res_90_V, i16* %res_91_V, i16* %res_92_V, i16* %res_93_V, i16* %res_94_V, i16* %res_95_V, i16* %res_96_V, i16* %res_97_V, i16* %res_98_V, i16* %res_99_V, i16* %res_100_V, i16* %res_101_V, i16* %res_102_V, i16* %res_103_V, i16* %res_105_V, i16* %res_106_V, i16* %res_107_V, i16* %res_108_V, i16* %res_109_V, i16* %res_110_V, i16* %res_111_V, i16* %res_112_V, i16* %res_113_V, i16* %res_114_V, i16* %res_115_V, i16* %res_116_V, i16* %res_117_V, i16* %res_118_V, i16* %res_119_V, i16* %res_120_V, i16* %res_121_V, i16* %res_122_V, i16* %res_123_V, i16* %res_125_V, i16* %res_126_V, i16* %res_127_V, i16* %res_128_V, i16* %res_129_V, i16* %res_130_V, i16* %res_131_V, i16* %res_132_V, i16* %res_133_V, i16* %res_134_V, i16* %res_135_V, i16* %res_136_V, i16* %res_137_V, i16* %res_138_V, i16* %res_139_V, i16* %res_140_V, i16* %res_141_V, i16* %res_142_V, i16* %res_143_V, i16* %res_145_V, i16* %res_146_V, i16* %res_147_V, i16* %res_148_V, i16* %res_149_V, i16* %res_150_V, i16* %res_151_V, i16* %res_152_V, i16* %res_153_V, i16* %res_154_V, i16* %res_155_V, i16* %res_156_V, i16* %res_157_V, i16* %res_158_V, i16* %res_159_V, i16* %res_160_V, i16* %res_161_V, i16* %res_162_V, i16* %res_163_V, i16* %res_165_V, i16* %res_166_V, i16* %res_167_V, i16* %res_168_V, i16* %res_169_V, i16* %res_170_V, i16* %res_171_V, i16* %res_172_V, i16* %res_173_V, i16* %res_174_V, i16* %res_175_V, i16* %res_176_V, i16* %res_177_V, i16* %res_178_V, i16* %res_179_V, i16* %res_180_V, i16* %res_181_V, i16* %res_182_V, i16* %res_183_V, i16* %res_185_V, i16* %res_186_V, i16* %res_187_V, i16* %res_188_V, i16* %res_189_V, i16* %res_190_V, i16* %res_191_V, i16* %res_192_V, i16* %res_193_V, i16* %res_194_V, i16* %res_195_V, i16* %res_196_V, i16* %res_197_V, i16* %res_198_V, i16* %res_199_V, i16 %dense_res_10_3_i_channel, i16 %dense_res_9_3_i_channel, i16 %dense_res_8_3_i_channel, i16 %dense_res_7_3_i_channel, i16 %dense_res_6_3_i_channel, i16 %dense_res_5_3_i_channel, i16 %dense_res_4_3_i_channel, i16 %dense_res_3_3_i_channel, i16 %dense_res_2_3_i_channel, i16 %dense_res_1_3_i_channel, i16 %dense_res_10_2_i_channel, i16 %dense_res_9_2_i_channel, i16 %dense_res_8_2_i_channel, i16 %dense_res_7_2_i_channel, i16 %dense_res_6_2_i_channel, i16 %dense_res_5_2_i_channel, i16 %dense_res_4_2_i_channel, i16 %dense_res_3_2_i_channel, i16 %dense_res_2_2_i_channel, i16 %dense_res_1_2_i_channel, i16 %dense_res_10_1_i_channel, i16 %dense_res_9_1_i_channel, i16 %dense_res_8_1_i_channel, i16 %dense_res_7_1_i_channel, i16 %dense_res_6_1_i_channel, i16 %dense_res_5_1_i_channel, i16 %dense_res_4_1_i_channel, i16 %dense_res_3_1_i_channel, i16 %dense_res_2_1_i_channel, i16 %dense_res_1_1_i_channel, i16 %dense_res_10_0_i_channel, i16 %dense_res_9_0_i_channel, i16 %dense_res_8_0_i_channel, i16 %dense_res_7_0_i_channel, i16 %dense_res_6_0_i_channel, i16 %dense_res_5_0_i_channel, i16 %dense_res_4_0_i_channel, i16 %dense_res_3_0_i_channel, i16 %dense_res_2_0_i_channel, i16 %dense_res_1_0_i_channel, i16 %dense_res_1_5_i_channel, i16 %dense_res_1_10_i_channel, i16 %dense_res_1_15_i_channel, i16 %dense_res_2_5_i_channel, i16 %dense_res_2_10_i_channel, i16 %dense_res_2_15_i_channel, i16 %dense_res_3_5_i_channel, i16 %dense_res_3_10_i_channel, i16 %dense_res_3_15_i_channel, i16 %dense_res_4_5_i_channel, i16 %dense_res_4_10_i_channel, i16 %dense_res_4_15_i_channel, i16 %dense_res_5_5_i_channel, i16 %dense_res_5_10_i_channel, i16 %dense_res_5_15_i_channel, i16 %dense_res_6_5_i_channel, i16 %dense_res_6_10_i_channel, i16 %dense_res_6_15_i_channel, i16 %dense_res_7_5_i_channel, i16 %dense_res_7_10_i_channel, i16 %dense_res_7_15_i_channel, i16 %dense_res_8_5_i_channel, i16 %dense_res_8_10_i_channel, i16 %dense_res_8_15_i_channel, i16 %dense_res_9_5_i_channel, i16 %dense_res_9_10_i_channel, i16 %dense_res_9_15_i_channel, i16 %dense_res_10_5_i_channel, i16 %dense_res_10_10_i_channel, i16 %dense_res_10_15_i_channel, i16 %dense_res_1_6_i_channel, i16 %dense_res_1_11_i_channel, i16 %dense_res_1_16_i_channel, i16 %dense_res_2_6_i_channel, i16 %dense_res_2_11_i_channel, i16 %dense_res_2_16_i_channel, i16 %dense_res_3_6_i_channel, i16 %dense_res_3_11_i_channel, i16 %dense_res_3_16_i_channel, i16 %dense_res_4_6_i_channel, i16 %dense_res_4_11_i_channel, i16 %dense_res_4_16_i_channel, i16 %dense_res_5_6_i_channel, i16 %dense_res_5_11_i_channel, i16 %dense_res_5_16_i_channel, i16 %dense_res_6_6_i_channel, i16 %dense_res_6_11_i_channel, i16 %dense_res_6_16_i_channel, i16 %dense_res_7_6_i_channel, i16 %dense_res_7_11_i_channel, i16 %dense_res_7_16_i_channel, i16 %dense_res_8_6_i_channel, i16 %dense_res_8_11_i_channel, i16 %dense_res_8_16_i_channel, i16 %dense_res_9_6_i_channel, i16 %dense_res_9_11_i_channel, i16 %dense_res_9_16_i_channel, i16 %dense_res_10_6_i_channel, i16 %dense_res_10_11_i_channel, i16 %dense_res_10_16_i_channel, i16 %dense_res_1_7_i_channel, i16 %dense_res_1_12_i_channel, i16 %dense_res_1_17_i_channel, i16 %dense_res_2_7_i_channel, i16 %dense_res_2_12_i_channel, i16 %dense_res_2_17_i_channel, i16 %dense_res_3_7_i_channel, i16 %dense_res_3_12_i_channel, i16 %dense_res_3_17_i_channel, i16 %dense_res_4_7_i_channel, i16 %dense_res_4_12_i_channel, i16 %dense_res_4_17_i_channel, i16 %dense_res_5_7_i_channel, i16 %dense_res_5_12_i_channel, i16 %dense_res_5_17_i_channel, i16 %dense_res_6_7_i_channel, i16 %dense_res_6_12_i_channel, i16 %dense_res_6_17_i_channel, i16 %dense_res_7_7_i_channel, i16 %dense_res_7_12_i_channel, i16 %dense_res_7_17_i_channel, i16 %dense_res_8_7_i_channel, i16 %dense_res_8_12_i_channel, i16 %dense_res_8_17_i_channel, i16 %dense_res_9_7_i_channel, i16 %dense_res_9_12_i_channel, i16 %dense_res_9_17_i_channel, i16 %dense_res_10_7_i_channel, i16 %dense_res_10_12_i_channel, i16 %dense_res_10_17_i_channel, i16 %dense_res_1_8_i_channel, i16 %dense_res_1_13_i_channel, i16 %dense_res_1_18_i_channel, i16 %dense_res_2_8_i_channel, i16 %dense_res_2_13_i_channel, i16 %dense_res_2_18_i_channel, i16 %dense_res_3_8_i_channel, i16 %dense_res_3_13_i_channel, i16 %dense_res_3_18_i_channel, i16 %dense_res_4_8_i_channel, i16 %dense_res_4_13_i_channel, i16 %dense_res_4_18_i_channel, i16 %dense_res_5_8_i_channel, i16 %dense_res_5_13_i_channel, i16 %dense_res_5_18_i_channel, i16 %dense_res_6_8_i_channel, i16 %dense_res_6_13_i_channel, i16 %dense_res_6_18_i_channel, i16 %dense_res_7_8_i_channel, i16 %dense_res_7_13_i_channel, i16 %dense_res_7_18_i_channel, i16 %dense_res_8_8_i_channel, i16 %dense_res_8_13_i_channel, i16 %dense_res_8_18_i_channel, i16 %dense_res_9_8_i_channel, i16 %dense_res_9_13_i_channel, i16 %dense_res_9_18_i_channel, i16 %dense_res_10_8_i_channel, i16 %dense_res_10_13_i_channel, i16 %dense_res_10_18_i_channel, i16 %dense_res_1_9_i_channel, i16 %dense_res_1_14_i_channel, i16 %dense_res_1_19_i_channel, i16 %dense_res_2_9_i_channel, i16 %dense_res_2_14_i_channel, i16 %dense_res_2_19_i_channel, i16 %dense_res_3_9_i_channel, i16 %dense_res_3_14_i_channel, i16 %dense_res_3_19_i_channel, i16 %dense_res_4_9_i_channel, i16 %dense_res_4_14_i_channel, i16 %dense_res_4_19_i_channel, i16 %dense_res_5_9_i_channel, i16 %dense_res_5_14_i_channel, i16 %dense_res_5_19_i_channel, i16 %dense_res_6_9_i_channel, i16 %dense_res_6_14_i_channel, i16 %dense_res_6_19_i_channel, i16 %dense_res_7_9_i_channel, i16 %dense_res_7_14_i_channel, i16 %dense_res_7_19_i_channel, i16 %dense_res_8_9_i_channel, i16 %dense_res_8_14_i_channel, i16 %dense_res_8_19_i_channel, i16 %dense_res_9_9_i_channel, i16 %dense_res_9_14_i_channel, i16 %dense_res_9_19_i_channel, i16 %dense_res_10_9_i_channel, i16 %dense_res_10_14_i_channel, i16 %dense_res_10_19_i_channel)"   --->   Operation 376 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1500* %data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 377 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_conv1d_latency.h:24->firmware/myproject.cpp:25]   --->   Operation 378 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/2] (0.65ns)   --->   "call fastcc void @conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i16* %res_184_V, i16 %dense_res_10_4_i_channel, i16* %res_164_V, i16 %dense_res_9_4_i_channel, i16* %res_144_V, i16 %dense_res_8_4_i_channel, i16* %res_124_V, i16 %dense_res_7_4_i_channel, i16* %res_104_V, i16 %dense_res_6_4_i_channel, i16* %res_84_V, i16 %dense_res_5_4_i_channel, i16* %res_64_V, i16 %dense_res_4_4_i_channel, i16* %res_44_V, i16 %dense_res_3_4_i_channel, i16* %res_24_V, i16 %dense_res_2_4_i_channel, i16* %res_4_V, i16 %dense_res_1_4_i_channel, i16* %res_0_V, i16* %res_1_V, i16* %res_2_V, i16* %res_3_V, i16* %res_5_V, i16* %res_6_V, i16* %res_7_V, i16* %res_8_V, i16* %res_9_V, i16* %res_10_V, i16* %res_11_V, i16* %res_12_V, i16* %res_13_V, i16* %res_14_V, i16* %res_15_V, i16* %res_16_V, i16* %res_17_V, i16* %res_18_V, i16* %res_19_V, i16* %res_20_V, i16* %res_21_V, i16* %res_22_V, i16* %res_23_V, i16* %res_25_V, i16* %res_26_V, i16* %res_27_V, i16* %res_28_V, i16* %res_29_V, i16* %res_30_V, i16* %res_31_V, i16* %res_32_V, i16* %res_33_V, i16* %res_34_V, i16* %res_35_V, i16* %res_36_V, i16* %res_37_V, i16* %res_38_V, i16* %res_39_V, i16* %res_40_V, i16* %res_41_V, i16* %res_42_V, i16* %res_43_V, i16* %res_45_V, i16* %res_46_V, i16* %res_47_V, i16* %res_48_V, i16* %res_49_V, i16* %res_50_V, i16* %res_51_V, i16* %res_52_V, i16* %res_53_V, i16* %res_54_V, i16* %res_55_V, i16* %res_56_V, i16* %res_57_V, i16* %res_58_V, i16* %res_59_V, i16* %res_60_V, i16* %res_61_V, i16* %res_62_V, i16* %res_63_V, i16* %res_65_V, i16* %res_66_V, i16* %res_67_V, i16* %res_68_V, i16* %res_69_V, i16* %res_70_V, i16* %res_71_V, i16* %res_72_V, i16* %res_73_V, i16* %res_74_V, i16* %res_75_V, i16* %res_76_V, i16* %res_77_V, i16* %res_78_V, i16* %res_79_V, i16* %res_80_V, i16* %res_81_V, i16* %res_82_V, i16* %res_83_V, i16* %res_85_V, i16* %res_86_V, i16* %res_87_V, i16* %res_88_V, i16* %res_89_V, i16* %res_90_V, i16* %res_91_V, i16* %res_92_V, i16* %res_93_V, i16* %res_94_V, i16* %res_95_V, i16* %res_96_V, i16* %res_97_V, i16* %res_98_V, i16* %res_99_V, i16* %res_100_V, i16* %res_101_V, i16* %res_102_V, i16* %res_103_V, i16* %res_105_V, i16* %res_106_V, i16* %res_107_V, i16* %res_108_V, i16* %res_109_V, i16* %res_110_V, i16* %res_111_V, i16* %res_112_V, i16* %res_113_V, i16* %res_114_V, i16* %res_115_V, i16* %res_116_V, i16* %res_117_V, i16* %res_118_V, i16* %res_119_V, i16* %res_120_V, i16* %res_121_V, i16* %res_122_V, i16* %res_123_V, i16* %res_125_V, i16* %res_126_V, i16* %res_127_V, i16* %res_128_V, i16* %res_129_V, i16* %res_130_V, i16* %res_131_V, i16* %res_132_V, i16* %res_133_V, i16* %res_134_V, i16* %res_135_V, i16* %res_136_V, i16* %res_137_V, i16* %res_138_V, i16* %res_139_V, i16* %res_140_V, i16* %res_141_V, i16* %res_142_V, i16* %res_143_V, i16* %res_145_V, i16* %res_146_V, i16* %res_147_V, i16* %res_148_V, i16* %res_149_V, i16* %res_150_V, i16* %res_151_V, i16* %res_152_V, i16* %res_153_V, i16* %res_154_V, i16* %res_155_V, i16* %res_156_V, i16* %res_157_V, i16* %res_158_V, i16* %res_159_V, i16* %res_160_V, i16* %res_161_V, i16* %res_162_V, i16* %res_163_V, i16* %res_165_V, i16* %res_166_V, i16* %res_167_V, i16* %res_168_V, i16* %res_169_V, i16* %res_170_V, i16* %res_171_V, i16* %res_172_V, i16* %res_173_V, i16* %res_174_V, i16* %res_175_V, i16* %res_176_V, i16* %res_177_V, i16* %res_178_V, i16* %res_179_V, i16* %res_180_V, i16* %res_181_V, i16* %res_182_V, i16* %res_183_V, i16* %res_185_V, i16* %res_186_V, i16* %res_187_V, i16* %res_188_V, i16* %res_189_V, i16* %res_190_V, i16* %res_191_V, i16* %res_192_V, i16* %res_193_V, i16* %res_194_V, i16* %res_195_V, i16* %res_196_V, i16* %res_197_V, i16* %res_198_V, i16* %res_199_V, i16 %dense_res_10_3_i_channel, i16 %dense_res_9_3_i_channel, i16 %dense_res_8_3_i_channel, i16 %dense_res_7_3_i_channel, i16 %dense_res_6_3_i_channel, i16 %dense_res_5_3_i_channel, i16 %dense_res_4_3_i_channel, i16 %dense_res_3_3_i_channel, i16 %dense_res_2_3_i_channel, i16 %dense_res_1_3_i_channel, i16 %dense_res_10_2_i_channel, i16 %dense_res_9_2_i_channel, i16 %dense_res_8_2_i_channel, i16 %dense_res_7_2_i_channel, i16 %dense_res_6_2_i_channel, i16 %dense_res_5_2_i_channel, i16 %dense_res_4_2_i_channel, i16 %dense_res_3_2_i_channel, i16 %dense_res_2_2_i_channel, i16 %dense_res_1_2_i_channel, i16 %dense_res_10_1_i_channel, i16 %dense_res_9_1_i_channel, i16 %dense_res_8_1_i_channel, i16 %dense_res_7_1_i_channel, i16 %dense_res_6_1_i_channel, i16 %dense_res_5_1_i_channel, i16 %dense_res_4_1_i_channel, i16 %dense_res_3_1_i_channel, i16 %dense_res_2_1_i_channel, i16 %dense_res_1_1_i_channel, i16 %dense_res_10_0_i_channel, i16 %dense_res_9_0_i_channel, i16 %dense_res_8_0_i_channel, i16 %dense_res_7_0_i_channel, i16 %dense_res_6_0_i_channel, i16 %dense_res_5_0_i_channel, i16 %dense_res_4_0_i_channel, i16 %dense_res_3_0_i_channel, i16 %dense_res_2_0_i_channel, i16 %dense_res_1_0_i_channel, i16 %dense_res_1_5_i_channel, i16 %dense_res_1_10_i_channel, i16 %dense_res_1_15_i_channel, i16 %dense_res_2_5_i_channel, i16 %dense_res_2_10_i_channel, i16 %dense_res_2_15_i_channel, i16 %dense_res_3_5_i_channel, i16 %dense_res_3_10_i_channel, i16 %dense_res_3_15_i_channel, i16 %dense_res_4_5_i_channel, i16 %dense_res_4_10_i_channel, i16 %dense_res_4_15_i_channel, i16 %dense_res_5_5_i_channel, i16 %dense_res_5_10_i_channel, i16 %dense_res_5_15_i_channel, i16 %dense_res_6_5_i_channel, i16 %dense_res_6_10_i_channel, i16 %dense_res_6_15_i_channel, i16 %dense_res_7_5_i_channel, i16 %dense_res_7_10_i_channel, i16 %dense_res_7_15_i_channel, i16 %dense_res_8_5_i_channel, i16 %dense_res_8_10_i_channel, i16 %dense_res_8_15_i_channel, i16 %dense_res_9_5_i_channel, i16 %dense_res_9_10_i_channel, i16 %dense_res_9_15_i_channel, i16 %dense_res_10_5_i_channel, i16 %dense_res_10_10_i_channel, i16 %dense_res_10_15_i_channel, i16 %dense_res_1_6_i_channel, i16 %dense_res_1_11_i_channel, i16 %dense_res_1_16_i_channel, i16 %dense_res_2_6_i_channel, i16 %dense_res_2_11_i_channel, i16 %dense_res_2_16_i_channel, i16 %dense_res_3_6_i_channel, i16 %dense_res_3_11_i_channel, i16 %dense_res_3_16_i_channel, i16 %dense_res_4_6_i_channel, i16 %dense_res_4_11_i_channel, i16 %dense_res_4_16_i_channel, i16 %dense_res_5_6_i_channel, i16 %dense_res_5_11_i_channel, i16 %dense_res_5_16_i_channel, i16 %dense_res_6_6_i_channel, i16 %dense_res_6_11_i_channel, i16 %dense_res_6_16_i_channel, i16 %dense_res_7_6_i_channel, i16 %dense_res_7_11_i_channel, i16 %dense_res_7_16_i_channel, i16 %dense_res_8_6_i_channel, i16 %dense_res_8_11_i_channel, i16 %dense_res_8_16_i_channel, i16 %dense_res_9_6_i_channel, i16 %dense_res_9_11_i_channel, i16 %dense_res_9_16_i_channel, i16 %dense_res_10_6_i_channel, i16 %dense_res_10_11_i_channel, i16 %dense_res_10_16_i_channel, i16 %dense_res_1_7_i_channel, i16 %dense_res_1_12_i_channel, i16 %dense_res_1_17_i_channel, i16 %dense_res_2_7_i_channel, i16 %dense_res_2_12_i_channel, i16 %dense_res_2_17_i_channel, i16 %dense_res_3_7_i_channel, i16 %dense_res_3_12_i_channel, i16 %dense_res_3_17_i_channel, i16 %dense_res_4_7_i_channel, i16 %dense_res_4_12_i_channel, i16 %dense_res_4_17_i_channel, i16 %dense_res_5_7_i_channel, i16 %dense_res_5_12_i_channel, i16 %dense_res_5_17_i_channel, i16 %dense_res_6_7_i_channel, i16 %dense_res_6_12_i_channel, i16 %dense_res_6_17_i_channel, i16 %dense_res_7_7_i_channel, i16 %dense_res_7_12_i_channel, i16 %dense_res_7_17_i_channel, i16 %dense_res_8_7_i_channel, i16 %dense_res_8_12_i_channel, i16 %dense_res_8_17_i_channel, i16 %dense_res_9_7_i_channel, i16 %dense_res_9_12_i_channel, i16 %dense_res_9_17_i_channel, i16 %dense_res_10_7_i_channel, i16 %dense_res_10_12_i_channel, i16 %dense_res_10_17_i_channel, i16 %dense_res_1_8_i_channel, i16 %dense_res_1_13_i_channel, i16 %dense_res_1_18_i_channel, i16 %dense_res_2_8_i_channel, i16 %dense_res_2_13_i_channel, i16 %dense_res_2_18_i_channel, i16 %dense_res_3_8_i_channel, i16 %dense_res_3_13_i_channel, i16 %dense_res_3_18_i_channel, i16 %dense_res_4_8_i_channel, i16 %dense_res_4_13_i_channel, i16 %dense_res_4_18_i_channel, i16 %dense_res_5_8_i_channel, i16 %dense_res_5_13_i_channel, i16 %dense_res_5_18_i_channel, i16 %dense_res_6_8_i_channel, i16 %dense_res_6_13_i_channel, i16 %dense_res_6_18_i_channel, i16 %dense_res_7_8_i_channel, i16 %dense_res_7_13_i_channel, i16 %dense_res_7_18_i_channel, i16 %dense_res_8_8_i_channel, i16 %dense_res_8_13_i_channel, i16 %dense_res_8_18_i_channel, i16 %dense_res_9_8_i_channel, i16 %dense_res_9_13_i_channel, i16 %dense_res_9_18_i_channel, i16 %dense_res_10_8_i_channel, i16 %dense_res_10_13_i_channel, i16 %dense_res_10_18_i_channel, i16 %dense_res_1_9_i_channel, i16 %dense_res_1_14_i_channel, i16 %dense_res_1_19_i_channel, i16 %dense_res_2_9_i_channel, i16 %dense_res_2_14_i_channel, i16 %dense_res_2_19_i_channel, i16 %dense_res_3_9_i_channel, i16 %dense_res_3_14_i_channel, i16 %dense_res_3_19_i_channel, i16 %dense_res_4_9_i_channel, i16 %dense_res_4_14_i_channel, i16 %dense_res_4_19_i_channel, i16 %dense_res_5_9_i_channel, i16 %dense_res_5_14_i_channel, i16 %dense_res_5_19_i_channel, i16 %dense_res_6_9_i_channel, i16 %dense_res_6_14_i_channel, i16 %dense_res_6_19_i_channel, i16 %dense_res_7_9_i_channel, i16 %dense_res_7_14_i_channel, i16 %dense_res_7_19_i_channel, i16 %dense_res_8_9_i_channel, i16 %dense_res_8_14_i_channel, i16 %dense_res_8_19_i_channel, i16 %dense_res_9_9_i_channel, i16 %dense_res_9_14_i_channel, i16 %dense_res_9_19_i_channel, i16 %dense_res_10_9_i_channel, i16 %dense_res_10_14_i_channel, i16 %dense_res_10_19_i_channel)"   --->   Operation 379 'call' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:25]   --->   Operation 380 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.608ns
The critical path consists of the following:
	'call' operation ('call_ret1') to 'dense_resource_rf_leq_nin.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0.1.0..8' [365]  (0.608 ns)

 <State 4>: 0.654ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' [575]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
