Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 12 20:06:30 2023
| Host         : DESKTOP-P6SHRJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xczu7ev
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   155 |
|    Minimum number of control sets                        |   155 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   220 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   155 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             919 |          166 |
| No           | No                    | Yes                    |             303 |           81 |
| No           | Yes                   | No                     |             133 |           43 |
| Yes          | No                    | No                     |             171 |           67 |
| Yes          | No                    | Yes                    |             191 |           48 |
| Yes          | Yes                   | No                     |             431 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                 Clock Signal                                                                                                 |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                       |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                               |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | test_tx_INST/vio_tx_INST/inst/DECODER_INST/SR[0]                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | rx_INST/vio_0_INST/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                     | rx_INST/vio_0_INST/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                        |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | test_tx_INST/vio_tx_INST/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                               | test_tx_INST/vio_tx_INST/inst/DECODER_INST/SR[0]                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | rx_INST/vio_0_INST/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                     |                1 |              1 |         1.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]      |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                    |                1 |              1 |         1.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]      | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                             |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                          |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                      |                2 |              2 |         1.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      |                                                                                                                                                                                                                                                          | rx_INST/gtwiz_reset_all_in                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | test_tx_INST/gtwiz_reset_all_in                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                          |                1 |              2 |         2.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]      |                                                                                                                                                                                                                                                          | rx_INST/gtwiz_reset_all_in                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                          |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                          |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                       |                1 |              2 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | rx_INST/vio_0_INST/inst/DECODER_INST/E[0]                                                                                                                                                                                                                | rx_INST/vio_0_INST/inst/DECODER_INST/int_cnt_rst_reg_1[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                               | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync      |                2 |              3 |         1.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                            | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]                            | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              3 |         1.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                        | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                            | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                         | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]   |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                             | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                          |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]   |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync      |                2 |              3 |         1.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                 | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                           |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                              | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                           |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                 | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync            |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                     | test_tx_INST/vio_tx_INST/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                               |                1 |              3 |         3.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]                                 | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync      |                1 |              3 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | test_tx_INST/vio_tx_INST/inst/DECODER_INST/wr_en[4]_i_5                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | test_tx_INST/vio_tx_INST/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                           |                3 |              4 |         1.33 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |         2.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | rx_INST/vio_0_INST/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |         4.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync      |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | rx_INST/vio_0_INST/inst/DECODER_INST/wr_en[4]_i_5                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync            |                1 |              4 |         4.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1          |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0   |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |         5.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | rx_INST/vio_0_INST/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                           | rx_INST/vio_0_INST/inst/DECODER_INST/int_cnt_rst_reg_0[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1               |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in     |                1 |              5 |         5.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0                                    |                1 |              5 |         5.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]      | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                             | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                    |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any           |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_0        |                1 |              5 |         5.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                         |                2 |              5 |         2.50 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | rx_INST/vio_0_INST/inst/DECODER_INST/Bus_data_out[11]_i_1_n_0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in          |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0lock_out[0]                               |                2 |              5 |         2.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll0lock_out[0]                          |                1 |              5 |         5.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                        | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int               |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any           |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                       |                2 |              6 |         3.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                        | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]      | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                             | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                      |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                              |                2 |              7 |         3.50 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                      |                2 |              8 |         4.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | test_tx_INST/transmitter_good                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | rx_INST/checksum_checker_INST/last_packet_number_en_c                                                                                                                                                                                                    | rx_INST/checksum_checker_nrst                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | test_tx_INST/frame_cnt_en_c                                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                      |                1 |              8 |         8.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                              | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                      |                3 |             10 |         3.33 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                                   | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                       |                4 |             10 |         2.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | test_tx_INST/gtwiz_reset_all_in                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                            |                1 |             10 |        10.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          | rx_INST/gtwiz_reset_all_in                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                                              | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                3 |             10 |         3.33 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                   | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                       |                2 |             10 |         5.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | test_tx_INST/vio_tx_INST/inst/DECODER_INST/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                      |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                      |                1 |             12 |        12.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | rx_INST/checksum_checker_INST/failed_crc_cnt_en_c                                                                                                                                                                                                        | rx_INST/checksum_checker_nrst                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | rx_INST/checksum_checker_INST/lost_packets_cnt_en_c                                                                                                                                                                                                      | rx_INST/checksum_checker_nrst                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                          |                2 |             16 |         8.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                      |                3 |             16 |         5.33 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | test_tx_INST/vio_tx_INST/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                         | test_tx_INST/vio_tx_INST/inst/DECODER_INST/SR[0]                                                                                                                                                                                          |               10 |             16 |         1.60 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | test_tx_INST/vio_tx_INST/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                     |                                                                                                                                                                                                                                           |               14 |             16 |         1.14 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | rx_INST/vio_0_INST/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                               | rx_INST/vio_0_INST/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | rx_INST/vio_0_INST/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                          |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                3 |             17 |         5.67 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                3 |             17 |         5.67 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                      |                4 |             18 |         4.50 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                      |                3 |             18 |         6.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                           |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                           |                2 |             20 |        10.00 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                      | rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                  |                4 |             26 |         6.50 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                 | test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                2 |             28 |        14.00 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                    |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                       |                5 |             32 |         6.40 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | rx_INST/checksum_checker_INST/frame_data_bytes_en_c                                                                                                                                                                                                      | rx_INST/checksum_checker_nrst                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                      |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                       |                6 |             34 |         5.67 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                   |               13 |             36 |         2.77 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      | rx_INST/vio_0_INST/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               17 |             50 |         2.94 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               26 |             65 |         2.50 |
|  rx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]      |                                                                                                                                                                                                                                                          | rx_INST/checksum_checker_nrst                                                                                                                                                                                                             |               25 |             67 |         2.68 |
|  freerun_clk_IBUF_BUFGCE                                                                                                                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               35 |            146 |         4.17 |
|  test_tx_INST/gth_INST/inst/gen_gtwizard_gthe4_top.gth_module_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |              105 |            704 |         6.70 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


