Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 15:40:10 2023
| Host         : LAPTOP-6KGVJPCT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sys_clk (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/pc_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetch/pc_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 698 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.223        0.000                      0                 2943        0.062        0.000                      0                 2943        3.000        0.000                       0                  1300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk    {0.000 50.000}       100.000         10.000          
  clk_out2_cpuclk    {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         22.223        0.000                      0                 2626        0.220        0.000                      0                 2626       49.500        0.000                       0                  1124  
  clk_out2_cpuclk         88.718        0.000                      0                  643        0.062        0.000                      0                  643       49.020        0.000                       0                   206  
  clkfbout_cpuclk                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       38.409        0.000                      0                 1550        1.119        0.000                      0                 1550  
clk_out1_cpuclk  clk_out2_cpuclk       38.052        0.000                      0                  342        0.292        0.000                      0                  342  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/inst/clk_in1
  To Clock:  clock1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       22.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.382ns  (logic 5.337ns (20.230%)  route 21.045ns (79.770%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 48.776 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         4.063    12.918    Ifetch/read_data1[4]
    SLICE_X70Y50         LUT5 (Prop_lut5_I1_O)        0.150    13.068 f  Ifetch/register[0][23]_i_45/O
                         net (fo=3, routed)           0.977    14.045    Ifetch/register[0][23]_i_45_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.348    14.393 f  Ifetch/register[0][17]_i_18/O
                         net (fo=2, routed)           1.100    15.494    decoder/register_reg[27][2]_0
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.124    15.618 f  decoder/register[0][16]_i_10/O
                         net (fo=1, routed)           0.669    16.287    Ifetch/register_reg[27][0]_17
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  Ifetch/register[0][16]_i_5/O
                         net (fo=1, routed)           0.861    17.272    Ifetch/register[0][16]_i_5_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  Ifetch/register[0][16]_i_2/O
                         net (fo=3, routed)           1.213    18.609    Ifetch/ALU_result[16]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.150    18.759 r  Ifetch/data_memory_i_68/O
                         net (fo=2, routed)           0.823    19.582    Ifetch/data_memory_i_68_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.328    19.910 r  Ifetch/register[0][31]_i_7/O
                         net (fo=33, routed)          0.982    20.892    dmemory/MemRead
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.150    21.042 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    22.096    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    22.454 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    23.461    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    23.789 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.327    26.116    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.995    48.776    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.186    
                         clock uncertainty           -0.111    49.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.339    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.339    
                         arrival time                         -26.116    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.252ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.570ns  (logic 5.125ns (19.289%)  route 21.445ns (80.711%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         4.063    12.918    Ifetch/read_data1[4]
    SLICE_X70Y50         LUT5 (Prop_lut5_I1_O)        0.150    13.068 f  Ifetch/register[0][23]_i_45/O
                         net (fo=3, routed)           0.977    14.045    Ifetch/register[0][23]_i_45_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.348    14.393 f  Ifetch/register[0][17]_i_18/O
                         net (fo=2, routed)           1.100    15.494    decoder/register_reg[27][2]_0
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.124    15.618 f  decoder/register[0][16]_i_10/O
                         net (fo=1, routed)           0.669    16.287    Ifetch/register_reg[27][0]_17
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  Ifetch/register[0][16]_i_5/O
                         net (fo=1, routed)           0.861    17.272    Ifetch/register[0][16]_i_5_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  Ifetch/register[0][16]_i_2/O
                         net (fo=3, routed)           1.213    18.609    Ifetch/ALU_result[16]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.150    18.759 r  Ifetch/data_memory_i_68/O
                         net (fo=2, routed)           0.823    19.582    Ifetch/data_memory_i_68_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.328    19.910 r  Ifetch/register[0][31]_i_7/O
                         net (fo=33, routed)          1.018    20.928    dmemory/MemRead
    SLICE_X60Y59         LUT3 (Prop_lut3_I1_O)        0.152    21.080 r  dmemory/data_memory_i_72/O
                         net (fo=1, routed)           1.719    22.799    dmemory/data_memory_i_72_n_0
    SLICE_X72Y59         LUT2 (Prop_lut2_I0_O)        0.348    23.147 r  dmemory/data_memory_i_53/O
                         net (fo=1, routed)           0.732    23.879    dmemory/Mem_write_data[28]
    SLICE_X73Y58         LUT4 (Prop_lut4_I0_O)        0.124    24.003 r  dmemory/data_memory_i_20/O
                         net (fo=4, routed)           2.301    26.304    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.404    
                         clock uncertainty           -0.111    49.293    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    48.556    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -26.304    
  -------------------------------------------------------------------
                         slack                                 22.252    

Slack (MET) :             22.312ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.668ns  (logic 5.230ns (19.612%)  route 21.438ns (80.388%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 49.152 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         3.562    12.418    Ifetch/read_data1[4]
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.150    12.568 r  Ifetch/register[0][15]_i_44/O
                         net (fo=2, routed)           0.825    13.393    Ifetch/register[0][15]_i_44_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I3_O)        0.356    13.749 r  Ifetch/register[0][20]_i_35/O
                         net (fo=4, routed)           0.955    14.705    Ifetch/register[0][20]_i_35_n_0
    SLICE_X68Y53         LUT6 (Prop_lut6_I1_O)        0.327    15.032 r  Ifetch/register[0][19]_i_24/O
                         net (fo=1, routed)           0.302    15.334    Ifetch/register[0][19]_i_24_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.458 f  Ifetch/register[0][19]_i_15/O
                         net (fo=1, routed)           0.911    16.369    Ifetch/register[0][19]_i_15_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.493 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           0.494    16.987    Ifetch/register[0][19]_i_5_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.111 f  Ifetch/register[0][19]_i_2/O
                         net (fo=3, routed)           1.416    18.527    Ifetch/ALU_result[19]
    SLICE_X62Y57         LUT4 (Prop_lut4_I2_O)        0.152    18.679 r  Ifetch/data_memory_i_67/O
                         net (fo=2, routed)           1.031    19.710    Ifetch/data_memory_i_67_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.348    20.058 r  Ifetch/data_memory_i_49/O
                         net (fo=2, routed)           0.838    20.897    Ifetch/controller/MemRead0__3
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.021 r  Ifetch/ledout_reg[15]_i_4/O
                         net (fo=32, routed)          1.165    22.186    dmemory/register_reg[27][0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.124    22.310 r  dmemory/ledout_reg[0]_i_1/O
                         net (fo=2, routed)           1.448    23.758    dmemory/D[0]
    SLICE_X62Y63         LUT4 (Prop_lut4_I0_O)        0.124    23.882 r  dmemory/data_memory_i_48/O
                         net (fo=1, routed)           2.521    26.402    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y33         RAMB18E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.371    49.152    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    49.562    
                         clock uncertainty           -0.111    49.451    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.714    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.714    
                         arrival time                         -26.402    
  -------------------------------------------------------------------
                         slack                                 22.312    

Slack (MET) :             22.336ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.544ns  (logic 5.337ns (20.106%)  route 21.207ns (79.894%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 49.052 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         4.063    12.918    Ifetch/read_data1[4]
    SLICE_X70Y50         LUT5 (Prop_lut5_I1_O)        0.150    13.068 f  Ifetch/register[0][23]_i_45/O
                         net (fo=3, routed)           0.977    14.045    Ifetch/register[0][23]_i_45_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.348    14.393 f  Ifetch/register[0][17]_i_18/O
                         net (fo=2, routed)           1.100    15.494    decoder/register_reg[27][2]_0
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.124    15.618 f  decoder/register[0][16]_i_10/O
                         net (fo=1, routed)           0.669    16.287    Ifetch/register_reg[27][0]_17
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  Ifetch/register[0][16]_i_5/O
                         net (fo=1, routed)           0.861    17.272    Ifetch/register[0][16]_i_5_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  Ifetch/register[0][16]_i_2/O
                         net (fo=3, routed)           1.213    18.609    Ifetch/ALU_result[16]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.150    18.759 r  Ifetch/data_memory_i_68/O
                         net (fo=2, routed)           0.823    19.582    Ifetch/data_memory_i_68_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.328    19.910 r  Ifetch/register[0][31]_i_7/O
                         net (fo=33, routed)          0.982    20.892    dmemory/MemRead
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.150    21.042 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    22.096    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    22.454 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    23.461    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    23.789 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.490    26.279    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    49.052    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.462    
                         clock uncertainty           -0.111    49.351    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.614    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.614    
                         arrival time                         -26.279    
  -------------------------------------------------------------------
                         slack                                 22.336    

Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.481ns  (logic 5.337ns (20.154%)  route 21.144ns (79.846%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         4.063    12.918    Ifetch/read_data1[4]
    SLICE_X70Y50         LUT5 (Prop_lut5_I1_O)        0.150    13.068 f  Ifetch/register[0][23]_i_45/O
                         net (fo=3, routed)           0.977    14.045    Ifetch/register[0][23]_i_45_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.348    14.393 f  Ifetch/register[0][17]_i_18/O
                         net (fo=2, routed)           1.100    15.494    decoder/register_reg[27][2]_0
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.124    15.618 f  decoder/register[0][16]_i_10/O
                         net (fo=1, routed)           0.669    16.287    Ifetch/register_reg[27][0]_17
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  Ifetch/register[0][16]_i_5/O
                         net (fo=1, routed)           0.861    17.272    Ifetch/register[0][16]_i_5_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  Ifetch/register[0][16]_i_2/O
                         net (fo=3, routed)           1.213    18.609    Ifetch/ALU_result[16]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.150    18.759 r  Ifetch/data_memory_i_68/O
                         net (fo=2, routed)           0.823    19.582    Ifetch/data_memory_i_68_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.328    19.910 r  Ifetch/register[0][31]_i_7/O
                         net (fo=33, routed)          0.982    20.892    dmemory/MemRead
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.150    21.042 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    22.096    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    22.454 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    23.461    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    23.789 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.427    26.215    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.404    
                         clock uncertainty           -0.111    49.293    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.556    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -26.215    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.375ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.346ns  (logic 5.337ns (20.258%)  route 21.009ns (79.742%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 48.893 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         4.063    12.918    Ifetch/read_data1[4]
    SLICE_X70Y50         LUT5 (Prop_lut5_I1_O)        0.150    13.068 f  Ifetch/register[0][23]_i_45/O
                         net (fo=3, routed)           0.977    14.045    Ifetch/register[0][23]_i_45_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.348    14.393 f  Ifetch/register[0][17]_i_18/O
                         net (fo=2, routed)           1.100    15.494    decoder/register_reg[27][2]_0
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.124    15.618 f  decoder/register[0][16]_i_10/O
                         net (fo=1, routed)           0.669    16.287    Ifetch/register_reg[27][0]_17
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  Ifetch/register[0][16]_i_5/O
                         net (fo=1, routed)           0.861    17.272    Ifetch/register[0][16]_i_5_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  Ifetch/register[0][16]_i_2/O
                         net (fo=3, routed)           1.213    18.609    Ifetch/ALU_result[16]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.150    18.759 r  Ifetch/data_memory_i_68/O
                         net (fo=2, routed)           0.823    19.582    Ifetch/data_memory_i_68_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.328    19.910 r  Ifetch/register[0][31]_i_7/O
                         net (fo=33, routed)          0.982    20.892    dmemory/MemRead
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.150    21.042 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    22.096    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    22.454 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    23.461    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    23.789 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.291    26.080    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.112    48.893    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.303    
                         clock uncertainty           -0.111    49.192    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.455    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.455    
                         arrival time                         -26.080    
  -------------------------------------------------------------------
                         slack                                 22.375    

Slack (MET) :             22.421ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.400ns  (logic 5.456ns (20.666%)  route 20.944ns (79.334%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         3.562    12.418    Ifetch/read_data1[4]
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.150    12.568 r  Ifetch/register[0][15]_i_44/O
                         net (fo=2, routed)           0.825    13.393    Ifetch/register[0][15]_i_44_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I3_O)        0.356    13.749 r  Ifetch/register[0][20]_i_35/O
                         net (fo=4, routed)           0.955    14.705    Ifetch/register[0][20]_i_35_n_0
    SLICE_X68Y53         LUT6 (Prop_lut6_I1_O)        0.327    15.032 r  Ifetch/register[0][19]_i_24/O
                         net (fo=1, routed)           0.302    15.334    Ifetch/register[0][19]_i_24_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.458 f  Ifetch/register[0][19]_i_15/O
                         net (fo=1, routed)           0.911    16.369    Ifetch/register[0][19]_i_15_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.493 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           0.494    16.987    Ifetch/register[0][19]_i_5_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.111 f  Ifetch/register[0][19]_i_2/O
                         net (fo=3, routed)           1.416    18.527    Ifetch/ALU_result[19]
    SLICE_X62Y57         LUT4 (Prop_lut4_I2_O)        0.152    18.679 r  Ifetch/data_memory_i_67/O
                         net (fo=2, routed)           1.031    19.710    Ifetch/data_memory_i_67_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.348    20.058 r  Ifetch/data_memory_i_49/O
                         net (fo=2, routed)           0.838    20.897    Ifetch/controller/MemRead0__3
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.021 r  Ifetch/ledout_reg[15]_i_4/O
                         net (fo=32, routed)          1.176    22.197    dmemory/register_reg[27][0]
    SLICE_X70Y59         LUT2 (Prop_lut2_I1_O)        0.146    22.343 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857    23.200    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328    23.528 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.607    26.135    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.404    
                         clock uncertainty           -0.111    49.293    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    48.556    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -26.135    
  -------------------------------------------------------------------
                         slack                                 22.421    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.379ns  (logic 5.299ns (20.088%)  route 21.080ns (79.912%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         4.063    12.918    Ifetch/read_data1[4]
    SLICE_X70Y50         LUT5 (Prop_lut5_I1_O)        0.150    13.068 f  Ifetch/register[0][23]_i_45/O
                         net (fo=3, routed)           0.977    14.045    Ifetch/register[0][23]_i_45_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.348    14.393 f  Ifetch/register[0][17]_i_18/O
                         net (fo=2, routed)           1.100    15.494    decoder/register_reg[27][2]_0
    SLICE_X72Y54         LUT2 (Prop_lut2_I1_O)        0.124    15.618 f  decoder/register[0][16]_i_10/O
                         net (fo=1, routed)           0.669    16.287    Ifetch/register_reg[27][0]_17
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.411 f  Ifetch/register[0][16]_i_5/O
                         net (fo=1, routed)           0.861    17.272    Ifetch/register[0][16]_i_5_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124    17.396 f  Ifetch/register[0][16]_i_2/O
                         net (fo=3, routed)           1.213    18.609    Ifetch/ALU_result[16]
    SLICE_X60Y56         LUT5 (Prop_lut5_I1_O)        0.150    18.759 r  Ifetch/data_memory_i_68/O
                         net (fo=2, routed)           0.823    19.582    Ifetch/data_memory_i_68_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I1_O)        0.328    19.910 r  Ifetch/register[0][31]_i_7/O
                         net (fo=33, routed)          0.626    20.536    dmemory/MemRead
    SLICE_X61Y59         LUT3 (Prop_lut3_I1_O)        0.118    20.654 r  dmemory/data_memory_i_71/O
                         net (fo=1, routed)           1.581    22.236    dmemory/data_memory_i_71_n_0
    SLICE_X72Y59         LUT2 (Prop_lut2_I0_O)        0.354    22.590 r  dmemory/data_memory_i_52/O
                         net (fo=1, routed)           0.652    23.242    dmemory/Mem_write_data[29]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.326    23.568 r  dmemory/data_memory_i_19/O
                         net (fo=4, routed)           2.546    26.114    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.404    
                         clock uncertainty           -0.111    49.293    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    48.556    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.556    
                         arrival time                         -26.114    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.492ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.630ns  (logic 5.426ns (20.376%)  route 21.204ns (79.624%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 49.293 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         3.562    12.418    Ifetch/read_data1[4]
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.150    12.568 r  Ifetch/register[0][15]_i_44/O
                         net (fo=2, routed)           0.825    13.393    Ifetch/register[0][15]_i_44_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I3_O)        0.356    13.749 r  Ifetch/register[0][20]_i_35/O
                         net (fo=4, routed)           0.955    14.705    Ifetch/register[0][20]_i_35_n_0
    SLICE_X68Y53         LUT6 (Prop_lut6_I1_O)        0.327    15.032 r  Ifetch/register[0][19]_i_24/O
                         net (fo=1, routed)           0.302    15.334    Ifetch/register[0][19]_i_24_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.458 f  Ifetch/register[0][19]_i_15/O
                         net (fo=1, routed)           0.911    16.369    Ifetch/register[0][19]_i_15_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.493 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           0.494    16.987    Ifetch/register[0][19]_i_5_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.111 f  Ifetch/register[0][19]_i_2/O
                         net (fo=3, routed)           1.416    18.527    Ifetch/ALU_result[19]
    SLICE_X62Y57         LUT4 (Prop_lut4_I2_O)        0.152    18.679 r  Ifetch/data_memory_i_67/O
                         net (fo=2, routed)           1.031    19.710    Ifetch/data_memory_i_67_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.348    20.058 r  Ifetch/data_memory_i_49/O
                         net (fo=2, routed)           0.838    20.897    Ifetch/controller/MemRead0__3
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.021 r  Ifetch/ledout_reg[15]_i_4/O
                         net (fo=32, routed)          1.165    22.186    dmemory/register_reg[27][0]
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.118    22.304 r  dmemory/ledout_reg[1]_i_1/O
                         net (fo=2, routed)           0.837    23.141    dmemory/D[1]
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.326    23.467 r  dmemory/data_memory_i_47/O
                         net (fo=1, routed)           2.897    26.364    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.513    49.293    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.704    
                         clock uncertainty           -0.111    49.593    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.856    
                         arrival time                         -26.364    
  -------------------------------------------------------------------
                         slack                                 22.492    

Slack (MET) :             22.550ns  (required time - arrival time)
  Source:                 Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        26.129ns  (logic 5.456ns (20.881%)  route 20.673ns (79.119%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.149ns = ( 48.851 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.266ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.281    -1.748    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.124    -1.624 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          1.359    -0.266    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.188 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.765     3.954    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.078 r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         3.527     7.604    decoder/douta[10]
    SLICE_X33Y60         MUXF7 (Prop_muxf7_S_O)       0.276     7.880 r  decoder/register_reg[0][4]_i_25/O
                         net (fo=1, routed)           0.677     8.557    decoder/register_reg[0][4]_i_25_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299     8.856 r  decoder/register[0][4]_i_20/O
                         net (fo=113, routed)         3.562    12.418    Ifetch/read_data1[4]
    SLICE_X65Y50         LUT4 (Prop_lut4_I3_O)        0.150    12.568 r  Ifetch/register[0][15]_i_44/O
                         net (fo=2, routed)           0.825    13.393    Ifetch/register[0][15]_i_44_n_0
    SLICE_X67Y51         LUT4 (Prop_lut4_I3_O)        0.356    13.749 r  Ifetch/register[0][20]_i_35/O
                         net (fo=4, routed)           0.955    14.705    Ifetch/register[0][20]_i_35_n_0
    SLICE_X68Y53         LUT6 (Prop_lut6_I1_O)        0.327    15.032 r  Ifetch/register[0][19]_i_24/O
                         net (fo=1, routed)           0.302    15.334    Ifetch/register[0][19]_i_24_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.458 f  Ifetch/register[0][19]_i_15/O
                         net (fo=1, routed)           0.911    16.369    Ifetch/register[0][19]_i_15_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.493 r  Ifetch/register[0][19]_i_5/O
                         net (fo=1, routed)           0.494    16.987    Ifetch/register[0][19]_i_5_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.111 f  Ifetch/register[0][19]_i_2/O
                         net (fo=3, routed)           1.416    18.527    Ifetch/ALU_result[19]
    SLICE_X62Y57         LUT4 (Prop_lut4_I2_O)        0.152    18.679 r  Ifetch/data_memory_i_67/O
                         net (fo=2, routed)           1.031    19.710    Ifetch/data_memory_i_67_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.348    20.058 r  Ifetch/data_memory_i_49/O
                         net (fo=2, routed)           0.838    20.897    Ifetch/controller/MemRead0__3
    SLICE_X62Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.021 r  Ifetch/ledout_reg[15]_i_4/O
                         net (fo=32, routed)          1.223    22.244    dmemory/register_reg[27][0]
    SLICE_X60Y61         LUT2 (Prop_lut2_I1_O)        0.146    22.390 r  dmemory/ledout_reg[5]_i_1/O
                         net (fo=2, routed)           1.441    23.831    dmemory/D[5]
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.328    24.159 r  dmemory/data_memory_i_43/O
                         net (fo=4, routed)           1.704    25.864    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.071    48.851    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    49.261    
                         clock uncertainty           -0.111    49.151    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.414    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.414    
                         arrival time                         -25.864    
  -------------------------------------------------------------------
                         slack                                 22.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.586%)  route 0.149ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 49.369 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          0.149    50.000    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.288    49.369    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.341    49.710    
    SLICE_X72Y60         FDRE (Hold_fdre_C_D)         0.070    49.780    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.780    
                         arrival time                          50.000    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.541%)  route 0.156ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns = ( 49.369 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.156    50.006    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.288    49.369    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.341    49.710    
    SLICE_X72Y60         FDRE (Hold_fdre_C_D)         0.066    49.776    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.776    
                         arrival time                          50.006    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/pc_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.075%)  route 0.187ns (46.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 48.724 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 49.151 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.566    49.151    Ifetch/CLK
    SLICE_X62Y56         FDRE                                         r  Ifetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.167    49.318 r  Ifetch/pc_reg[0]/Q
                         net (fo=16, routed)          0.187    49.506    Ifetch/pc[0]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.045    49.551 r  Ifetch/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    49.551    Ifetch/pc[0]_i_1_n_0
    SLICE_X62Y56         FDRE                                         r  Ifetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.837    48.724    Ifetch/CLK
    SLICE_X62Y56         FDRE                                         r  Ifetch/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.427    49.151    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.124    49.275    Ifetch/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.275    
                         arrival time                          49.551    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.993%)  route 0.660ns (78.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns = ( 49.787 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          0.292    50.142    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.045    50.187 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.368    50.555    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.706    49.787    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    50.151    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    50.220    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.220    
                         arrival time                          50.555    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.860%)  route 0.665ns (78.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns = ( 49.686 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.406    50.257    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt_1
    SLICE_X72Y51         LUT2 (Prop_lut2_I0_O)        0.045    50.302 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.259    50.561    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.605    49.686    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    50.050    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    50.119    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.119    
                         arrival time                          50.561    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.443%)  route 0.545ns (74.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns = ( 49.564 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          0.285    50.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    SLICE_X72Y57         LUT2 (Prop_lut2_I1_O)        0.045    50.181 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.260    50.441    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.483    49.564    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    49.928    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    49.997    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.997    
                         arrival time                          50.441    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.629ns  (logic 0.364ns (57.889%)  route 0.265ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 48.722 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 49.149 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.564    49.149    Ifetch/CLK
    SLICE_X63Y61         FDRE                                         r  Ifetch/pc_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.146    49.295 r  Ifetch/pc_reg[24]/Q
                         net (fo=1, routed)           0.119    49.414    Ifetch/pc[24]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    49.522 r  Ifetch/branch_base_addr_carry__4/O[3]
                         net (fo=4, routed)           0.146    49.668    Ifetch/branch_base_addr[24]
    SLICE_X62Y61         LUT4 (Prop_lut4_I2_O)        0.110    49.778 r  Ifetch/link_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    49.778    Ifetch/next_pc[24]
    SLICE_X62Y61         FDRE                                         r  Ifetch/link_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.835    48.722    Ifetch/CLK
    SLICE_X62Y61         FDRE                                         r  Ifetch/link_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.440    49.162    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.125    49.287    Ifetch/link_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        -49.287    
                         arrival time                          49.778    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.686%)  route 0.809ns (81.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns = ( 49.779 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 f  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.266    50.116    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_1
    SLICE_X72Y62         LUT2 (Prop_lut2_I0_O)        0.045    50.161 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.544    50.705    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_6
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.698    49.779    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    50.143    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    50.212    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.212    
                         arrival time                          50.705    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 Ifetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.676ns  (logic 0.212ns (31.367%)  route 0.464ns (68.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 48.724 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 49.151 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.566    49.151    Ifetch/CLK
    SLICE_X62Y56         FDRE                                         r  Ifetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.167    49.318 r  Ifetch/pc_reg[0]/Q
                         net (fo=16, routed)          0.464    49.782    Ifetch/pc[0]
    SLICE_X66Y57         LUT3 (Prop_lut3_I2_O)        0.045    49.827 r  Ifetch/link_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    49.827    Ifetch/next_pc[0]
    SLICE_X66Y57         FDRE                                         r  Ifetch/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.837    48.724    Ifetch/CLK
    SLICE_X66Y57         FDRE                                         r  Ifetch/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.464    49.188    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.125    49.313    Ifetch/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.313    
                         arrival time                          49.827    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.646%)  route 0.761ns (80.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns = ( 49.697 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( 49.710 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.065 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.560    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.586 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.814    49.400    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045    49.445 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    49.710    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    49.851 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          0.511    50.361    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    SLICE_X82Y61         LUT2 (Prop_lut2_I1_O)        0.045    50.406 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.250    50.656    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.319 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    47.858    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    47.887 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.137    49.025    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.056    49.081 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.616    49.697    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    50.061    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    50.130    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.130    
                         arrival time                          50.656    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y15     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y17     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y16     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y16     Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y68     decoder/register_reg[18][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y68     decoder/register_reg[20][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y68     decoder/register_reg[26][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y68     decoder/register_reg[26][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y68     decoder/register_reg[30][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y67     decoder/register_reg[6][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y67     decoder/register_reg[9][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y62     decoder/register_reg[14][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y58     decoder/register_reg[14][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y56     decoder/register_reg[14][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y57     Ifetch/link_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y62     Ifetch/link_addr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y62     Ifetch/link_addr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y62     Ifetch/link_addr_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y60     Ifetch/link_addr_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     Ifetch/link_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y60     Ifetch/link_addr_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y60     Ifetch/link_addr_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y56     Ifetch/link_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y57     Ifetch/link_addr_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       88.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.718ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 1.844ns (18.604%)  route 8.068ns (81.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 98.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.327     9.724    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.995    98.638    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.290    
                         clock uncertainty           -0.111    99.180    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.443    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.443    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 88.718    

Slack (MET) :             88.831ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.844ns (18.303%)  route 8.231ns (81.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 98.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.490     9.887    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    98.914    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.566    
                         clock uncertainty           -0.111    99.455    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.718    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.718    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 88.831    

Slack (MET) :             88.836ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 1.844ns (18.419%)  route 8.167ns (81.581%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.427     9.824    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.508    
                         clock uncertainty           -0.111    99.397    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.660    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                 88.836    

Slack (MET) :             88.871ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 1.844ns (18.672%)  route 8.032ns (81.328%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 98.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.291     9.688    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.112    98.755    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.407    
                         clock uncertainty           -0.111    99.296    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.559    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 88.871    

Slack (MET) :             89.217ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 1.844ns (19.147%)  route 7.787ns (80.853%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410     2.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904     4.132    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153     4.285 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009     5.294    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357     5.651 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857     6.508    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328     6.836 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.607     9.443    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.508    
                         clock uncertainty           -0.111    99.397    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    98.660    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 89.217    

Slack (MET) :             89.303ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 1.838ns (19.144%)  route 7.763ns (80.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.244ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.461    -0.244    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.638 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.230     1.868    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.992 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=2, routed)           1.754     3.746    dmemory/douta[29]
    SLICE_X61Y59         LUT3 (Prop_lut3_I0_O)        0.152     3.898 r  dmemory/data_memory_i_71/O
                         net (fo=1, routed)           1.581     5.479    dmemory/data_memory_i_71_n_0
    SLICE_X72Y59         LUT2 (Prop_lut2_I0_O)        0.354     5.833 r  dmemory/data_memory_i_52/O
                         net (fo=1, routed)           0.652     6.485    dmemory/Mem_write_data[29]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.326     6.811 r  dmemory/data_memory_i_19/O
                         net (fo=4, routed)           2.546     9.357    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.508    
                         clock uncertainty           -0.111    99.397    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    98.660    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 89.303    

Slack (MET) :             89.422ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 1.844ns (19.443%)  route 7.640ns (80.557%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 98.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410     2.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904     4.132    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153     4.285 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009     5.294    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357     5.651 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857     6.508    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328     6.836 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.461     9.297    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    98.914    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.566    
                         clock uncertainty           -0.111    99.455    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    98.718    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.718    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 89.422    

Slack (MET) :             89.475ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 1.608ns (17.157%)  route 7.764ns (82.843%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.422     2.117    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.241 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=2, routed)           1.756     3.997    dmemory/douta[30]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     4.149 r  dmemory/data_memory_i_70/O
                         net (fo=1, routed)           1.237     5.386    dmemory/data_memory_i_70_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.326     5.712 r  dmemory/data_memory_i_51/O
                         net (fo=1, routed)           0.588     6.301    dmemory/Mem_write_data[30]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.425 r  dmemory/data_memory_i_18/O
                         net (fo=4, routed)           2.760     9.185    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.508    
                         clock uncertainty           -0.111    99.397    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    98.660    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 89.475    

Slack (MET) :             89.512ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.844ns (19.969%)  route 7.390ns (80.031%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 98.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410     2.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904     4.132    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153     4.285 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009     5.294    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357     5.651 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857     6.508    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328     6.836 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.211     9.047    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.112    98.755    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.407    
                         clock uncertainty           -0.111    99.296    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    98.559    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 89.512    

Slack (MET) :             89.583ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.846ns (19.926%)  route 7.418ns (80.074%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.422     2.117    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.241 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=2, routed)           1.644     3.884    dmemory/douta[27]
    SLICE_X61Y59         LUT3 (Prop_lut3_I0_O)        0.150     4.034 r  dmemory/data_memory_i_73/O
                         net (fo=1, routed)           1.368     5.402    dmemory/data_memory_i_73_n_0
    SLICE_X72Y59         LUT2 (Prop_lut2_I0_O)        0.358     5.760 r  dmemory/data_memory_i_54/O
                         net (fo=1, routed)           0.508     6.268    dmemory/Mem_write_data[27]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.332     6.600 r  dmemory/data_memory_i_21/O
                         net (fo=4, routed)           2.477     9.077    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.652    99.508    
                         clock uncertainty           -0.111    99.397    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    98.660    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 89.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.557    -0.858    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.138    -0.579    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.825    -1.288    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.464    -0.824    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.641    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.813%)  route 0.136ns (49.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.557    -0.858    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.136    -0.580    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.825    -1.288    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.464    -0.824    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.707    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.851%)  route 0.136ns (49.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.557    -0.858    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.136    -0.581    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.825    -1.288    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.464    -0.824    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.709    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.554    -0.861    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.654    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X52Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.822    -1.291    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.430    -0.861    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.075    -0.786    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.668%)  route 0.137ns (49.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.557    -0.858    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.137    -0.580    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.825    -1.288    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism              0.464    -0.824    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.715    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.859    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X55Y67         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.718 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=6, routed)           0.088    -0.630    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X54Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.585 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.585    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X54Y67         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.824    -1.289    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X54Y67         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.443    -0.846    
    SLICE_X54Y67         FDSE (Hold_fdse_C_D)         0.121    -0.725    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.231%)  route 0.099ns (34.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.859    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=9, routed)           0.099    -0.619    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[1]
    SLICE_X58Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.574 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.574    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_6
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.825    -1.288    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism              0.442    -0.846    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.121    -0.725    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.558    -0.857    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/Q
                         net (fo=2, routed)           0.102    -0.614    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.045    -0.569 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.569    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[3]
    SLICE_X58Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.827    -1.286    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.442    -0.844    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.121    -0.723    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.558    -0.857    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.693 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.592    uart/inst/upg_inst/s_axi_rdata[4]
    SLICE_X61Y67         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.827    -1.286    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y67         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism              0.443    -0.843    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.075    -0.768    uart/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.859    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X52Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.718 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/Q
                         net (fo=2, routed)           0.098    -0.620    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.575 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_i_1/O
                         net (fo=1, routed)           0.000    -0.575    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected0
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.824    -1.289    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                         clock pessimism              0.443    -0.846    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.091    -0.755    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y6      dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y6      dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11     dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y66     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y66     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clock1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.409ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 1.844ns (18.604%)  route 8.068ns (81.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 48.776 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.327     9.724    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.995    48.776    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.101    
                         clock uncertainty           -0.231    48.870    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.133    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.133    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 38.409    

Slack (MET) :             38.522ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.844ns (18.303%)  route 8.231ns (81.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 49.052 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.490     9.887    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    49.052    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.377    
                         clock uncertainty           -0.231    49.146    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.409    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.409    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 38.522    

Slack (MET) :             38.527ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        10.011ns  (logic 1.844ns (18.419%)  route 8.167ns (81.581%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.427     9.824    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.318    
                         clock uncertainty           -0.231    49.088    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.351    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.351    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                 38.527    

Slack (MET) :             38.561ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 1.844ns (18.672%)  route 8.032ns (81.328%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 48.893 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442     2.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.260 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238     4.498    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152     4.650 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054     5.705    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358     6.063 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006     7.069    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328     7.397 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.291     9.688    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.112    48.893    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.218    
                         clock uncertainty           -0.231    48.987    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    48.250    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.250    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 38.561    

Slack (MET) :             38.908ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 1.844ns (19.147%)  route 7.787ns (80.853%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410     2.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904     4.132    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153     4.285 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009     5.294    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357     5.651 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857     6.508    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328     6.836 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.607     9.443    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.318    
                         clock uncertainty           -0.231    49.088    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    48.351    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.351    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 38.908    

Slack (MET) :             38.994ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 1.838ns (19.144%)  route 7.763ns (80.856%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.244ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.461    -0.244    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.638 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.230     1.868    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.992 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=2, routed)           1.754     3.746    dmemory/douta[29]
    SLICE_X61Y59         LUT3 (Prop_lut3_I0_O)        0.152     3.898 r  dmemory/data_memory_i_71/O
                         net (fo=1, routed)           1.581     5.479    dmemory/data_memory_i_71_n_0
    SLICE_X72Y59         LUT2 (Prop_lut2_I0_O)        0.354     5.833 r  dmemory/data_memory_i_52/O
                         net (fo=1, routed)           0.652     6.485    dmemory/Mem_write_data[29]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.326     6.811 r  dmemory/data_memory_i_19/O
                         net (fo=4, routed)           2.546     9.357    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.318    
                         clock uncertainty           -0.231    49.088    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    48.351    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.351    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 38.994    

Slack (MET) :             39.112ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 1.844ns (19.443%)  route 7.640ns (80.557%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 49.052 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410     2.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904     4.132    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153     4.285 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009     5.294    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357     5.651 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857     6.508    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328     6.836 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.461     9.297    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    49.052    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.377    
                         clock uncertainty           -0.231    49.146    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    48.409    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.409    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 39.112    

Slack (MET) :             39.166ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 1.608ns (17.157%)  route 7.764ns (82.843%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.422     2.117    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[7]
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     2.241 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=2, routed)           1.756     3.997    dmemory/douta[30]
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.152     4.149 r  dmemory/data_memory_i_70/O
                         net (fo=1, routed)           1.237     5.386    dmemory/data_memory_i_70_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.326     5.712 r  dmemory/data_memory_i_51/O
                         net (fo=1, routed)           0.588     6.301    dmemory/Mem_write_data[30]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.425 r  dmemory/data_memory_i_18/O
                         net (fo=4, routed)           2.760     9.185    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.318    
                         clock uncertainty           -0.231    49.088    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    48.351    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.351    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 39.166    

Slack (MET) :             39.203ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 1.844ns (19.969%)  route 7.390ns (80.031%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 48.893 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410     2.104    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904     4.132    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153     4.285 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009     5.294    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357     5.651 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857     6.508    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328     6.836 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.211     9.047    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.112    48.893    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.218    
                         clock uncertainty           -0.231    48.987    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    48.250    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.250    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 39.203    

Slack (MET) :             39.274ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpuclk fall@50.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.846ns (19.926%)  route 7.418ns (80.074%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 48.994 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         2.200    -1.829    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.124    -1.705 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    -0.188    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     0.694 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.422     2.117    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.241 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=2, routed)           1.644     3.884    dmemory/douta[27]
    SLICE_X61Y59         LUT3 (Prop_lut3_I0_O)        0.150     4.034 r  dmemory/data_memory_i_73/O
                         net (fo=1, routed)           1.368     5.402    dmemory/data_memory_i_73_n_0
    SLICE_X72Y59         LUT2 (Prop_lut2_I0_O)        0.358     5.760 r  dmemory/data_memory_i_54/O
                         net (fo=1, routed)           0.508     6.268    dmemory/Mem_write_data[27]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.332     6.600 r  dmemory/data_memory_i_21/O
                         net (fo=4, routed)           2.477     9.077    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.120    47.681    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.100    47.781 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    48.994    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    49.318    
                         clock uncertainty           -0.231    49.088    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    48.351    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.351    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 39.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.184ns (7.629%)  route 2.228ns (92.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.558    -0.857    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=67, routed)          1.550     0.834    Ifetch/upg_done_o
    SLICE_X66Y66         LUT3 (Prop_lut3_I1_O)        0.043     0.877 r  Ifetch/instruction_memory_i_4/O
                         net (fo=8, routed)           0.678     1.555    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X64Y72         FDRE                                         r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.107    -1.005    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.056    -0.949 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.405    -0.544    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y72         FDRE                                         r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.746     0.202    
                         clock uncertainty            0.231     0.433    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.004     0.437    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[27][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.231ns (16.963%)  route 1.131ns (83.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=27, routed)          0.144    -0.070    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X72Y58         LUT6 (Prop_lut6_I3_O)        0.045    -0.025 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=2, routed)           0.552     0.527    Ifetch/bbstub_douta[31][19]
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.572 r  Ifetch/register[0][19]_i_1/O
                         net (fo=31, routed)          0.434     1.007    decoder/link_addr_reg[31][19]
    SLICE_X44Y58         FDRE                                         r  decoder/register_reg[27][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.835    -1.278    decoder/CLK
    SLICE_X44Y58         FDRE                                         r  decoder/register_reg[27][19]/C
                         clock pessimism              0.746    -0.532    
                         clock uncertainty            0.231    -0.302    
    SLICE_X44Y58         FDRE (Hold_fdre_C_D)         0.070    -0.232    decoder/register_reg[27][19]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[11][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.276ns (20.385%)  route 1.078ns (79.615%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.204     0.999    decoder/link_addr_reg[31][17]
    SLICE_X58Y60         FDRE                                         r  decoder/register_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.833    -1.280    decoder/CLK
    SLICE_X58Y60         FDRE                                         r  decoder/register_reg[11][17]/C
                         clock pessimism              0.746    -0.534    
                         clock uncertainty            0.231    -0.304    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.059    -0.245    decoder/register_reg[11][17]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[21][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.276ns (20.015%)  route 1.103ns (79.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.229     1.024    decoder/link_addr_reg[31][17]
    SLICE_X52Y58         FDRE                                         r  decoder/register_reg[21][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.831    -1.282    decoder/CLK
    SLICE_X52Y58         FDRE                                         r  decoder/register_reg[21][17]/C
                         clock pessimism              0.746    -0.536    
                         clock uncertainty            0.231    -0.306    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.066    -0.240    decoder/register_reg[21][17]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.184ns (6.147%)  route 2.809ns (93.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.558    -0.857    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y69         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=67, routed)          1.550     0.834    Ifetch/upg_done_o
    SLICE_X66Y66         LUT3 (Prop_lut3_I1_O)        0.043     0.877 r  Ifetch/instruction_memory_i_4/O
                         net (fo=8, routed)           1.260     2.137    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y32         RAMB18E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.107    -1.005    Ifetch/CLK
    SLICE_X66Y66         LUT4 (Prop_lut4_I0_O)        0.056    -0.949 r  Ifetch/instruction_memory_i_1/O
                         net (fo=32, routed)          0.699    -0.250    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.746     0.496    
                         clock uncertainty            0.231     0.727    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.117     0.844    Ifetch/instruction_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.297ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[17][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.276ns (19.737%)  route 1.122ns (80.263%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.248     1.043    decoder/link_addr_reg[31][17]
    SLICE_X54Y57         FDRE                                         r  decoder/register_reg[17][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.831    -1.282    decoder/CLK
    SLICE_X54Y57         FDRE                                         r  decoder/register_reg[17][17]/C
                         clock pessimism              0.746    -0.536    
                         clock uncertainty            0.231    -0.306    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.052    -0.254    decoder/register_reg[17][17]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[27][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.276ns (19.276%)  route 1.156ns (80.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.282     1.077    decoder/link_addr_reg[31][17]
    SLICE_X53Y59         FDRE                                         r  decoder/register_reg[27][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.831    -1.282    decoder/CLK
    SLICE_X53Y59         FDRE                                         r  decoder/register_reg[27][17]/C
                         clock pessimism              0.746    -0.536    
                         clock uncertainty            0.231    -0.306    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.070    -0.236    decoder/register_reg[27][17]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[22][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.276ns (19.227%)  route 1.159ns (80.773%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.286     1.080    decoder/link_addr_reg[31][17]
    SLICE_X52Y56         FDRE                                         r  decoder/register_reg[22][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.832    -1.281    decoder/CLK
    SLICE_X52Y56         FDRE                                         r  decoder/register_reg[22][17]/C
                         clock pessimism              0.746    -0.535    
                         clock uncertainty            0.231    -0.305    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.066    -0.239    decoder/register_reg[22][17]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[19][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.276ns (19.177%)  route 1.163ns (80.823%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.289     1.084    decoder/link_addr_reg[31][17]
    SLICE_X53Y58         FDRE                                         r  decoder/register_reg[19][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.831    -1.282    decoder/CLK
    SLICE_X53Y58         FDRE                                         r  decoder/register_reg[19][17]/C
                         clock pessimism              0.746    -0.536    
                         clock uncertainty            0.231    -0.306    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.066    -0.240    decoder/register_reg[19][17]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[15][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.276ns (19.287%)  route 1.155ns (80.713%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.749    -0.665    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.620 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.265    -0.355    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y60         FDRE                                         r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=27, routed)          0.355     0.141    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.186 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=2, routed)           0.203     0.388    Ifetch/bbstub_douta[31][17]
    SLICE_X68Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  Ifetch/register[0][17]_i_3/O
                         net (fo=1, routed)           0.316     0.750    Ifetch/reg_write_data[17]
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.045     0.795 r  Ifetch/register[0][17]_i_1/O
                         net (fo=31, routed)          0.281     1.076    decoder/link_addr_reg[31][17]
    SLICE_X56Y60         FDRE                                         r  decoder/register_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.831    -1.282    decoder/CLK
    SLICE_X56Y60         FDRE                                         r  decoder/register_reg[15][17]/C
                         clock pessimism              0.746    -0.536    
                         clock uncertainty            0.231    -0.306    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.052    -0.254    decoder/register_reg[15][17]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  1.329    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.052ns  (required time - arrival time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        12.855ns  (logic 2.855ns (22.210%)  route 10.000ns (77.790%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 47.600 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.629    47.600    Ifetch/CLK
    SLICE_X63Y57         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.459    48.059 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           2.166    50.225    Ifetch/pc[2]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124    50.349 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    50.349    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.899 r  Ifetch/branch_base_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    50.899    Ifetch/branch_base_addr_carry_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.013 r  Ifetch/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.013    Ifetch/branch_base_addr_carry__0_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.127 r  Ifetch/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.127    Ifetch/branch_base_addr_carry__1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.349 r  Ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           1.980    53.329    Ifetch/branch_base_addr[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.299    53.628 r  Ifetch/pc[16]_i_6/O
                         net (fo=1, routed)           0.000    53.628    Ifetch/pc[16]_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    54.175 r  Ifetch/pc_reg[16]_i_2/O[2]
                         net (fo=3, routed)           1.063    55.238    dmemory/pc_reg[16][13]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.302    55.540 r  dmemory/data_memory_i_3/O
                         net (fo=8, routed)           2.513    58.053    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y60         LUT2 (Prop_lut2_I0_O)        0.124    58.177 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.278    60.455    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.180    
                         clock uncertainty           -0.231    98.950    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    98.507    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.507    
                         arrival time                         -60.455    
  -------------------------------------------------------------------
                         slack                                 38.052    

Slack (MET) :             38.099ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        9.912ns  (logic 1.844ns (18.604%)  route 8.068ns (81.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 98.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.016ns = ( 49.984 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.372    48.343    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.124    48.467 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    49.984    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    50.866 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442    52.308    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124    52.432 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238    54.670    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152    54.822 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    55.877    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    56.235 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    57.241    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    57.569 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.327    59.896    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.995    98.638    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    98.963    
                         clock uncertainty           -0.231    98.732    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    97.995    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.995    
                         arrival time                         -59.896    
  -------------------------------------------------------------------
                         slack                                 38.099    

Slack (MET) :             38.133ns  (required time - arrival time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        12.832ns  (logic 2.855ns (22.250%)  route 9.977ns (77.750%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 98.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 47.600 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.629    47.600    Ifetch/CLK
    SLICE_X63Y57         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.459    48.059 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           2.166    50.225    Ifetch/pc[2]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124    50.349 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    50.349    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.899 r  Ifetch/branch_base_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    50.899    Ifetch/branch_base_addr_carry_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.013 r  Ifetch/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.013    Ifetch/branch_base_addr_carry__0_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.127 r  Ifetch/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.127    Ifetch/branch_base_addr_carry__1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.349 r  Ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           1.980    53.329    Ifetch/branch_base_addr[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.299    53.628 r  Ifetch/pc[16]_i_6/O
                         net (fo=1, routed)           0.000    53.628    Ifetch/pc[16]_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    54.175 r  Ifetch/pc_reg[16]_i_2/O[2]
                         net (fo=3, routed)           1.063    55.238    dmemory/pc_reg[16][13]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.302    55.540 r  dmemory/data_memory_i_3/O
                         net (fo=8, routed)           2.508    58.048    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y60         LUT2 (Prop_lut2_I0_O)        0.124    58.172 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.260    60.432    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    98.914    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.239    
                         clock uncertainty           -0.231    99.008    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    98.565    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.565    
                         arrival time                         -60.432    
  -------------------------------------------------------------------
                         slack                                 38.133    

Slack (MET) :             38.212ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        10.075ns  (logic 1.844ns (18.303%)  route 8.231ns (81.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 98.914 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.016ns = ( 49.984 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.372    48.343    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.124    48.467 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    49.984    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    50.866 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442    52.308    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124    52.432 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238    54.670    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152    54.822 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    55.877    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    56.235 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    57.241    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    57.569 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.490    60.059    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.271    98.914    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.239    
                         clock uncertainty           -0.231    99.008    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.271    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.271    
                         arrival time                         -60.059    
  -------------------------------------------------------------------
                         slack                                 38.212    

Slack (MET) :             38.217ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        10.011ns  (logic 1.844ns (18.419%)  route 8.167ns (81.581%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.016ns = ( 49.984 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.372    48.343    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.124    48.467 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    49.984    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    50.866 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442    52.308    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124    52.432 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238    54.670    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152    54.822 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    55.877    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    56.235 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    57.241    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    57.569 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.427    59.996    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.180    
                         clock uncertainty           -0.231    98.950    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.213    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.213    
                         arrival time                         -59.996    
  -------------------------------------------------------------------
                         slack                                 38.217    

Slack (MET) :             38.251ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        9.876ns  (logic 1.844ns (18.672%)  route 8.032ns (81.329%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 98.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.016ns = ( 49.984 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.372    48.343    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.124    48.467 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    49.984    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    50.866 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.442    52.308    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X72Y45         LUT6 (Prop_lut6_I1_O)        0.124    52.432 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           2.238    54.670    dmemory/douta[23]
    SLICE_X59Y61         LUT3 (Prop_lut3_I0_O)        0.152    54.822 r  dmemory/data_memory_i_77/O
                         net (fo=1, routed)           1.054    55.877    dmemory/data_memory_i_77_n_0
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.358    56.235 r  dmemory/data_memory_i_58/O
                         net (fo=1, routed)           1.006    57.241    dmemory/Mem_write_data[23]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.328    57.569 r  dmemory/data_memory_i_25/O
                         net (fo=4, routed)           2.291    59.860    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.112    98.755    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.080    
                         clock uncertainty           -0.231    98.849    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    98.112    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.112    
                         arrival time                         -59.860    
  -------------------------------------------------------------------
                         slack                                 38.251    

Slack (MET) :             38.344ns  (required time - arrival time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        12.192ns  (logic 2.855ns (23.418%)  route 9.337ns (76.582%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 47.600 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.629    47.600    Ifetch/CLK
    SLICE_X63Y57         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.459    48.059 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           2.166    50.225    Ifetch/pc[2]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124    50.349 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    50.349    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.899 r  Ifetch/branch_base_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    50.899    Ifetch/branch_base_addr_carry_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.013 r  Ifetch/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.013    Ifetch/branch_base_addr_carry__0_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.127 r  Ifetch/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.127    Ifetch/branch_base_addr_carry__1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.349 r  Ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           1.980    53.329    Ifetch/branch_base_addr[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.299    53.628 r  Ifetch/pc[16]_i_6/O
                         net (fo=1, routed)           0.000    53.628    Ifetch/pc[16]_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    54.175 r  Ifetch/pc_reg[16]_i_2/O[2]
                         net (fo=3, routed)           1.063    55.238    dmemory/pc_reg[16][13]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.302    55.540 r  dmemory/data_memory_i_3/O
                         net (fo=8, routed)           2.508    58.048    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y60         LUT2 (Prop_lut2_I0_O)        0.124    58.172 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.620    59.792    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.842    98.484    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    98.809    
                         clock uncertainty           -0.231    98.579    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    98.136    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.136    
                         arrival time                         -59.792    
  -------------------------------------------------------------------
                         slack                                 38.344    

Slack (MET) :             38.406ns  (required time - arrival time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        12.299ns  (logic 2.855ns (23.213%)  route 9.444ns (76.787%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 98.654 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 47.600 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.629    47.600    Ifetch/CLK
    SLICE_X63Y57         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.459    48.059 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           2.166    50.225    Ifetch/pc[2]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124    50.349 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    50.349    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.899 r  Ifetch/branch_base_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    50.899    Ifetch/branch_base_addr_carry_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.013 r  Ifetch/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.013    Ifetch/branch_base_addr_carry__0_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.127 r  Ifetch/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.127    Ifetch/branch_base_addr_carry__1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.349 r  Ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           1.980    53.329    Ifetch/branch_base_addr[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.299    53.628 r  Ifetch/pc[16]_i_6/O
                         net (fo=1, routed)           0.000    53.628    Ifetch/pc[16]_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    54.175 f  Ifetch/pc_reg[16]_i_2/O[2]
                         net (fo=3, routed)           1.063    55.238    dmemory/pc_reg[16][13]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.302    55.540 f  dmemory/data_memory_i_3/O
                         net (fo=8, routed)           2.638    58.178    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y60         LUT2 (Prop_lut2_I0_O)        0.124    58.302 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.597    59.899    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.011    98.654    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    98.979    
                         clock uncertainty           -0.231    98.748    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    98.305    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.305    
                         arrival time                         -59.899    
  -------------------------------------------------------------------
                         slack                                 38.406    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 Ifetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        12.183ns  (logic 2.855ns (23.435%)  route 9.328ns (76.565%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 98.623 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.400ns = ( 47.600 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        1.629    47.600    Ifetch/CLK
    SLICE_X63Y57         FDRE                                         r  Ifetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.459    48.059 f  Ifetch/pc_reg[2]/Q
                         net (fo=3, routed)           2.166    50.225    Ifetch/pc[2]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124    50.349 r  Ifetch/branch_base_addr_carry_i_1/O
                         net (fo=1, routed)           0.000    50.349    Ifetch/branch_base_addr_carry_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.899 r  Ifetch/branch_base_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    50.899    Ifetch/branch_base_addr_carry_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.013 r  Ifetch/branch_base_addr_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.013    Ifetch/branch_base_addr_carry__0_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.127 r  Ifetch/branch_base_addr_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.127    Ifetch/branch_base_addr_carry__1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.349 r  Ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           1.980    53.329    Ifetch/branch_base_addr[13]
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.299    53.628 r  Ifetch/pc[16]_i_6/O
                         net (fo=1, routed)           0.000    53.628    Ifetch/pc[16]_i_6_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    54.175 r  Ifetch/pc_reg[16]_i_2/O[2]
                         net (fo=3, routed)           1.063    55.238    dmemory/pc_reg[16][13]
    SLICE_X67Y61         LUT4 (Prop_lut4_I0_O)        0.302    55.540 r  dmemory/data_memory_i_3/O
                         net (fo=8, routed)           2.513    58.053    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X72Y60         LUT2 (Prop_lut2_I0_O)        0.124    58.177 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.606    59.783    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.980    98.623    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    98.947    
                         clock uncertainty           -0.231    98.717    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    98.274    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.274    
                         arrival time                         -59.783    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.598ns  (required time - arrival time)
  Source:                 dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out1_cpuclk fall@50.000ns)
  Data Path Delay:        9.631ns  (logic 1.844ns (19.147%)  route 7.787ns (80.853%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 98.856 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.016ns = ( 49.984 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                  IBUF                         0.000    50.000 f  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    51.233    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    44.164 f  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    45.875    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.971 f  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        2.372    48.343    dmemory/clk_out1
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.124    48.467 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.518    49.984    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882    50.866 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    52.276    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.124    52.400 r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=2, routed)           1.904    54.304    dmemory/douta[31]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.153    54.457 r  dmemory/data_memory_i_69/O
                         net (fo=1, routed)           1.009    55.466    dmemory/data_memory_i_69_n_0
    SLICE_X70Y59         LUT2 (Prop_lut2_I0_O)        0.357    55.823 r  dmemory/data_memory_i_50/O
                         net (fo=1, routed)           0.857    56.680    dmemory/Mem_write_data[31]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.328    57.008 r  dmemory/data_memory_i_17/O
                         net (fo=4, routed)           2.607    59.615    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.561 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.982    97.543    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.100    97.643 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          1.213    98.856    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.325    99.180    
                         clock uncertainty           -0.231    98.950    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    98.213    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.213    
                         arrival time                         -59.615    
  -------------------------------------------------------------------
                         slack                                 38.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 decoder/register_reg[4][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.503ns (23.837%)  route 1.607ns (76.163%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.567    -0.848    decoder/CLK
    SLICE_X37Y57         FDRE                                         r  decoder/register_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  decoder/register_reg[4][16]/Q
                         net (fo=2, routed)           0.110    -0.597    decoder/register_reg[4]_4[16]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.552 r  decoder/data_memory_i_280/O
                         net (fo=1, routed)           0.000    -0.552    decoder/data_memory_i_280_n_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.478 r  decoder/data_memory_i_160/O
                         net (fo=2, routed)           0.162    -0.316    decoder/data_memory_i_160_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.108    -0.208 r  decoder/data_memory_i_100/O
                         net (fo=1, routed)           0.633     0.426    dmemory/read_data2[16]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.471 r  dmemory/data_memory_i_84/O
                         net (fo=1, routed)           0.224     0.695    dmemory/data_memory_i_84_n_0
    SLICE_X70Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  dmemory/data_memory_i_65/O
                         net (fo=1, routed)           0.212     0.952    dmemory/Mem_write_data[16]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.997 r  dmemory/data_memory_i_32/O
                         net (fo=4, routed)           0.266     1.262    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.698    -0.302    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.444    
                         clock uncertainty            0.231     0.674    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.970    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 decoder/register_reg[4][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.503ns (23.716%)  route 1.618ns (76.284%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.567    -0.848    decoder/CLK
    SLICE_X37Y57         FDRE                                         r  decoder/register_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  decoder/register_reg[4][16]/Q
                         net (fo=2, routed)           0.110    -0.597    decoder/register_reg[4]_4[16]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.552 r  decoder/data_memory_i_280/O
                         net (fo=1, routed)           0.000    -0.552    decoder/data_memory_i_280_n_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.478 r  decoder/data_memory_i_160/O
                         net (fo=2, routed)           0.162    -0.316    decoder/data_memory_i_160_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.108    -0.208 r  decoder/data_memory_i_100/O
                         net (fo=1, routed)           0.633     0.426    dmemory/read_data2[16]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.471 r  dmemory/data_memory_i_84/O
                         net (fo=1, routed)           0.224     0.695    dmemory/data_memory_i_84_n_0
    SLICE_X70Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  dmemory/data_memory_i_65/O
                         net (fo=1, routed)           0.212     0.952    dmemory/Mem_write_data[16]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.997 r  dmemory/data_memory_i_32/O
                         net (fo=4, routed)           0.277     1.273    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.706    -0.294    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.452    
                         clock uncertainty            0.231     0.683    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.979    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 decoder/register_reg[28][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.559ns (28.617%)  route 1.394ns (71.383%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.561    -0.854    decoder/CLK
    SLICE_X53Y57         FDRE                                         r  decoder/register_reg[28][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  decoder/register_reg[28][13]/Q
                         net (fo=2, routed)           0.122    -0.590    decoder/register_reg[28]_28[13]
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.545 r  decoder/ledout_reg[13]_i_9/O
                         net (fo=1, routed)           0.000    -0.545    decoder/ledout_reg[13]_i_9_n_0
    SLICE_X53Y57         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.480 r  decoder/ledout_reg[13]_i_4/O
                         net (fo=2, routed)           0.140    -0.341    decoder/ledout_reg[13]_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.108    -0.233 r  decoder/ledout_reg[13]_i_3/O
                         net (fo=1, routed)           0.330     0.097    dmemory/read_data2[13]
    SLICE_X60Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.142 r  dmemory/ledout_reg[13]_i_2/O
                         net (fo=1, routed)           0.181     0.323    dmemory/ledout_reg[13]_i_2_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I0_O)        0.048     0.371 r  dmemory/ledout_reg[13]_i_1/O
                         net (fo=2, routed)           0.462     0.833    dmemory/D[13]
    SLICE_X72Y62         LUT4 (Prop_lut4_I0_O)        0.107     0.940 r  dmemory/data_memory_i_35/O
                         net (fo=4, routed)           0.160     1.100    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.485    -0.515    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.231    
                         clock uncertainty            0.231     0.461    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     0.757    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 decoder/register_reg[19][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.500ns (23.507%)  route 1.627ns (76.493%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.568    -0.847    decoder/CLK
    SLICE_X36Y53         FDRE                                         r  decoder/register_reg[19][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  decoder/register_reg[19][10]/Q
                         net (fo=2, routed)           0.125    -0.581    decoder/register_reg[19]_19[10]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.536 r  decoder/ledout_reg[10]_i_10/O
                         net (fo=1, routed)           0.000    -0.536    decoder/ledout_reg[10]_i_10_n_0
    SLICE_X39Y52         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.465 r  decoder/ledout_reg[10]_i_5/O
                         net (fo=3, routed)           0.116    -0.349    decoder/register_reg[0][10]_1
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.108    -0.241 r  decoder/ledout_reg[10]_i_3/O
                         net (fo=2, routed)           0.619     0.378    dmemory/read_data2[10]
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  dmemory/ledout_reg[10]_i_2/O
                         net (fo=1, routed)           0.142     0.566    dmemory/ledout_reg[10]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.611 r  dmemory/ledout_reg[10]_i_1/O
                         net (fo=2, routed)           0.449     1.060    dmemory/D[10]
    SLICE_X72Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.105 r  dmemory/data_memory_i_38/O
                         net (fo=4, routed)           0.176     1.280    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.485    -0.515    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.231    
                         clock uncertainty            0.231     0.461    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.757    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 decoder/register_reg[4][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.503ns (22.929%)  route 1.691ns (77.071%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.567    -0.848    decoder/CLK
    SLICE_X37Y57         FDRE                                         r  decoder/register_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  decoder/register_reg[4][16]/Q
                         net (fo=2, routed)           0.110    -0.597    decoder/register_reg[4]_4[16]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.552 r  decoder/data_memory_i_280/O
                         net (fo=1, routed)           0.000    -0.552    decoder/data_memory_i_280_n_0
    SLICE_X36Y57         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.478 r  decoder/data_memory_i_160/O
                         net (fo=2, routed)           0.162    -0.316    decoder/data_memory_i_160_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.108    -0.208 r  decoder/data_memory_i_100/O
                         net (fo=1, routed)           0.633     0.426    dmemory/read_data2[16]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.471 r  dmemory/data_memory_i_84/O
                         net (fo=1, routed)           0.224     0.695    dmemory/data_memory_i_84_n_0
    SLICE_X70Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  dmemory/data_memory_i_65/O
                         net (fo=1, routed)           0.212     0.952    dmemory/Mem_write_data[16]
    SLICE_X71Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.997 r  dmemory/data_memory_i_32/O
                         net (fo=4, routed)           0.349     1.346    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.483    -0.517    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.228    
                         clock uncertainty            0.231     0.459    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.755    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 decoder/register_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.575ns (23.616%)  route 1.860ns (76.384%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.564    -0.851    decoder/CLK
    SLICE_X39Y61         FDRE                                         r  decoder/register_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  decoder/register_reg[7][11]/Q
                         net (fo=2, routed)           0.065    -0.645    decoder/register_reg[7]_7[11]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.600 r  decoder/register[0][27]_i_43/O
                         net (fo=1, routed)           0.000    -0.600    decoder/register[0][27]_i_43_n_0
    SLICE_X38Y61         MUXF7 (Prop_muxf7_I1_O)      0.075    -0.525 r  decoder/register_reg[0][27]_i_26/O
                         net (fo=2, routed)           0.140    -0.385    decoder/register_reg[0][27]_i_26_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.108    -0.277 r  decoder/ledout_reg[11]_i_3/O
                         net (fo=1, routed)           0.482     0.205    dmemory/read_data2[11]
    SLICE_X58Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.250 r  dmemory/ledout_reg[11]_i_2/O
                         net (fo=1, routed)           0.140     0.390    dmemory/ledout_reg[11]_i_2_n_0
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.046     0.436 r  dmemory/ledout_reg[11]_i_1/O
                         net (fo=2, routed)           0.459     0.895    dmemory/D[11]
    SLICE_X70Y59         LUT4 (Prop_lut4_I0_O)        0.115     1.010 r  dmemory/data_memory_i_37/O
                         net (fo=4, routed)           0.574     1.584    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[6]
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.647    -0.353    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.393    
                         clock uncertainty            0.231     0.623    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.919    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 decoder/register_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.597ns (26.261%)  route 1.676ns (73.739%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.569    -0.846    decoder/CLK
    SLICE_X33Y55         FDRE                                         r  decoder/register_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.718 r  decoder/register_reg[11][9]/Q
                         net (fo=2, routed)           0.126    -0.592    decoder/register_reg[11]_11[9]
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.099    -0.493 r  decoder/ledout_reg[9]_i_12/O
                         net (fo=1, routed)           0.000    -0.493    decoder/ledout_reg[9]_i_12_n_0
    SLICE_X32Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.431 r  decoder/ledout_reg[9]_i_6/O
                         net (fo=2, routed)           0.117    -0.314    decoder/ledout_reg[9]_i_6_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I3_O)        0.108    -0.206 r  decoder/ledout_reg[9]_i_3/O
                         net (fo=1, routed)           0.531     0.325    dmemory/read_data2[9]
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  dmemory/ledout_reg[9]_i_2/O
                         net (fo=1, routed)           0.280     0.650    dmemory/ledout_reg[9]_i_2_n_0
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.043     0.693 r  dmemory/ledout_reg[9]_i_1/O
                         net (fo=2, routed)           0.448     1.141    dmemory/D[9]
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.112     1.253 r  dmemory/data_memory_i_39/O
                         net (fo=4, routed)           0.174     1.428    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.485    -0.515    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.231    
                         clock uncertainty            0.231     0.461    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.757    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 decoder/register_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.491ns (20.884%)  route 1.860ns (79.116%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.631    -0.783    decoder/CLK
    SLICE_X48Y48         FDRE                                         r  decoder/register_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.642 r  decoder/register_reg[8][6]/Q
                         net (fo=2, routed)           0.132    -0.511    decoder/register_reg[8]_8[6]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.466 r  decoder/ledout_reg[6]_i_12/O
                         net (fo=1, routed)           0.000    -0.466    decoder/ledout_reg[6]_i_12_n_0
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.404 r  decoder/ledout_reg[6]_i_6/O
                         net (fo=2, routed)           0.111    -0.293    decoder/ledout_reg[6]_i_6_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.108    -0.185 r  decoder/ledout_reg[6]_i_3/O
                         net (fo=1, routed)           0.466     0.282    dmemory/read_data2[6]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.327 r  dmemory/ledout_reg[6]_i_2/O
                         net (fo=1, routed)           0.162     0.489    dmemory/ledout_reg[6]_i_2_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.534 r  dmemory/ledout_reg[6]_i_1/O
                         net (fo=2, routed)           0.642     1.176    dmemory/D[6]
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.221 r  dmemory/data_memory_i_42/O
                         net (fo=4, routed)           0.347     1.568    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.616    -0.384    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.362    
                         clock uncertainty            0.231     0.592    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.888    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 decoder/register_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.491ns (22.089%)  route 1.732ns (77.911%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.631    -0.783    decoder/CLK
    SLICE_X48Y48         FDRE                                         r  decoder/register_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.642 r  decoder/register_reg[8][6]/Q
                         net (fo=2, routed)           0.132    -0.511    decoder/register_reg[8]_8[6]
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.466 r  decoder/ledout_reg[6]_i_12/O
                         net (fo=1, routed)           0.000    -0.466    decoder/ledout_reg[6]_i_12_n_0
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.404 r  decoder/ledout_reg[6]_i_6/O
                         net (fo=2, routed)           0.111    -0.293    decoder/ledout_reg[6]_i_6_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.108    -0.185 r  decoder/ledout_reg[6]_i_3/O
                         net (fo=1, routed)           0.466     0.282    dmemory/read_data2[6]
    SLICE_X61Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.327 r  dmemory/ledout_reg[6]_i_2/O
                         net (fo=1, routed)           0.162     0.489    dmemory/ledout_reg[6]_i_2_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.534 r  dmemory/ledout_reg[6]_i_1/O
                         net (fo=2, routed)           0.642     1.176    dmemory/D[6]
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.221 r  dmemory/data_memory_i_42/O
                         net (fo=4, routed)           0.219     1.440    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.485    -0.515    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.231    
                         clock uncertainty            0.231     0.461    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.757    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 decoder/register_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.597ns (24.543%)  route 1.836ns (75.457%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.746ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clock1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    clock1/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clock1/inst/clkout1_buf/O
                         net (fo=1058, routed)        0.569    -0.846    decoder/CLK
    SLICE_X33Y55         FDRE                                         r  decoder/register_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.718 r  decoder/register_reg[11][9]/Q
                         net (fo=2, routed)           0.126    -0.592    decoder/register_reg[11]_11[9]
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.099    -0.493 r  decoder/ledout_reg[9]_i_12/O
                         net (fo=1, routed)           0.000    -0.493    decoder/ledout_reg[9]_i_12_n_0
    SLICE_X32Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.431 r  decoder/ledout_reg[9]_i_6/O
                         net (fo=2, routed)           0.117    -0.314    decoder/ledout_reg[9]_i_6_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I3_O)        0.108    -0.206 r  decoder/ledout_reg[9]_i_3/O
                         net (fo=1, routed)           0.531     0.325    dmemory/read_data2[9]
    SLICE_X59Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  dmemory/ledout_reg[9]_i_2/O
                         net (fo=1, routed)           0.280     0.650    dmemory/ledout_reg[9]_i_2_n_0
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.043     0.693 r  dmemory/ledout_reg[9]_i_1/O
                         net (fo=2, routed)           0.448     1.141    dmemory/D[9]
    SLICE_X73Y61         LUT4 (Prop_lut4_I0_O)        0.112     1.253 r  dmemory/data_memory_i_39/O
                         net (fo=4, routed)           0.334     1.587    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[4]
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clock1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  clock1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    clock1/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clock1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.056    -1.056    dmemory/clk_out2
    SLICE_X73Y61         LUT4 (Prop_lut4_I3_O)        0.056    -1.000 r  dmemory/data_memory_i_1/O
                         net (fo=34, routed)          0.616    -0.384    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.746     0.362    
                         clock uncertainty            0.231     0.592    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.888    dmemory/data_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.698    





