vendor_name = ModelSim
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/ALU1/ALU1.vhd
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/DECODER/DECODER.vhd
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/FSM/FSM.vhd
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/STORAGELE/STORAGELE.vhd
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/SSEG/SSEG.vhd
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/PROCESSOR/PROCESSOR.bdf
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/PROCESSOR/Waveform.vwf
source_file = 1, C:/Users/ayaan/Desktop/Lab 6/PROCESSOR/db/PROCESSOR.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = PROCESSOR
instance = comp, \inst6|Q[3] , inst6|Q[3], PROCESSOR, 1
instance = comp, \inst3|Q[1] , inst3|Q[1], PROCESSOR, 1
instance = comp, \B[3]~I , B[3], PROCESSOR, 1
instance = comp, \A[1]~I , A[1], PROCESSOR, 1
instance = comp, \clk~I , clk, PROCESSOR, 1
instance = comp, \inst5|yfsm.s0~0 , inst5|yfsm.s0~0, PROCESSOR, 1
instance = comp, \reset~I , reset, PROCESSOR, 1
instance = comp, \datain~I , datain, PROCESSOR, 1
instance = comp, \inst5|yfsm.s0 , inst5|yfsm.s0, PROCESSOR, 1
instance = comp, \inst5|yfsm.s1~0 , inst5|yfsm.s1~0, PROCESSOR, 1
instance = comp, \inst5|yfsm.s1 , inst5|yfsm.s1, PROCESSOR, 1
instance = comp, \inst5|yfsm.s2 , inst5|yfsm.s2, PROCESSOR, 1
instance = comp, \inst5|yfsm.s3 , inst5|yfsm.s3, PROCESSOR, 1
instance = comp, \inst5|yfsm.s4~feeder , inst5|yfsm.s4~feeder, PROCESSOR, 1
instance = comp, \inst5|yfsm.s4 , inst5|yfsm.s4, PROCESSOR, 1
instance = comp, \inst5|yfsm.s5 , inst5|yfsm.s5, PROCESSOR, 1
instance = comp, \inst5|yfsm.s6 , inst5|yfsm.s6, PROCESSOR, 1
instance = comp, \inst5|yfsm.s7 , inst5|yfsm.s7, PROCESSOR, 1
instance = comp, \inst5|yfsm.s8 , inst5|yfsm.s8, PROCESSOR, 1
instance = comp, \inst5|WideOr10 , inst5|WideOr10, PROCESSOR, 1
instance = comp, \inst|Result[3]~0 , inst|Result[3]~0, PROCESSOR, 1
instance = comp, \A[3]~I , A[3], PROCESSOR, 1
instance = comp, \inst3|Q[3] , inst3|Q[3], PROCESSOR, 1
instance = comp, \inst5|WideOr11~0 , inst5|WideOr11~0, PROCESSOR, 1
instance = comp, \inst|Selector4~0 , inst|Selector4~0, PROCESSOR, 1
instance = comp, \inst5|WideOr9~0 , inst5|WideOr9~0, PROCESSOR, 1
instance = comp, \B[2]~I , B[2], PROCESSOR, 1
instance = comp, \inst6|Q[2] , inst6|Q[2], PROCESSOR, 1
instance = comp, \B[1]~I , B[1], PROCESSOR, 1
instance = comp, \inst6|Q[1] , inst6|Q[1], PROCESSOR, 1
instance = comp, \B[0]~I , B[0], PROCESSOR, 1
instance = comp, \inst6|Q[0] , inst6|Q[0], PROCESSOR, 1
instance = comp, \inst|Add1~0 , inst|Add1~0, PROCESSOR, 1
instance = comp, \inst|Add1~2 , inst|Add1~2, PROCESSOR, 1
instance = comp, \inst|Add1~4 , inst|Add1~4, PROCESSOR, 1
instance = comp, \inst|Add1~6 , inst|Add1~6, PROCESSOR, 1
instance = comp, \inst|Selector4~1 , inst|Selector4~1, PROCESSOR, 1
instance = comp, \inst|Add0~0 , inst|Add0~0, PROCESSOR, 1
instance = comp, \inst|Add0~2 , inst|Add0~2, PROCESSOR, 1
instance = comp, \inst|Add0~4 , inst|Add0~4, PROCESSOR, 1
instance = comp, \inst|Add0~6 , inst|Add0~6, PROCESSOR, 1
instance = comp, \inst|Selector4~2 , inst|Selector4~2, PROCESSOR, 1
instance = comp, \inst|Selector4~3 , inst|Selector4~3, PROCESSOR, 1
instance = comp, \inst|Selector4~4 , inst|Selector4~4, PROCESSOR, 1
instance = comp, \inst|Result[3] , inst|Result[3], PROCESSOR, 1
instance = comp, \A[7]~I , A[7], PROCESSOR, 1
instance = comp, \inst3|Q[7] , inst3|Q[7], PROCESSOR, 1
instance = comp, \inst|Selector0~0 , inst|Selector0~0, PROCESSOR, 1
instance = comp, \B[7]~I , B[7], PROCESSOR, 1
instance = comp, \inst6|Q[7] , inst6|Q[7], PROCESSOR, 1
instance = comp, \A[6]~I , A[6], PROCESSOR, 1
instance = comp, \inst3|Q[6] , inst3|Q[6], PROCESSOR, 1
instance = comp, \A[5]~I , A[5], PROCESSOR, 1
instance = comp, \inst3|Q[5] , inst3|Q[5], PROCESSOR, 1
instance = comp, \B[4]~I , B[4], PROCESSOR, 1
instance = comp, \inst6|Q[4] , inst6|Q[4], PROCESSOR, 1
instance = comp, \inst|Add1~8 , inst|Add1~8, PROCESSOR, 1
instance = comp, \inst|Add1~10 , inst|Add1~10, PROCESSOR, 1
instance = comp, \inst|Add1~12 , inst|Add1~12, PROCESSOR, 1
instance = comp, \inst|Add1~14 , inst|Add1~14, PROCESSOR, 1
instance = comp, \inst|Selector0~1 , inst|Selector0~1, PROCESSOR, 1
instance = comp, \inst|Add0~8 , inst|Add0~8, PROCESSOR, 1
instance = comp, \inst|Add0~10 , inst|Add0~10, PROCESSOR, 1
instance = comp, \inst|Add0~12 , inst|Add0~12, PROCESSOR, 1
instance = comp, \inst|Add0~14 , inst|Add0~14, PROCESSOR, 1
instance = comp, \inst|Selector0~2 , inst|Selector0~2, PROCESSOR, 1
instance = comp, \inst|Selector0~3 , inst|Selector0~3, PROCESSOR, 1
instance = comp, \inst|Selector0~4 , inst|Selector0~4, PROCESSOR, 1
instance = comp, \inst|Result[7] , inst|Result[7], PROCESSOR, 1
instance = comp, \A[2]~I , A[2], PROCESSOR, 1
instance = comp, \inst3|Q[2] , inst3|Q[2], PROCESSOR, 1
instance = comp, \inst|Selector5~0 , inst|Selector5~0, PROCESSOR, 1
instance = comp, \inst|Selector5~1 , inst|Selector5~1, PROCESSOR, 1
instance = comp, \inst|Selector5~2 , inst|Selector5~2, PROCESSOR, 1
instance = comp, \inst|Selector5~3 , inst|Selector5~3, PROCESSOR, 1
instance = comp, \inst|Selector5~4 , inst|Selector5~4, PROCESSOR, 1
instance = comp, \inst|Result[2] , inst|Result[2], PROCESSOR, 1
instance = comp, \enable~I , enable, PROCESSOR, 1
instance = comp, \A[0]~I , A[0], PROCESSOR, 1
instance = comp, \inst3|Q[0] , inst3|Q[0], PROCESSOR, 1
instance = comp, \inst|Selector7~0 , inst|Selector7~0, PROCESSOR, 1
instance = comp, \inst|Selector7~1 , inst|Selector7~1, PROCESSOR, 1
instance = comp, \inst|Selector7~2 , inst|Selector7~2, PROCESSOR, 1
instance = comp, \inst|Selector7~3 , inst|Selector7~3, PROCESSOR, 1
instance = comp, \inst|Selector7~4 , inst|Selector7~4, PROCESSOR, 1
instance = comp, \inst|Result[0] , inst|Result[0], PROCESSOR, 1
instance = comp, \inst|Selector6~0 , inst|Selector6~0, PROCESSOR, 1
instance = comp, \inst|Selector6~1 , inst|Selector6~1, PROCESSOR, 1
instance = comp, \inst|Selector6~2 , inst|Selector6~2, PROCESSOR, 1
instance = comp, \inst|Selector6~3 , inst|Selector6~3, PROCESSOR, 1
instance = comp, \inst|Selector6~4 , inst|Selector6~4, PROCESSOR, 1
instance = comp, \inst|Result[1] , inst|Result[1], PROCESSOR, 1
instance = comp, \inst1|Mux0~0 , inst1|Mux0~0, PROCESSOR, 1
instance = comp, \inst1|Mux1~0 , inst1|Mux1~0, PROCESSOR, 1
instance = comp, \inst1|Mux2~0 , inst1|Mux2~0, PROCESSOR, 1
instance = comp, \inst1|Mux3~0 , inst1|Mux3~0, PROCESSOR, 1
instance = comp, \inst1|Mux4~0 , inst1|Mux4~0, PROCESSOR, 1
instance = comp, \inst1|Mux5~0 , inst1|Mux5~0, PROCESSOR, 1
instance = comp, \inst1|Mux6~0 , inst1|Mux6~0, PROCESSOR, 1
instance = comp, \B[6]~I , B[6], PROCESSOR, 1
instance = comp, \inst6|Q[6] , inst6|Q[6], PROCESSOR, 1
instance = comp, \inst|Selector1~3 , inst|Selector1~3, PROCESSOR, 1
instance = comp, \inst|Selector1~4 , inst|Selector1~4, PROCESSOR, 1
instance = comp, \inst|Selector1~0 , inst|Selector1~0, PROCESSOR, 1
instance = comp, \inst|Selector1~1 , inst|Selector1~1, PROCESSOR, 1
instance = comp, \inst|Selector1~2 , inst|Selector1~2, PROCESSOR, 1
instance = comp, \inst|Result[6] , inst|Result[6], PROCESSOR, 1
instance = comp, \inst|Selector2~3 , inst|Selector2~3, PROCESSOR, 1
instance = comp, \inst|Selector2~4 , inst|Selector2~4, PROCESSOR, 1
instance = comp, \B[5]~I , B[5], PROCESSOR, 1
instance = comp, \inst6|Q[5] , inst6|Q[5], PROCESSOR, 1
instance = comp, \inst|Selector2~0 , inst|Selector2~0, PROCESSOR, 1
instance = comp, \inst|Selector2~1 , inst|Selector2~1, PROCESSOR, 1
instance = comp, \inst|Selector2~2 , inst|Selector2~2, PROCESSOR, 1
instance = comp, \inst|Result[5] , inst|Result[5], PROCESSOR, 1
instance = comp, \inst|Selector3~0 , inst|Selector3~0, PROCESSOR, 1
instance = comp, \A[4]~I , A[4], PROCESSOR, 1
instance = comp, \inst3|Q[4] , inst3|Q[4], PROCESSOR, 1
instance = comp, \inst|Selector3~2 , inst|Selector3~2, PROCESSOR, 1
instance = comp, \inst|Selector3~1 , inst|Selector3~1, PROCESSOR, 1
instance = comp, \inst|Selector3~3 , inst|Selector3~3, PROCESSOR, 1
instance = comp, \inst|Selector3~4 , inst|Selector3~4, PROCESSOR, 1
instance = comp, \inst|Result[4] , inst|Result[4], PROCESSOR, 1
instance = comp, \inst2|Mux0~0 , inst2|Mux0~0, PROCESSOR, 1
instance = comp, \inst2|Mux1~0 , inst2|Mux1~0, PROCESSOR, 1
instance = comp, \inst2|Mux2~0 , inst2|Mux2~0, PROCESSOR, 1
instance = comp, \inst2|Mux3~0 , inst2|Mux3~0, PROCESSOR, 1
instance = comp, \inst2|Mux4~0 , inst2|Mux4~0, PROCESSOR, 1
instance = comp, \inst2|Mux5~0 , inst2|Mux5~0, PROCESSOR, 1
instance = comp, \inst2|Mux6~0 , inst2|Mux6~0, PROCESSOR, 1
instance = comp, \inst5|WideOr12 , inst5|WideOr12, PROCESSOR, 1
instance = comp, \inst5|WideOr13~0 , inst5|WideOr13~0, PROCESSOR, 1
instance = comp, \inst8|Mux0~0 , inst8|Mux0~0, PROCESSOR, 1
instance = comp, \inst8|Mux1~0 , inst8|Mux1~0, PROCESSOR, 1
instance = comp, \inst8|Mux2~0 , inst8|Mux2~0, PROCESSOR, 1
instance = comp, \inst8|Mux4~0 , inst8|Mux4~0, PROCESSOR, 1
instance = comp, \inst8|Mux5~0 , inst8|Mux5~0, PROCESSOR, 1
instance = comp, \inst8|Mux6~0 , inst8|Mux6~0, PROCESSOR, 1
instance = comp, \neg1[0]~I , neg1[0], PROCESSOR, 1
instance = comp, \neg1[1]~I , neg1[1], PROCESSOR, 1
instance = comp, \neg1[2]~I , neg1[2], PROCESSOR, 1
instance = comp, \neg1[3]~I , neg1[3], PROCESSOR, 1
instance = comp, \neg1[4]~I , neg1[4], PROCESSOR, 1
instance = comp, \neg1[5]~I , neg1[5], PROCESSOR, 1
instance = comp, \neg1[6]~I , neg1[6], PROCESSOR, 1
instance = comp, \neg2[0]~I , neg2[0], PROCESSOR, 1
instance = comp, \neg2[1]~I , neg2[1], PROCESSOR, 1
instance = comp, \neg2[2]~I , neg2[2], PROCESSOR, 1
instance = comp, \neg2[3]~I , neg2[3], PROCESSOR, 1
instance = comp, \neg2[4]~I , neg2[4], PROCESSOR, 1
instance = comp, \neg2[5]~I , neg2[5], PROCESSOR, 1
instance = comp, \neg2[6]~I , neg2[6], PROCESSOR, 1
instance = comp, \r1[0]~I , r1[0], PROCESSOR, 1
instance = comp, \r1[1]~I , r1[1], PROCESSOR, 1
instance = comp, \r1[2]~I , r1[2], PROCESSOR, 1
instance = comp, \r1[3]~I , r1[3], PROCESSOR, 1
instance = comp, \r1[4]~I , r1[4], PROCESSOR, 1
instance = comp, \r1[5]~I , r1[5], PROCESSOR, 1
instance = comp, \r1[6]~I , r1[6], PROCESSOR, 1
instance = comp, \r2[0]~I , r2[0], PROCESSOR, 1
instance = comp, \r2[1]~I , r2[1], PROCESSOR, 1
instance = comp, \r2[2]~I , r2[2], PROCESSOR, 1
instance = comp, \r2[3]~I , r2[3], PROCESSOR, 1
instance = comp, \r2[4]~I , r2[4], PROCESSOR, 1
instance = comp, \r2[5]~I , r2[5], PROCESSOR, 1
instance = comp, \r2[6]~I , r2[6], PROCESSOR, 1
instance = comp, \student[0]~I , student[0], PROCESSOR, 1
instance = comp, \student[1]~I , student[1], PROCESSOR, 1
instance = comp, \student[2]~I , student[2], PROCESSOR, 1
instance = comp, \student[3]~I , student[3], PROCESSOR, 1
instance = comp, \student[4]~I , student[4], PROCESSOR, 1
instance = comp, \student[5]~I , student[5], PROCESSOR, 1
instance = comp, \student[6]~I , student[6], PROCESSOR, 1
