Timing Analyzer report for Computer_System_custom
Tue Jan 11 09:04:47 2022
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Computer_System_custom                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.18        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  70.0%      ;
;     Processor 3            ;  66.3%      ;
;     Processor 4            ;  45.0%      ;
;     Processors 5-16        ;   3.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                   ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+
; top_level.sdc                                                                                   ; OK     ; Tue Jan 11 09:03:47 2022 ;
; e:/quartus/computer_system_custom/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.sdc ; OK     ; Tue Jan 11 09:03:47 2022 ;
; e:/quartus/computer_system_custom/db/ip/custom_qsys/submodules/altera_reset_controller.sdc      ; OK     ; Tue Jan 11 09:03:47 2022 ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                         ; Source                                                                           ; Targets                                                                            ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; altera_reserved_tck                                                            ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { altera_reserved_tck }                                                            ;
; CLOCK2_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { CLOCK2_50 }                                                                      ;
; CLOCK3_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { CLOCK3_50 }                                                                      ;
; CLOCK_50                                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                ;                                                                                  ; { CLOCK_50 }                                                                       ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] } ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]   ; { u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] }   ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                   ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 3.43 MHz   ; 3.43 MHz        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 147.75 MHz ; 147.75 MHz      ; altera_reserved_tck                                                            ;      ;
; 149.77 MHz ; 149.77 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -271.234 ; -6565.439     ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 33.323   ; 0.000         ;
; altera_reserved_tck                                                            ; 46.616   ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                     ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.324 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.386 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.403 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 11.063 ; 0.000         ;
; altera_reserved_tck                                                            ; 47.945 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                  ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 1.005 ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 2.209 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.706  ; 0.000         ;
; CLOCK_50                                                                       ; 9.819  ; 0.000         ;
; CLOCK2_50                                                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                      ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 19.697 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.560 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -271.234 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.532    ;
; -271.121 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.419    ;
; -271.090 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.358    ;
; -271.064 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.362    ;
; -271.057 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.305    ;
; -271.031 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.329    ;
; -270.982 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.280    ;
; -270.977 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.245    ;
; -270.972 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.270    ;
; -270.944 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.192    ;
; -270.939 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 291.193    ;
; -270.932 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.230    ;
; -270.920 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.188    ;
; -270.916 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.164    ;
; -270.887 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.155    ;
; -270.887 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.135    ;
; -270.862 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.160    ;
; -270.854 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.102    ;
; -270.839 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 291.080    ;
; -270.838 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.106    ;
; -270.828 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.096    ;
; -270.826 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 291.080    ;
; -270.805 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.053    ;
; -270.803 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.051    ;
; -270.795 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.043    ;
; -270.788 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.056    ;
; -270.778 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.076    ;
; -270.769 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 291.023    ;
; -270.755 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 291.023    ;
; -270.755 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 291.003    ;
; -270.746 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.994    ;
; -270.736 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 290.990    ;
; -270.726 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.967    ;
; -270.718 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.986    ;
; -270.713 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.961    ;
; -270.709 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 291.007    ;
; -270.687 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 290.941    ;
; -270.685 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.933    ;
; -270.677 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 290.931    ;
; -270.669 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.910    ;
; -270.665 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.963    ;
; -270.664 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.912    ;
; -270.654 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.902    ;
; -270.642 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.910    ;
; -270.637 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 290.891    ;
; -270.636 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.877    ;
; -270.635 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.876    ;
; -270.614 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.862    ;
; -270.608 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.906    ;
; -270.601 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.869    ;
; -270.587 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.828    ;
; -270.585 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.853    ;
; -270.577 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.818    ;
; -270.575 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.873    ;
; -270.567 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 290.826    ;
; -270.567 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 290.821    ;
; -270.565 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.833    ;
; -270.552 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.820    ;
; -270.544 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.792    ;
; -270.543 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.841    ;
; -270.537 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.778    ;
; -270.532 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.780    ;
; -270.526 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.824    ;
; -270.522 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.763    ;
; -270.520 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[54]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 290.305    ;
; -270.516 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.814    ;
; -270.511 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[60]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 290.751    ;
; -270.503 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.771    ;
; -270.493 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.761    ;
; -270.488 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.756    ;
; -270.487 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[61]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 290.727    ;
; -270.476 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.774    ;
; -270.467 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.708    ;
; -270.465 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.706    ;
; -270.454 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 290.713    ;
; -270.453 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.721    ;
; -270.440 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[56]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 290.225    ;
; -270.436 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[53]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.734    ;
; -270.434 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[72]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 290.689    ;
; -270.432 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.673    ;
; -270.431 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.699    ;
; -270.414 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.256      ; 290.668    ;
; -270.407 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[54]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 290.192    ;
; -270.406 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.704    ;
; -270.399 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.667    ;
; -270.398 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[60]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 290.638    ;
; -270.398 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.666    ;
; -270.397 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 290.656    ;
; -270.397 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 290.217    ;
; -270.391 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.639    ;
; -270.383 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.624    ;
; -270.383 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.270      ; 290.651    ;
; -270.380 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[62]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 290.620    ;
; -270.379 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[120] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.283      ; 290.660    ;
; -270.378 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[11] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 290.676    ;
; -270.374 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[61]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 290.614    ;
; -270.373 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 290.614    ;
; -270.366 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 290.614    ;
; -270.364 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.261      ; 290.623    ;
; -270.360 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[0]   ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.259      ; 290.617    ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 33.323 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.641      ;
; 33.335 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.298      ;
; 33.394 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 6.234      ;
; 33.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 6.229      ;
; 33.407 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 6.221      ;
; 33.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.106      ;
; 33.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.106      ;
; 33.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.106      ;
; 33.527 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 6.106      ;
; 33.761 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.867      ;
; 33.761 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.867      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.808 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 5.820      ;
; 33.944 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 5.691      ;
; 34.261 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.372      ;
; 34.459 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.080      ; 5.619      ;
; 34.545 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.080      ; 5.533      ;
; 34.918 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[1]                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 5.005      ;
; 34.939 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.709      ;
; 35.039 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.602      ;
; 35.081 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.555      ;
; 35.141 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.500      ;
; 35.161 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.475      ;
; 35.172 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.476      ;
; 35.201 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.435      ;
; 35.208 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.433      ;
; 35.213 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.428      ;
; 35.233 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.408      ;
; 35.256 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.392      ;
; 35.262 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.386      ;
; 35.289 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.359      ;
; 35.313 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.350     ; 4.335      ;
; 35.325 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.311      ;
; 35.331 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.310      ;
; 35.347 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.294      ;
; 35.352 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.289      ;
; 35.374 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.262      ;
; 35.474 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.167      ;
; 35.489 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.152      ;
; 35.492 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.144      ;
; 35.497 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.144      ;
; 35.513 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.370     ; 4.115      ;
; 35.522 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.362     ; 4.114      ;
; 35.880 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.218      ; 4.376      ;
; 35.954 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.542     ; 3.502      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.074 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.846      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.079 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.841      ;
; 36.086 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[3]                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.840      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.132 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.787      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.176 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.744      ;
; 36.198 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 3.721      ;
; 36.243 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 3.682      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
; 36.251 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 3.669      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.534      ;
; 46.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.501      ;
; 46.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.458      ;
; 46.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.468      ;
; 46.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.375      ;
; 46.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.352      ;
; 46.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.257      ;
; 46.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.161      ;
; 46.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 3.149      ;
; 47.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.998      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.994      ;
; 47.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.902      ;
; 47.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.555      ;
; 47.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.391      ;
; 47.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.423      ;
; 47.817 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.326      ;
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.063      ;
; 48.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.644      ;
; 49.186 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 0.964      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.828      ;
; 94.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.642      ;
; 94.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.642      ;
; 94.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.640      ;
; 94.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.634      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.500      ;
; 94.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.354      ;
; 94.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.353      ;
; 94.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.351      ;
; 94.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.336      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.143      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.130      ;
; 94.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.017      ;
; 94.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.017      ;
; 94.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.017      ;
; 94.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.017      ;
; 94.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.017      ;
; 94.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.979      ;
; 94.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.979      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.944      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.944      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.942      ;
; 95.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.936      ;
; 95.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.849      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.811      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.811      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.811      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.811      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.811      ;
; 95.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.811      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.800      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.710      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.710      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.699      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.699      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.699      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.699      ;
; 95.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.699      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.614      ;
; 95.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.565      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.564      ;
; 95.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.563      ;
; 95.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.557      ;
; 95.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.557      ;
; 95.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.557      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.545      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.545      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.545      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.545      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.324 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.994      ;
; 0.327 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[3]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.997      ;
; 0.329 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.999      ;
; 0.331 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.994      ;
; 0.331 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.994      ;
; 0.331 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.001      ;
; 0.335 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.005      ;
; 0.335 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.005      ;
; 0.336 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.998      ;
; 0.341 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.004      ;
; 0.343 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.343 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.351 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.014      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[1]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.023      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.023      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.019      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.014      ;
; 0.357 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.020      ;
; 0.357 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.028      ;
; 0.359 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.022      ;
; 0.362 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.025      ;
; 0.363 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.020      ;
; 0.363 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.032      ;
; 0.364 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|startofpacket                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.036      ;
; 0.364 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.027      ;
; 0.364 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.027      ;
; 0.364 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.033      ;
; 0.364 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.033      ;
; 0.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.027      ;
; 0.370 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.027      ;
; 0.371 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.034      ;
; 0.371 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.041      ;
; 0.371 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.033      ;
; 0.376 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|startofpacket                                                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.057      ;
; 0.378 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.040      ;
; 0.389 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.052      ;
; 0.390 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.053      ;
; 0.391 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.053      ;
; 0.393 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.062      ;
; 0.395 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.058      ;
; 0.396 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.059      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.060      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.062      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|EOP                                                                                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|EOP                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heartrate_variability_stress_level_translator|wait_latency_counter[1]                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heartrate_variability_stress_level_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[13]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[13]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|RRDY                                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|RRDY                                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|ROE                                                                                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|ROE                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|TOE                                                                                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|TOE                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heartrate_variability_stress_level_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heartrate_variability_stress_level_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.386 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.423 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.688      ;
; 0.423 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.687      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_HS                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.698      ;
; 0.436 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.370      ; 1.028      ;
; 0.450 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.714      ;
; 0.463 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.727      ;
; 0.467 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.370      ; 1.059      ;
; 0.477 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.741      ;
; 0.518 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.783      ;
; 0.519 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.784      ;
; 0.522 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.787      ;
; 0.522 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.787      ;
; 0.536 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.819      ;
; 0.545 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.809      ;
; 0.574 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.838      ;
; 0.578 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.842      ;
; 0.583 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.847      ;
; 0.583 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.866      ;
; 0.593 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.859      ;
; 0.594 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.859      ;
; 0.596 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.862      ;
; 0.600 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.865      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_BLANK                                                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.620 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.886      ;
; 0.622 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.887      ;
; 0.643 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.908      ;
; 0.646 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.911      ;
; 0.649 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.915      ;
; 0.655 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.919      ;
; 0.656 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.920      ;
; 0.656 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.921      ;
; 0.659 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.924      ;
; 0.665 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.929      ;
; 0.669 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.935      ;
; 0.673 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.937      ;
; 0.673 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.938      ;
; 0.674 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.938      ;
; 0.677 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.942      ;
; 0.677 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.941      ;
; 0.678 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.942      ;
; 0.683 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.948      ;
; 0.685 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.949      ;
; 0.686 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.951      ;
; 0.688 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.952      ;
; 0.704 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.547      ; 1.437      ;
; 0.726 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.990      ;
; 0.745 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.010      ;
; 0.748 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.547      ; 1.481      ;
; 0.757 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.022      ;
; 0.757 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.022      ;
; 0.758 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.023      ;
; 0.759 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.024      ;
; 0.759 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.024      ;
; 0.760 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.025      ;
; 0.767 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.770 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.775 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.547      ; 1.508      ;
; 0.788 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.053      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.414 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.696      ;
; 0.421 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.703      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.699      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.454 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.723      ;
; 0.460 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.816      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.561 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.562 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.563 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.563 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.563 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.563 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.564 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.576 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.577 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.597 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.863      ;
; 0.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.863      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.860      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.867      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.618 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.883      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.884      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.890      ;
; 0.629 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.894      ;
; 0.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.900      ;
; 0.639 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.644 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.912      ;
; 0.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.925      ;
; 0.662 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.927      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 11.063 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[3]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 8.571      ;
; 11.064 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[19]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 8.566      ;
; 11.064 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[20]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 8.566      ;
; 11.066 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[21]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 8.535      ;
; 11.066 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[17]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 8.556      ;
; 11.067 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[0]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 8.548      ;
; 11.068 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[13]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 8.559      ;
; 11.069 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[3]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 8.691      ;
; 11.069 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[3]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 8.691      ;
; 11.070 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[11]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 8.533      ;
; 11.071 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[3]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 8.684      ;
; 11.072 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[19]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 8.679      ;
; 11.072 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[20]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 8.679      ;
; 11.074 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[17]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.669      ;
; 11.074 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[21]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 8.648      ;
; 11.074 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[2]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.669      ;
; 11.075 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[29]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 8.590      ;
; 11.075 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[9]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.661      ;
; 11.075 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.661      ;
; 11.076 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[2]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 8.640      ;
; 11.076 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[5]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.672      ;
; 11.076 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.672      ;
; 11.076 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[12]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.672      ;
; 11.076 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 8.640      ;
; 11.078 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 8.646      ;
; 11.080 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[23]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 8.547      ;
; 11.082 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[10]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 8.561      ;
; 11.082 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[12]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 8.561      ;
; 11.082 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[4]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 8.568      ;
; 11.082 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[2]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 8.568      ;
; 11.082 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[11]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.680      ;
; 11.083 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[29]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.703      ;
; 11.083 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[10]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 8.703      ;
; 11.086 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[7]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 8.669      ;
; 11.087 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[7]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 8.592      ;
; 11.087 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[28]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 8.592      ;
; 11.087 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[30]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 8.592      ;
; 11.088 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 8.646      ;
; 11.088 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[4]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 8.646      ;
; 11.088 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[23]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.660      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[8]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 8.551      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[9]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 8.551      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[24]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 8.551      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[15]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 8.551      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[2]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 8.681      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[4]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 8.681      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[10]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 8.674      ;
; 11.090 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 8.674      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[6]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 8.565      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[22]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 8.553      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[25]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 8.577      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[26]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 8.577      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[27]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 8.577      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[5]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 8.565      ;
; 11.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[16]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 8.553      ;
; 11.092 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[31]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 8.570      ;
; 11.092 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[1]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 8.558      ;
; 11.094 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[14]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 8.532      ;
; 11.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 8.705      ;
; 11.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[7]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 8.705      ;
; 11.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[28]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 8.705      ;
; 11.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[30]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 8.705      ;
; 11.096 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[18]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 8.541      ;
; 11.098 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[8]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.664      ;
; 11.098 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[9]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.664      ;
; 11.098 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[15]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.664      ;
; 11.098 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[24]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.664      ;
; 11.098 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 8.689      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[5]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 8.678      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[6]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 8.678      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[16]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 8.666      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[22]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 8.666      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[25]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 8.690      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[26]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 8.690      ;
; 11.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[27]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 8.690      ;
; 11.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 8.671      ;
; 11.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[31]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 8.683      ;
; 11.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[0]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 8.683      ;
; 11.101 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[6]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 8.652      ;
; 11.101 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[8]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 8.652      ;
; 11.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 8.645      ;
; 11.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[1]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.639      ;
; 11.104 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[18]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 8.654      ;
; 11.213 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.712      ;
; 11.213 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.712      ;
; 11.213 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.712      ;
; 11.229 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][19]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 8.703      ;
; 11.229 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][93]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 8.703      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_Interval_Timer:interval_timer|readdata[14]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[14]                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_Interval_Timer:interval_timer|readdata[12]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[12]                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[9]                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|data_to_cpu[9]                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.230 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.685      ;
; 11.297 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.415      ;
; 11.298 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_19                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 8.410      ;
; 11.298 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_20                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 8.410      ;
; 11.300 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_17                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 8.400      ;
; 11.300 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_21                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 8.379      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.217      ;
; 47.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.217      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.522      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.468      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.217      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.208      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.114      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.114      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.114      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.114      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.109      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.109      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.947      ;
; 98.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.839      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.816      ;
; 98.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.779      ;
; 98.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
; 98.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.418      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.005  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.270      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.270      ;
; 1.393  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.658      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.435  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.701      ;
; 1.439  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.705      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.526  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.787      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.973      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.973      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.788  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.065      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.072      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.048  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.331      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.383      ;
; 51.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.324      ; 2.072      ;
; 51.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.324      ; 2.072      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 2.209 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_channel[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.461      ;
; 2.209 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_dest_id[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.461      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.274 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.529      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|has_pending_responses       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.530      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|pending_response_count[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.530      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.530      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.530      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.530      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.537      ;
; 2.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.530      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[4]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.570      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.570      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.570      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[2]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[3]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[5]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[6]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[7]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[8]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[9]                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[10]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[11]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[12]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[13]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.282 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[15]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.568      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.568      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.568      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.567      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.567      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.566      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.567      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.579      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.579      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.564      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.564      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.564      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.564      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.564      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.564      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.563      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.563      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.563      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.563      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.563      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.563      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.555      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.555      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 4.555      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.568      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.568      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.568      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.571      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.571      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.584      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.575      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.575      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.575      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.575      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[17]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[18]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[19]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[20]                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[2]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[3]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[4]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[5]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[6]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[7]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[8]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[9]                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.569      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[17]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[18]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[19]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
; 4.283 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[20]                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.572      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
Worst Case Available Settling Time: 37.211 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                    ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 3.77 MHz   ; 3.77 MHz        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 164.02 MHz ; 164.02 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ;      ;
; 168.07 MHz ; 168.07 MHz      ; altera_reserved_tck                                                            ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -245.000 ; -5883.843     ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 33.903   ; 0.000         ;
; altera_reserved_tck                                                            ; 47.025   ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.325 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.339 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.355 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 11.975 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.244 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 0.910 ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.984 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.690  ; 0.000         ;
; CLOCK_50                                                                       ; 9.799  ; 0.000         ;
; CLOCK2_50                                                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                      ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 19.681 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.494 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -245.000 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.274    ;
; -244.903 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 265.149    ;
; -244.888 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.162    ;
; -244.886 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 265.113    ;
; -244.861 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.135    ;
; -244.816 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.090    ;
; -244.791 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 265.037    ;
; -244.777 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.051    ;
; -244.774 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 265.001    ;
; -244.765 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.992    ;
; -244.764 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 265.010    ;
; -244.762 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.036    ;
; -244.760 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.994    ;
; -244.747 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.974    ;
; -244.734 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 265.008    ;
; -244.719 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.965    ;
; -244.702 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.929    ;
; -244.692 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.913    ;
; -244.685 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.959    ;
; -244.680 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.926    ;
; -244.665 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.911    ;
; -244.663 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.890    ;
; -244.653 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.880    ;
; -244.648 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.875    ;
; -244.648 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.882    ;
; -244.637 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.883    ;
; -244.626 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.853    ;
; -244.621 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.855    ;
; -244.620 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.847    ;
; -244.592 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.866    ;
; -244.588 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.834    ;
; -244.581 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.808    ;
; -244.580 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.801    ;
; -244.576 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.810    ;
; -244.571 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.798    ;
; -244.553 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.774    ;
; -244.548 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.822    ;
; -244.542 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.769    ;
; -244.537 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.771    ;
; -244.527 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.754    ;
; -244.524 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.770    ;
; -244.522 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.756    ;
; -244.509 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.730    ;
; -244.508 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.729    ;
; -244.499 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.726    ;
; -244.494 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.728    ;
; -244.480 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.754    ;
; -244.469 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.690    ;
; -244.454 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.675    ;
; -244.453 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.727    ;
; -244.451 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.697    ;
; -244.450 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.677    ;
; -244.445 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.679    ;
; -244.434 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.661    ;
; -244.427 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 264.666    ;
; -244.426 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.647    ;
; -244.412 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.658    ;
; -244.410 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[54]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 264.212    ;
; -244.408 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.682    ;
; -244.397 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.671    ;
; -244.397 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.618    ;
; -244.386 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.632    ;
; -244.385 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.631    ;
; -244.377 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.598    ;
; -244.370 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.591    ;
; -244.369 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.643    ;
; -244.368 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[60]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.221      ; 264.588    ;
; -244.354 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.628    ;
; -244.348 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[56]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 264.150    ;
; -244.340 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.586    ;
; -244.333 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[61]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.221      ; 264.553    ;
; -244.326 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.600    ;
; -244.325 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.546    ;
; -244.316 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[72]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.550    ;
; -244.315 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 264.554    ;
; -244.313 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.540    ;
; -244.308 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 264.542    ;
; -244.301 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.547    ;
; -244.300 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.546    ;
; -244.298 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[54]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 264.100    ;
; -244.292 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 264.128    ;
; -244.288 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 264.527    ;
; -244.286 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.507    ;
; -244.286 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.532    ;
; -244.283 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.228      ; 264.510    ;
; -244.280 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[53]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.554    ;
; -244.277 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.551    ;
; -244.274 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.520    ;
; -244.273 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[126] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 264.109    ;
; -244.271 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.492    ;
; -244.271 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[54]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 264.073    ;
; -244.258 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.504    ;
; -244.256 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[11] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.275      ; 264.530    ;
; -244.256 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[60]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.221      ; 264.476    ;
; -244.252 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[62]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.221      ; 264.472    ;
; -244.251 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[0]   ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.237      ; 264.487    ;
; -244.247 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 264.493    ;
; -244.243 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.464    ;
; -244.243 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 264.482    ;
; -244.240 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 264.461    ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 33.903 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 5.774      ;
; 33.955 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 6.010      ;
; 33.974 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.698      ;
; 33.978 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.694      ;
; 33.985 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.687      ;
; 34.062 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 5.615      ;
; 34.062 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 5.615      ;
; 34.062 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 5.615      ;
; 34.062 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 5.615      ;
; 34.303 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.369      ;
; 34.304 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.368      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 5.339      ;
; 34.448 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 5.231      ;
; 34.760 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 4.917      ;
; 34.923 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.089      ; 5.165      ;
; 35.023 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.089      ; 5.065      ;
; 35.259 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[1]                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 4.679      ;
; 35.404 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.288      ;
; 35.480 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 4.204      ;
; 35.521 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.158      ;
; 35.568 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 4.116      ;
; 35.595 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.097      ;
; 35.595 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.084      ;
; 35.626 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.053      ;
; 35.630 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 4.054      ;
; 35.634 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 4.050      ;
; 35.652 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 4.032      ;
; 35.676 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.016      ;
; 35.678 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.014      ;
; 35.702 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.990      ;
; 35.723 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.969      ;
; 35.751 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.928      ;
; 35.758 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 3.926      ;
; 35.770 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 3.914      ;
; 35.787 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 3.897      ;
; 35.805 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.874      ;
; 35.880 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 3.804      ;
; 35.894 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 3.790      ;
; 35.898 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.781      ;
; 35.902 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.315     ; 3.782      ;
; 35.926 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.753      ;
; 35.943 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.327     ; 3.729      ;
; 36.131 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 4.091      ;
; 36.249 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.498     ; 3.252      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.435 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.494      ;
; 36.436 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[3]                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.058     ; 3.505      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.451 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.478      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.455 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.474      ;
; 36.486 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.442      ;
; 36.515 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 3.419      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.538 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.391      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
; 36.591 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 3.338      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.203      ;
; 47.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.168      ;
; 47.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.145      ;
; 47.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.154      ;
; 47.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.090      ;
; 47.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.072      ;
; 47.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.005      ;
; 47.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.902      ;
; 47.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.894      ;
; 47.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.744      ;
; 47.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.694      ;
; 47.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.648      ;
; 47.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.324      ;
; 47.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.261      ;
; 48.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.143      ;
; 48.088 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.135      ;
; 48.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.890      ;
; 48.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.479      ;
; 49.363 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 0.865      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.353      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.163      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.163      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.161      ;
; 94.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.160      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.112      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.922      ;
; 95.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.922      ;
; 95.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.920      ;
; 95.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.919      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.790      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.748      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.661      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.661      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.661      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.661      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.661      ;
; 95.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.563      ;
; 95.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.563      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.600      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.600      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.598      ;
; 95.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.597      ;
; 95.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.409      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.397      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.397      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.397      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.397      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.397      ;
; 95.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.397      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.406      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.322      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.322      ;
; 95.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.319      ;
; 95.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.319      ;
; 95.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.319      ;
; 95.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.319      ;
; 95.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.319      ;
; 95.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.168      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.156      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.156      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.156      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.156      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.156      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.156      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.183      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.183      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.183      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.183      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.325 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.927      ;
; 0.329 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.931      ;
; 0.330 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.932      ;
; 0.331 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.933      ;
; 0.332 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0]    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.934      ;
; 0.333 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.935      ;
; 0.339 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.941      ;
; 0.341 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.342 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.944      ;
; 0.343 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.937      ;
; 0.344 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[1]                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.349 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.943      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[6]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[5]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                            ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|EOP                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|EOP                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|use_reg                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|use_reg                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|count[0]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|count[0]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heartrate_variability_stress_level_translator|wait_latency_counter[1]                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heartrate_variability_stress_level_translator|wait_latency_counter[1]                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|address_reg[1]                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|address_reg[1]                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                  ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                              ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interval_timer_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_2_s1_translator|wait_latency_counter[1]                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[13]                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[13]                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[7]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[7]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[13]                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[13]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[1]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[3]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[3]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[4]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[4]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][90]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][90]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][62]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][16]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][16]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][17]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][17]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][93]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][89]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][71]                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|RRDY                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|RRDY                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|ROE                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|ROE                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|TOE                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|TOE                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[1]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:heartrate_variability_stress_level_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.382 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.624      ;
; 0.383 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.624      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_HS                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.407 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.648      ;
; 0.426 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.667      ;
; 0.438 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.679      ;
; 0.440 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 0.968      ;
; 0.468 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 0.996      ;
; 0.475 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.717      ;
; 0.475 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.717      ;
; 0.479 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.721      ;
; 0.479 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.721      ;
; 0.491 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.749      ;
; 0.494 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.735      ;
; 0.521 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.762      ;
; 0.523 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.764      ;
; 0.533 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.791      ;
; 0.534 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.775      ;
; 0.549 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_BLANK                                                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.793      ;
; 0.556 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.796      ;
; 0.557 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.800      ;
; 0.571 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.814      ;
; 0.571 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.814      ;
; 0.573 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.816      ;
; 0.575 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.816      ;
; 0.589 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.830      ;
; 0.592 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.835      ;
; 0.599 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.841      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.844      ;
; 0.606 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.847      ;
; 0.612 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.853      ;
; 0.614 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.855      ;
; 0.615 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.856      ;
; 0.615 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.856      ;
; 0.616 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.857      ;
; 0.618 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.859      ;
; 0.618 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.859      ;
; 0.619 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.860      ;
; 0.623 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.865      ;
; 0.625 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.866      ;
; 0.628 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.869      ;
; 0.630 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.636 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.310      ;
; 0.661 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.902      ;
; 0.670 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.679 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.353      ;
; 0.697 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.939      ;
; 0.697 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.939      ;
; 0.698 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.940      ;
; 0.699 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.941      ;
; 0.699 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.941      ;
; 0.700 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.942      ;
; 0.702 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.376      ;
; 0.702 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.944      ;
; 0.716 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.720 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.383 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.640      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.646      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.643      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.647      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.650      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.654      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.653      ;
; 0.417 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.424 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.665      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.665      ;
; 0.425 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.666      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.670      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.749      ;
; 0.515 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.516 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.517 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.518 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.528 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.769      ;
; 0.530 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.772      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.554 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.795      ;
; 0.554 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.791      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.568 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.809      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.812      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.814      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.589 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.833      ;
; 0.603 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.846      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 11.975 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[19]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.678      ;
; 11.975 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[20]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.678      ;
; 11.976 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[17]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 7.670      ;
; 11.976 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[3]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 7.682      ;
; 11.977 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[13]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 7.672      ;
; 11.977 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[11]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 7.647      ;
; 11.977 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[0]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 7.660      ;
; 11.981 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[21]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.255     ; 7.644      ;
; 11.987 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[29]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.701      ;
; 11.990 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[23]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 7.660      ;
; 11.990 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[4]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 7.682      ;
; 11.990 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[2]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 7.682      ;
; 11.991 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[10]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 7.675      ;
; 11.991 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[12]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 7.675      ;
; 11.991 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[19]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.778      ;
; 11.991 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[20]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.778      ;
; 11.992 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[3]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 7.782      ;
; 11.992 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[17]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.770      ;
; 11.992 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[2]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.770      ;
; 11.993 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[5]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.772      ;
; 11.993 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[9]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.760      ;
; 11.993 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.760      ;
; 11.993 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.747      ;
; 11.993 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.772      ;
; 11.993 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[12]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.772      ;
; 11.995 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[3]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.785      ;
; 11.995 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[3]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.785      ;
; 11.997 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[21]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.744      ;
; 11.998 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[7]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.703      ;
; 11.998 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[28]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.703      ;
; 11.998 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[30]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.703      ;
; 11.998 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[2]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.735      ;
; 11.998 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.735      ;
; 11.999 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[22]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 7.668      ;
; 11.999 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[16]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 7.668      ;
; 12.000 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[31]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 7.684      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[6]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 7.678      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[8]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.663      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[9]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.663      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[24]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.663      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[25]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.690      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[26]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.690      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[27]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 7.690      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[15]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.663      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[5]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 7.678      ;
; 12.001 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[1]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 7.671      ;
; 12.002 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[14]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 7.646      ;
; 12.003 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[18]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 7.659      ;
; 12.003 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[29]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.801      ;
; 12.003 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[10]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.801      ;
; 12.004 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 7.747      ;
; 12.004 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[4]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 7.747      ;
; 12.004 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[11]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.776      ;
; 12.006 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[7]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 7.768      ;
; 12.006 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[2]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 7.782      ;
; 12.006 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[4]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 7.782      ;
; 12.006 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[23]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.760      ;
; 12.007 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[10]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.775      ;
; 12.007 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.775      ;
; 12.014 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.803      ;
; 12.014 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[7]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.803      ;
; 12.014 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[28]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.803      ;
; 12.014 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[30]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.803      ;
; 12.015 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[16]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.768      ;
; 12.015 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[22]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.768      ;
; 12.016 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[31]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 7.784      ;
; 12.016 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[0]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 7.784      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[6]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.753      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[8]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.753      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 7.771      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[5]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.778      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[6]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.778      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[8]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.763      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[9]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.763      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[15]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.763      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[24]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.763      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[25]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.790      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[26]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.790      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[27]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.790      ;
; 12.017 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.789      ;
; 12.018 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.746      ;
; 12.018 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[1]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.740      ;
; 12.019 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[18]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.759      ;
; 12.144 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.793      ;
; 12.144 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.793      ;
; 12.144 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.793      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_Interval_Timer:interval_timer|readdata[14]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[14]                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_Interval_Timer:interval_timer|readdata[12]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[12]                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[9]                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|data_to_cpu[9]                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.155 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.770      ;
; 12.158 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][19]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 7.787      ;
; 12.158 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][93]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 7.787      ;
; 12.202 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_19                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.525      ;
; 12.202 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_20                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.525      ;
; 12.203 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.529      ;
; 12.203 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_17                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.517      ;
; 12.204 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.507      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.997      ;
; 48.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.997      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.286      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.236      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.997      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.986      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.901      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.901      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.901      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.901      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.896      ;
; 98.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.896      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.759      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.684      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.632      ;
; 98.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.599      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.280      ;
; 98.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.280      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.151      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.151      ;
; 1.284  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.526      ;
; 1.304  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.546      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.320  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.563      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.638      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.817      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.817      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.821      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.821      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.821      ;
; 1.578  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.821      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.900      ;
; 1.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.908      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.868  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.128      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 1.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.178      ;
; 51.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.387      ; 1.908      ;
; 51.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.387      ; 1.908      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 1.984 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_channel[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.213      ;
; 1.984 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_dest_id[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.213      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.044 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.060 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|has_pending_responses       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.287      ;
; 2.060 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|pending_response_count[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.287      ;
; 2.060 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.287      ;
; 2.060 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.287      ;
; 2.060 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.287      ;
; 2.060 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.287      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 2.065 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.296      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.857 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.134      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.124      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.124      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.124      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.125      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.132      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.128      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.129      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.129      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.129      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.129      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.127      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.131      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.131      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.121      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.121      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.112      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.112      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[0]                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.112      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|saved_grant[1]                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.112      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|use_reg                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.131      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|count[0]                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.131      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|byteen_reg[0]                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.131      ;
; 3.858 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|byteen_reg[1]                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.131      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
Worst Case Available Settling Time: 37.447 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+--------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                          ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------+----------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -123.176 ; -2942.171     ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 36.863   ; 0.000         ;
; altera_reserved_tck                                                            ; 48.686   ; 0.000         ;
+--------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.128 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.175 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.181 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 15.091 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.298 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 0.490 ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.063 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; 9.400  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; CLOCK2_50                                                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                      ; 16.000 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 19.764 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.307 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -123.176 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.278    ;
; -123.127 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.229    ;
; -123.103 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.205    ;
; -123.083 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.170    ;
; -123.081 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.183    ;
; -123.049 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.151    ;
; -123.045 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.147    ;
; -123.034 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.121    ;
; -123.010 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.097    ;
; -123.009 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.111    ;
; -123.007 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 143.086    ;
; -122.992 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 143.064    ;
; -122.988 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.075    ;
; -122.985 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.087    ;
; -122.958 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 143.037    ;
; -122.956 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.043    ;
; -122.952 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.039    ;
; -122.943 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 143.015    ;
; -122.934 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 143.013    ;
; -122.926 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.998    ;
; -122.919 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.991    ;
; -122.916 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 143.003    ;
; -122.914 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.016    ;
; -122.912 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 142.991    ;
; -122.907 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 143.009    ;
; -122.897 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.969    ;
; -122.892 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.979    ;
; -122.880 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 142.959    ;
; -122.877 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.949    ;
; -122.876 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 142.955    ;
; -122.875 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.944    ;
; -122.865 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.937    ;
; -122.861 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.933    ;
; -122.858 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.960    ;
; -122.853 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.925    ;
; -122.840 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 142.919    ;
; -122.838 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.940    ;
; -122.834 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.936    ;
; -122.831 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.903    ;
; -122.826 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.895    ;
; -122.825 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.897    ;
; -122.821 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.908    ;
; -122.816 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 142.895    ;
; -122.812 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.914    ;
; -122.802 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.871    ;
; -122.801 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.873    ;
; -122.801 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.888    ;
; -122.799 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.871    ;
; -122.798 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.094      ; 142.879    ;
; -122.795 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.867    ;
; -122.791 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.682    ;
; -122.789 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[121] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 142.890    ;
; -122.781 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[97]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.883    ;
; -122.780 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.882    ;
; -122.780 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.849    ;
; -122.780 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.849    ;
; -122.776 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.878    ;
; -122.763 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[126] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.654    ;
; -122.759 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.831    ;
; -122.752 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.839    ;
; -122.750 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[61]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 142.818    ;
; -122.749 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.094      ; 142.830    ;
; -122.748 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[18] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.817    ;
; -122.745 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[37]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[8]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.832    ;
; -122.745 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[13]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.092      ; 142.824    ;
; -122.744 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[20] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.813    ;
; -122.742 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.633    ;
; -122.740 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.842    ;
; -122.740 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[121] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 142.841    ;
; -122.737 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[60]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 142.805    ;
; -122.736 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[124] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.627    ;
; -122.735 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[50]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.807    ;
; -122.735 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[0]   ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.093      ; 142.815    ;
; -122.732 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[97]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.834    ;
; -122.731 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.800    ;
; -122.730 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[48]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[10] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.085      ; 142.802    ;
; -122.728 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.815    ;
; -122.727 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[49]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[11] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.829    ;
; -122.725 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.094      ; 142.806    ;
; -122.720 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[257] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.102      ; 142.809    ;
; -122.718 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[41]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.805    ;
; -122.718 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.609    ;
; -122.716 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[51]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[17] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.818    ;
; -122.716 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[121] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 142.817    ;
; -122.714 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[126] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.605    ;
; -122.710 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[285] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 142.631    ;
; -122.708 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[36]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[19] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.777    ;
; -122.708 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[97]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 142.810    ;
; -122.707 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[38]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.082      ; 142.776    ;
; -122.706 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[39]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.100      ; 142.793    ;
; -122.703 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[12]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.094      ; 142.784    ;
; -122.701 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[61]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 142.769    ;
; -122.696 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[255] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.102      ; 142.785    ;
; -122.696 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[122] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.587    ;
; -122.695 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[120] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 142.798    ;
; -122.694 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[121] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[21] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 142.795    ;
; -122.690 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[126] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[16] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 142.581    ;
; -122.688 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[60]  ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[22] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 142.756    ;
; -122.688 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[144] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 142.788    ;
; -122.687 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|data[145] ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|SDRR_calculator:sddrc1|SDRR2_calculator:sdrr2c1|SDRR2[23] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.124      ; 142.798    ;
+----------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 36.863 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.108      ;
; 36.899 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.908      ;
; 36.975 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.832      ;
; 36.975 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.824      ;
; 36.975 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.832      ;
; 36.975 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.832      ;
; 36.975 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.832      ;
; 36.979 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.820      ;
; 36.980 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.819      ;
; 37.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.659      ;
; 37.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.659      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 2.656      ;
; 37.195 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[1]                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.023     ; 2.769      ;
; 37.231 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.577      ;
; 37.387 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.420      ;
; 37.417 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.026      ; 2.596      ;
; 37.529 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.026      ; 2.484      ;
; 37.718 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.165     ; 2.104      ;
; 37.753 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 2.061      ;
; 37.770 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.111      ; 2.350      ;
; 37.774 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 2.032      ;
; 37.819 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.987      ;
; 37.835 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.979      ;
; 37.838 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[3]                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.021     ; 2.128      ;
; 37.845 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.961      ;
; 37.846 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.968      ;
; 37.847 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.165     ; 1.975      ;
; 37.848 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.966      ;
; 37.856 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.958      ;
; 37.895 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.165     ; 1.927      ;
; 37.904 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.165     ; 1.918      ;
; 37.913 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.893      ;
; 37.913 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.165     ; 1.909      ;
; 37.922 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.892      ;
; 37.922 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.165     ; 1.900      ;
; 37.924 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.254     ; 1.809      ;
; 37.935 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.879      ;
; 37.935 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.879      ;
; 37.943 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.863      ;
; 37.996 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.818      ;
; 38.004 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.810      ;
; 38.005 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.801      ;
; 38.006 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.173     ; 1.808      ;
; 38.020 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.786      ;
; 38.033 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.188     ; 1.766      ;
; 38.042 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 1.914      ;
; 38.098 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.850      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.107 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.841      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.110 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.838      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.829      ;
; 38.119 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; 0.095      ; 1.985      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.140 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                   ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.808      ;
; 38.155 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 1.785      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.785      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.785      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.785      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.785      ;
; 38.163 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.785      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.741      ;
; 48.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.718      ;
; 48.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.704      ;
; 48.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.662      ;
; 48.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.673      ;
; 48.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.629      ;
; 48.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.618      ;
; 48.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.590      ;
; 48.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 1.506      ;
; 48.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.495      ;
; 48.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.457      ;
; 49.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.422      ;
; 49.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.310      ;
; 49.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.196      ;
; 49.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.225      ;
; 49.255 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.165      ;
; 49.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                    ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.041      ;
; 49.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.783      ;
; 49.957 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.469      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.910      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.900      ;
; 97.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.852      ;
; 97.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.851      ;
; 97.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.849      ;
; 97.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.845      ;
; 97.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.842      ;
; 97.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.841      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.839      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.835      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.699      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.665      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.617      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.617      ;
; 97.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.607      ;
; 97.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.606      ;
; 97.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.604      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 2.600      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.480      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.480      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.470      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.470      ;
; 97.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.436      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.426      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.412      ;
; 97.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.410      ;
; 97.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.409      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.404      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.404      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.404      ;
; 97.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.402      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.400      ;
; 97.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.399      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.394      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.394      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.394      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.348      ;
; 97.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.298      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.286      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.282      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.217      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.217      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.128 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[5]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.466      ;
; 0.129 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[3]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.467      ;
; 0.131 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.469      ;
; 0.133 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.471      ;
; 0.134 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.462      ;
; 0.134 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.462      ;
; 0.134 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[0]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.472      ;
; 0.134 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.472      ;
; 0.135 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.469      ;
; 0.137 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.475      ;
; 0.139 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[1]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[2]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[4]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.477      ;
; 0.141 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|startofpacket                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.481      ;
; 0.141 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_channel[0]                                                                                                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.479      ;
; 0.143 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.478      ;
; 0.144 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|startofpacket                                                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.492      ;
; 0.146 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.481      ;
; 0.146 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.483      ;
; 0.148 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.487      ;
; 0.148 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.487      ;
; 0.149 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.488      ;
; 0.150 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]                                                                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0:video_ascii_to_image_0|altera_up_video_ascii_rom_128:ASCII_Character_Rom|altsyncram:rom_rtl_0|altsyncram_feb1:auto_generated|ram_block1a0~porta_address_reg0                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.488      ;
; 0.151 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.486      ;
; 0.151 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_register_bank_a_module:Custom_qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.153 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[4]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.488      ;
; 0.154 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.157 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.493      ;
; 0.158 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_pg31:auto_generated|a_dpfifo_c831:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.499      ;
; 0.161 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_dma:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.496      ;
; 0.161 ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.498      ;
; 0.165 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_r:the_Custom_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.500      ;
; 0.166 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|Custom_qsys_jtag_uart_0_scfifo_w:the_Custom_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.170 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_h4a1:auto_generated|a_dpfifo_6s31:dpfifo|altsyncram_vsb1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.509      ;
; 0.174 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|wrptr_g[5]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_pixel_fifo:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_vsj1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.509      ;
; 0.175 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0:video_change_alpha_0|stream_out_startofpacket                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heartrate_variability_stress_level_translator|wait_latency_counter[1]                                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heartrate_variability_stress_level_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                                                                                                                                                                                                                                                                      ; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_controller:controller|rw                                                                                                                                                                                                                                                                                                    ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_controller:controller|rw                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[0]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[0]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[1]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[1]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[2]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[2]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[3]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[3]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[4]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[4]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[6]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[6]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[7]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[7]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[5]                                                                                                                                                                                                                                                                                                       ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_master:i2c|data_rx[5]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_controller:controller|ena                                                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|DE2_115:heartrate_variability|i2c_controller:controller|ena                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                            ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                    ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                      ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                        ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|EOP                                                                                                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|EOP                                                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_pio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|use_reg                                                                                                                                                                                          ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|use_reg                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|count[0]                                                                                                                                                                                         ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|count[0]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                            ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|address_reg[1]                                                                                                                                                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_heartrate_variability_stress_level_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_0_avalon_ps2_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.175 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|s_mode                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[3]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[1]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_HS                                                                                                            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.315      ;
; 0.194 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.486      ;
; 0.196 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.319      ;
; 0.205 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.328      ;
; 0.205 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.497      ;
; 0.208 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.331      ;
; 0.216 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.339      ;
; 0.240 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.372      ;
; 0.249 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.372      ;
; 0.250 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.374      ;
; 0.253 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.377      ;
; 0.254 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.378      ;
; 0.255 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.387      ;
; 0.257 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[0]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.383      ;
; 0.262 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[4]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_BLANK                                                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[5]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_G[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_B[2]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.391      ;
; 0.272 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.394      ;
; 0.280 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.403      ;
; 0.294 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.417      ;
; 0.296 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.421      ;
; 0.299 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.422      ;
; 0.301 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.305 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.428      ;
; 0.306 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.431      ;
; 0.309 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.432      ;
; 0.311 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.434      ;
; 0.312 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.437      ;
; 0.316 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.439      ;
; 0.316 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.439      ;
; 0.324 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.670      ;
; 0.334 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[6]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.459      ;
; 0.336 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.459      ;
; 0.340 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.463      ;
; 0.344 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.690      ;
; 0.348 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|VGA_R[7]                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.473      ;
; 0.348 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.471      ;
; 0.350 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_dual_clock_fifo:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.262      ; 0.696      ;
; 0.358 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.482      ;
; 0.358 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.482      ;
; 0.358 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.482      ;
; 0.358 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.482      ;
; 0.359 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.483      ;
; 0.361 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.485      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.200 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                              ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.330      ;
; 0.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.343      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.372      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.253 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.260 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.384      ;
; 0.266 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.407      ;
; 0.287 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                     ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.412      ;
; 0.289 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.292 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.417      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.300 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|Custom_qsys_nios2_gen2_0_cpu_nios2_oci:the_Custom_qsys_nios2_gen2_0_cpu_nios2_oci|Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                               ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 15.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[3]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 4.791      ;
; 15.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[17]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.772      ;
; 15.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[2]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.772      ;
; 15.091 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[3]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 4.791      ;
; 15.092 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[3]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.781      ;
; 15.093 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[17]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 4.714      ;
; 15.093 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[5]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.770      ;
; 15.093 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.770      ;
; 15.093 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[19]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.779      ;
; 15.093 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[20]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.779      ;
; 15.093 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[12]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.770      ;
; 15.094 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[3]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.723      ;
; 15.094 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[9]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.759      ;
; 15.094 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.759      ;
; 15.094 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.745      ;
; 15.094 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[21]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.749      ;
; 15.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[13]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 4.712      ;
; 15.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[19]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 4.721      ;
; 15.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[20]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 4.721      ;
; 15.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[2]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.737      ;
; 15.095 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.737      ;
; 15.096 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[21]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 4.691      ;
; 15.096 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[11]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 4.687      ;
; 15.096 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[0]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 4.701      ;
; 15.096 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[29]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.802      ;
; 15.096 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[10]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.802      ;
; 15.098 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[29]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.744      ;
; 15.099 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[11]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.775      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.745      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[4]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.745      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[7]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.773      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[2]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.786      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[4]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.786      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[10]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.780      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.780      ;
; 15.100 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[23]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.768      ;
; 15.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[23]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 4.710      ;
; 15.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[10]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.722      ;
; 15.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[12]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.722      ;
; 15.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[4]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.728      ;
; 15.102 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[2]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.728      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.778      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[5]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.784      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[6]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 4.784      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[16]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.776      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[22]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.776      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[25]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.795      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[26]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.795      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[27]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 4.795      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[31]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 4.790      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_bank[1]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 4.794      ;
; 15.105 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[0]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 4.790      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[0]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 4.802      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[7]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 4.802      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[8]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.768      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[9]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.768      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[15]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.768      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[24]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.768      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[28]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 4.802      ;
; 15.106 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[30]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 4.802      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[6]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.726      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[22]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.718      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[25]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.737      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[26]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.737      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[27]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.737      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[31]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.732      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[5]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.726      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[1]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.720      ;
; 15.107 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[16]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.718      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[7]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.744      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[8]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.710      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[9]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.710      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[24]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.710      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[28]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.744      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[30]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.744      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[15]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.710      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[6]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 4.757      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_addr[8]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 4.757      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.751      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_data[18]                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.772      ;
; 15.108 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|m_dqm[1]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.744      ;
; 15.110 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[18]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.714      ;
; 15.110 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|za_data[14]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 4.693      ;
; 15.131 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.826      ;
; 15.131 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.826      ;
; 15.131 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|Custom_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 4.826      ;
; 15.138 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][19]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 4.826      ;
; 15.138 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heartrate_variability_stress_level_agent_rsp_fifo|mem[1][93]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 4.826      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_Interval_Timer:interval_timer|readdata[14]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[14]                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_Interval_Timer:interval_timer|readdata[12]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[12]                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interval_timer_s1_translator|av_readdata_pre[9]                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_spi_0:spi_0|data_to_cpu[9]                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.141 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.803      ;
; 15.192 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_17                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.651      ;
; 15.193 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 4.660      ;
; 15.194 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.649      ;
; 15.194 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_19                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.658      ;
; 15.194 ; Custom_qsys:u0|custom_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Custom_qsys:u0|Custom_qsys_sdram_controller:sdram_controller|oe~_Duplicate_20                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.658      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.142      ;
; 49.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.142      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.318      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.278      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.142      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.131      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.081      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.081      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.081      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.081      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.076      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.076      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.989      ;
; 99.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.930      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.908      ;
; 99.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.691      ;
; 99.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.691      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.614      ;
; 0.490  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.614      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.788      ;
; 0.668  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.793      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.804      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.818  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.948      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.989      ;
; 0.860  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.997      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 0.973  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.118      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 1.003  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.153      ;
; 50.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.997      ;
; 50.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Custom_qsys:u0|Custom_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Custom_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.997      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 1.063 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_channel[1]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.176      ;
; 1.063 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|last_dest_id[0]             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.176      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.089 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.205      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|has_pending_responses       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.204      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_dma_controller_0_avalon_dma_master_limiter|pending_response_count[0]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.204      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|read_latency_shift_reg[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.204      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.204      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.204      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][33]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][35]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][32]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][34]                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][35]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][33]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][32]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][34]                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.211      ;
; 1.093 ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; Custom_qsys:u0|Custom_qsys_vga_subsystem:vga_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem:char_buf_subsystem|Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent|hold_waitrequest                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.204      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[12]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.352      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.349      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr                                                                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.349      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.352      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.352      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.349      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.347      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_st                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond                                                                                                                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_nios2_gen2_0:nios2_gen2_0|Custom_qsys_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.350      ;
; 2.192 ; Custom_qsys:u0|custom_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                   ; Custom_qsys:u0|Custom_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.346      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
Worst Case Available Settling Time: 38.575 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+---------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                ; -271.234  ; 0.128 ; 11.063   ; 0.490   ; 9.400               ;
;  CLOCK2_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck                                                            ; 46.616    ; 0.181 ; 47.945   ; 0.490   ; 49.307              ;
;  u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -271.234  ; 0.128 ; 11.063   ; 1.063   ; 9.690               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 33.323    ; 0.175 ; N/A      ; N/A     ; 19.681              ;
; Design-wide TNS                                                                 ; -6565.439 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                            ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -6565.439 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_BLANK_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_SYNC_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_HS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1527         ; 0          ; 37       ; 2        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                            ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path   ; false path ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 8            ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 8            ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 902          ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1527         ; 0          ; 37       ; 2        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                            ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path   ; false path ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 8            ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 8            ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; 902          ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 67       ; 0        ; 2        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 2284     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 67       ; 0        ; 2        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 2284     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 58    ; 58   ;
; Unconstrained Input Port Paths  ; 121   ; 121  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 303   ; 303  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                  ; Clock                                                                          ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+
; CLOCK2_50                                                                               ; CLOCK2_50                                                                      ; Base      ; Constrained   ;
; CLOCK3_50                                                                               ; CLOCK3_50                                                                      ; Base      ; Constrained   ;
; CLOCK_50                                                                                ; CLOCK_50                                                                       ; Base      ; Constrained   ;
; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp ;                                                                                ; Base      ; Unconstrained ;
; Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp ;                                                                                ; Base      ; Unconstrained ;
; altera_reserved_tck                                                                     ; altera_reserved_tck                                                            ; Base      ; Constrained   ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]            ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]   ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_KBDAT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Tue Jan 11 09:03:39 2022
Info: Command: quartus_sta Computer_System_custom -c Computer_System_custom
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_vsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top_level.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]} {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'e:/quartus/computer_system_custom/db/ip/custom_qsys/submodules/custom_qsys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'e:/quartus/computer_system_custom/db/ip/custom_qsys/submodules/altera_reset_controller.sdc'
Warning (332060): Node: Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|RR_timer:rrt1|RR_time[3] is being clocked by Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp
Warning (332060): Node: Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|peak_detector:pd1|peak_detected is being clocked by Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -271.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -271.234           -6565.439 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    33.323               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    46.616               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.386               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.063               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    47.945               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.005               0.000 altera_reserved_tck 
    Info (332119):     2.209               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.706               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.697               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.560               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
    Info (332114): Worst Case Available Settling Time: 37.211 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|RR_timer:rrt1|RR_time[3] is being clocked by Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp
Warning (332060): Node: Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|peak_detector:pd1|peak_detected is being clocked by Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -245.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -245.000           -5883.843 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    33.903               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    47.025               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.325               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.339               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.975               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    48.244               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.910               0.000 altera_reserved_tck 
    Info (332119):     1.984               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.690               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.681               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.494               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
    Info (332114): Worst Case Available Settling Time: 37.447 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|RR_timer:rrt1|RR_time[3] is being clocked by Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd2|tmp
Warning (332060): Node: Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|RR_calculator:rrc1|peak_detector:pd1|peak_detected is being clocked by Custom_qsys:u0|DE2_115:heartrate_variability|HRV_calculator:hrvc1|clock_divider:cd1|tmp
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -123.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -123.176           -2942.171 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    36.863               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    48.686               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.175               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.091               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    49.298               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.490               0.000 altera_reserved_tck 
    Info (332119):     1.063               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):     9.750               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.764               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.307               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.119
    Info (332114): Worst Case Available Settling Time: 38.575 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6192 megabytes
    Info: Processing ended: Tue Jan 11 09:04:47 2022
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:30


