// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _BlackBoxJam_HH_
#define _BlackBoxJam_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DoCompute.h"
#include "DoMemInit.h"
#include "BlackBoxJam_weightMem5_V_0.h"
#include "BlackBoxJam_thresMem5_V_0.h"
#include "BlackBoxJam_weightMem6_V_0.h"
#include "BlackBoxJam_thresMem6_V_0.h"
#include "BlackBoxJam_weightMem7_V_0.h"
#include "BlackBoxJam_thresMem7_V_0.h"
#include "BlackBoxJam_alphaMem5_V_0.h"
#include "BlackBoxJam_weightMem0_V_0.h"
#include "BlackBoxJam_thresMem0_V_0.h"
#include "BlackBoxJam_weightMem1_V_0.h"
#include "BlackBoxJam_thresMem1_V_0.h"
#include "BlackBoxJam_weightMem2_V_0.h"
#include "BlackBoxJam_thresMem2_V_0.h"
#include "BlackBoxJam_weightMem3_V_0.h"
#include "BlackBoxJam_weightMem4_V_0.h"
#include "BlackBoxJam_thresMem4_V_0.h"
#include "BlackBoxJam_weightMem8_V_0.h"
#include "BlackBoxJam_alphaMem4_V_0.h"
#include "BlackBoxJam_control_s_axi.h"
#include "BlackBoxJam_hostmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_HOSTMEM_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_HOSTMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_HOSTMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_HOSTMEM_DATA_WIDTH = 64,
         unsigned int C_M_AXI_HOSTMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_HOSTMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_HOSTMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_HOSTMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct BlackBoxJam : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_hostmem_AWVALID;
    sc_in< sc_logic > m_axi_hostmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_ADDR_WIDTH> > m_axi_hostmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_ID_WIDTH> > m_axi_hostmem_AWID;
    sc_out< sc_lv<8> > m_axi_hostmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_hostmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_hostmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_hostmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_hostmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_hostmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_hostmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_hostmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_AWUSER_WIDTH> > m_axi_hostmem_AWUSER;
    sc_out< sc_logic > m_axi_hostmem_WVALID;
    sc_in< sc_logic > m_axi_hostmem_WREADY;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_DATA_WIDTH> > m_axi_hostmem_WDATA;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_DATA_WIDTH/8> > m_axi_hostmem_WSTRB;
    sc_out< sc_logic > m_axi_hostmem_WLAST;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_ID_WIDTH> > m_axi_hostmem_WID;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_WUSER_WIDTH> > m_axi_hostmem_WUSER;
    sc_out< sc_logic > m_axi_hostmem_ARVALID;
    sc_in< sc_logic > m_axi_hostmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_ADDR_WIDTH> > m_axi_hostmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_ID_WIDTH> > m_axi_hostmem_ARID;
    sc_out< sc_lv<8> > m_axi_hostmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_hostmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_hostmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_hostmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_hostmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_hostmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_hostmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_hostmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_HOSTMEM_ARUSER_WIDTH> > m_axi_hostmem_ARUSER;
    sc_in< sc_logic > m_axi_hostmem_RVALID;
    sc_out< sc_logic > m_axi_hostmem_RREADY;
    sc_in< sc_uint<C_M_AXI_HOSTMEM_DATA_WIDTH> > m_axi_hostmem_RDATA;
    sc_in< sc_logic > m_axi_hostmem_RLAST;
    sc_in< sc_uint<C_M_AXI_HOSTMEM_ID_WIDTH> > m_axi_hostmem_RID;
    sc_in< sc_uint<C_M_AXI_HOSTMEM_RUSER_WIDTH> > m_axi_hostmem_RUSER;
    sc_in< sc_lv<2> > m_axi_hostmem_RRESP;
    sc_in< sc_logic > m_axi_hostmem_BVALID;
    sc_out< sc_logic > m_axi_hostmem_BREADY;
    sc_in< sc_lv<2> > m_axi_hostmem_BRESP;
    sc_in< sc_uint<C_M_AXI_HOSTMEM_ID_WIDTH> > m_axi_hostmem_BID;
    sc_in< sc_uint<C_M_AXI_HOSTMEM_BUSER_WIDTH> > m_axi_hostmem_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<24> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const6;
    sc_signal< sc_lv<3> > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<8> > ap_var_for_const5;


    // Module declarations
    BlackBoxJam(sc_module_name name);
    SC_HAS_PROCESS(BlackBoxJam);

    ~BlackBoxJam();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    BlackBoxJam_weightMem5_V_0* weightMem5_V_0_U;
    BlackBoxJam_thresMem5_V_0* thresMem5_V_0_U;
    BlackBoxJam_weightMem6_V_0* weightMem6_V_0_U;
    BlackBoxJam_thresMem6_V_0* thresMem6_V_0_U;
    BlackBoxJam_weightMem7_V_0* weightMem7_V_0_U;
    BlackBoxJam_thresMem7_V_0* thresMem7_V_0_U;
    BlackBoxJam_alphaMem5_V_0* alphaMem5_V_0_U;
    BlackBoxJam_thresMem7_V_0* alphaMem6_V_0_U;
    BlackBoxJam_thresMem7_V_0* alphaMem7_V_0_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_0_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_1_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_2_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_3_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_4_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_5_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_6_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_7_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_8_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_9_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_10_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_11_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_12_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_13_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_14_U;
    BlackBoxJam_weightMem0_V_0* weightMem0_V_15_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_0_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_1_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_2_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_3_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_4_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_5_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_6_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_7_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_8_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_9_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_10_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_11_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_12_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_13_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_14_U;
    BlackBoxJam_thresMem0_V_0* thresMem0_V_15_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_0_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_1_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_2_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_3_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_4_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_5_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_6_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_7_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_8_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_9_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_10_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_11_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_12_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_13_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_14_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_15_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_16_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_17_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_18_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_19_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_20_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_21_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_22_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_23_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_24_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_25_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_26_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_27_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_28_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_29_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_30_U;
    BlackBoxJam_weightMem1_V_0* weightMem1_V_31_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_0_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_1_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_2_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_3_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_4_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_5_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_6_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_7_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_8_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_9_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_10_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_11_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_12_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_13_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_14_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_15_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_16_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_17_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_18_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_19_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_20_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_21_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_22_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_23_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_24_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_25_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_26_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_27_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_28_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_29_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_30_U;
    BlackBoxJam_thresMem1_V_0* thresMem1_V_31_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_0_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_1_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_2_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_3_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_4_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_5_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_6_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_7_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_8_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_9_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_10_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_11_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_12_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_13_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_14_U;
    BlackBoxJam_weightMem2_V_0* weightMem2_V_15_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_0_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_1_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_2_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_3_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_4_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_5_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_6_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_7_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_8_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_9_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_10_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_11_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_12_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_13_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_14_U;
    BlackBoxJam_thresMem2_V_0* thresMem2_V_15_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_0_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_1_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_2_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_3_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_4_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_5_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_6_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_7_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_8_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_9_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_10_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_11_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_12_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_13_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_14_U;
    BlackBoxJam_weightMem3_V_0* weightMem3_V_15_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_0_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_1_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_2_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_3_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_4_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_5_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_6_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_7_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_8_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_9_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_10_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_11_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_12_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_13_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_14_U;
    BlackBoxJam_thresMem2_V_0* thresMem3_V_15_U;
    BlackBoxJam_weightMem4_V_0* weightMem4_V_0_U;
    BlackBoxJam_weightMem4_V_0* weightMem4_V_1_U;
    BlackBoxJam_weightMem4_V_0* weightMem4_V_2_U;
    BlackBoxJam_weightMem4_V_0* weightMem4_V_3_U;
    BlackBoxJam_thresMem4_V_0* thresMem4_V_0_U;
    BlackBoxJam_thresMem4_V_0* thresMem4_V_1_U;
    BlackBoxJam_thresMem4_V_0* thresMem4_V_2_U;
    BlackBoxJam_thresMem4_V_0* thresMem4_V_3_U;
    BlackBoxJam_weightMem8_V_0* weightMem8_V_0_U;
    BlackBoxJam_weightMem8_V_0* weightMem8_V_1_U;
    BlackBoxJam_weightMem8_V_0* weightMem8_V_2_U;
    BlackBoxJam_weightMem8_V_0* weightMem8_V_3_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_0_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_1_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_2_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_3_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_4_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_5_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_6_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_7_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_8_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_9_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_10_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_11_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_12_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_13_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_14_U;
    BlackBoxJam_thresMem0_V_0* alphaMem0_V_15_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_0_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_1_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_2_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_3_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_4_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_5_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_6_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_7_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_8_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_9_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_10_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_11_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_12_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_13_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_14_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_15_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_16_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_17_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_18_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_19_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_20_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_21_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_22_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_23_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_24_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_25_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_26_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_27_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_28_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_29_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_30_U;
    BlackBoxJam_thresMem1_V_0* alphaMem1_V_31_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_0_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_1_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_2_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_3_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_4_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_5_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_6_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_7_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_8_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_9_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_10_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_11_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_12_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_13_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_14_U;
    BlackBoxJam_thresMem2_V_0* alphaMem2_V_15_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_0_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_1_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_2_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_3_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_4_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_5_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_6_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_7_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_8_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_9_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_10_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_11_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_12_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_13_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_14_U;
    BlackBoxJam_thresMem2_V_0* alphaMem3_V_15_U;
    BlackBoxJam_alphaMem4_V_0* alphaMem4_V_0_U;
    BlackBoxJam_alphaMem4_V_0* alphaMem4_V_1_U;
    BlackBoxJam_alphaMem4_V_0* alphaMem4_V_2_U;
    BlackBoxJam_alphaMem4_V_0* alphaMem4_V_3_U;
    BlackBoxJam_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* BlackBoxJam_control_s_axi_U;
    BlackBoxJam_hostmem_m_axi<0,64,64,5,16,16,16,16,C_M_AXI_HOSTMEM_ID_WIDTH,C_M_AXI_HOSTMEM_ADDR_WIDTH,C_M_AXI_HOSTMEM_DATA_WIDTH,C_M_AXI_HOSTMEM_AWUSER_WIDTH,C_M_AXI_HOSTMEM_ARUSER_WIDTH,C_M_AXI_HOSTMEM_WUSER_WIDTH,C_M_AXI_HOSTMEM_RUSER_WIDTH,C_M_AXI_HOSTMEM_BUSER_WIDTH,C_M_AXI_HOSTMEM_USER_VALUE,C_M_AXI_HOSTMEM_PROT_VALUE,C_M_AXI_HOSTMEM_CACHE_VALUE>* BlackBoxJam_hostmem_m_axi_U;
    DoCompute* grp_DoCompute_fu_715;
    DoMemInit* StgValue_43_DoMemInit_fu_1299;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > in_V;
    sc_signal< sc_lv<64> > out_V;
    sc_signal< sc_logic > doInit;
    sc_signal< sc_lv<32> > targetLayer;
    sc_signal< sc_lv<32> > targetMem;
    sc_signal< sc_lv<32> > targetInd;
    sc_signal< sc_lv<64> > val_V;
    sc_signal< sc_lv<24> > fix_val_V;
    sc_signal< sc_lv<15> > weightMem5_V_0_address0;
    sc_signal< sc_logic > weightMem5_V_0_ce0;
    sc_signal< sc_logic > weightMem5_V_0_we0;
    sc_signal< sc_lv<32> > weightMem5_V_0_q0;
    sc_signal< sc_logic > thresMem5_V_0_ce0;
    sc_signal< sc_lv<24> > thresMem5_V_0_q0;
    sc_signal< sc_logic > thresMem5_V_0_ce1;
    sc_signal< sc_logic > thresMem5_V_0_we1;
    sc_signal< sc_lv<15> > weightMem6_V_0_address0;
    sc_signal< sc_logic > weightMem6_V_0_ce0;
    sc_signal< sc_logic > weightMem6_V_0_we0;
    sc_signal< sc_lv<4> > weightMem6_V_0_q0;
    sc_signal< sc_logic > thresMem6_V_0_ce0;
    sc_signal< sc_lv<24> > thresMem6_V_0_q0;
    sc_signal< sc_logic > thresMem6_V_0_ce1;
    sc_signal< sc_logic > thresMem6_V_0_we1;
    sc_signal< sc_lv<15> > weightMem7_V_0_address0;
    sc_signal< sc_logic > weightMem7_V_0_ce0;
    sc_signal< sc_logic > weightMem7_V_0_we0;
    sc_signal< sc_lv<8> > weightMem7_V_0_q0;
    sc_signal< sc_lv<9> > thresMem7_V_0_address0;
    sc_signal< sc_logic > thresMem7_V_0_ce0;
    sc_signal< sc_logic > thresMem7_V_0_we0;
    sc_signal< sc_lv<24> > thresMem7_V_0_q0;
    sc_signal< sc_lv<8> > alphaMem5_V_0_address0;
    sc_signal< sc_logic > alphaMem5_V_0_ce0;
    sc_signal< sc_logic > alphaMem5_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem5_V_0_q0;
    sc_signal< sc_lv<9> > alphaMem6_V_0_address0;
    sc_signal< sc_logic > alphaMem6_V_0_ce0;
    sc_signal< sc_logic > alphaMem6_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem6_V_0_q0;
    sc_signal< sc_lv<9> > alphaMem7_V_0_address0;
    sc_signal< sc_logic > alphaMem7_V_0_ce0;
    sc_signal< sc_logic > alphaMem7_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem7_V_0_q0;
    sc_signal< sc_lv<24> > means_in1_V_0;
    sc_signal< sc_lv<24> > means_in1_V_1;
    sc_signal< sc_lv<24> > means_in2_V_0;
    sc_signal< sc_lv<24> > means_in2_V_1;
    sc_signal< sc_lv<24> > means_in3_V_0;
    sc_signal< sc_lv<24> > means_in3_V_1;
    sc_signal< sc_lv<24> > means_in4_V_0;
    sc_signal< sc_lv<24> > means_in4_V_1;
    sc_signal< sc_lv<24> > means_in5_V_0;
    sc_signal< sc_lv<24> > means_in5_V_1;
    sc_signal< sc_lv<24> > means_in6_V_0;
    sc_signal< sc_lv<24> > means_in6_V_1;
    sc_signal< sc_lv<24> > means_in7_V_0;
    sc_signal< sc_lv<24> > means_in7_V_1;
    sc_signal< sc_lv<24> > means_out1_V_0;
    sc_signal< sc_lv<24> > means_out2_V_0;
    sc_signal< sc_lv<24> > means_out3_V_0;
    sc_signal< sc_lv<24> > means_out4_V_0;
    sc_signal< sc_lv<24> > means_out5_V_0;
    sc_signal< sc_lv<24> > means_out6_V_0;
    sc_signal< sc_lv<24> > means_out7_V_0;
    sc_signal< sc_lv<24> > means_in8_V_0;
    sc_signal< sc_lv<24> > means_in8_V_1;
    sc_signal< sc_lv<6> > weightMem0_V_0_address0;
    sc_signal< sc_logic > weightMem0_V_0_ce0;
    sc_signal< sc_logic > weightMem0_V_0_we0;
    sc_signal< sc_lv<3> > weightMem0_V_0_q0;
    sc_signal< sc_lv<6> > weightMem0_V_1_address0;
    sc_signal< sc_logic > weightMem0_V_1_ce0;
    sc_signal< sc_logic > weightMem0_V_1_we0;
    sc_signal< sc_lv<3> > weightMem0_V_1_q0;
    sc_signal< sc_lv<6> > weightMem0_V_2_address0;
    sc_signal< sc_logic > weightMem0_V_2_ce0;
    sc_signal< sc_logic > weightMem0_V_2_we0;
    sc_signal< sc_lv<3> > weightMem0_V_2_q0;
    sc_signal< sc_lv<6> > weightMem0_V_3_address0;
    sc_signal< sc_logic > weightMem0_V_3_ce0;
    sc_signal< sc_logic > weightMem0_V_3_we0;
    sc_signal< sc_lv<3> > weightMem0_V_3_q0;
    sc_signal< sc_lv<6> > weightMem0_V_4_address0;
    sc_signal< sc_logic > weightMem0_V_4_ce0;
    sc_signal< sc_logic > weightMem0_V_4_we0;
    sc_signal< sc_lv<3> > weightMem0_V_4_q0;
    sc_signal< sc_lv<6> > weightMem0_V_5_address0;
    sc_signal< sc_logic > weightMem0_V_5_ce0;
    sc_signal< sc_logic > weightMem0_V_5_we0;
    sc_signal< sc_lv<3> > weightMem0_V_5_q0;
    sc_signal< sc_lv<6> > weightMem0_V_6_address0;
    sc_signal< sc_logic > weightMem0_V_6_ce0;
    sc_signal< sc_logic > weightMem0_V_6_we0;
    sc_signal< sc_lv<3> > weightMem0_V_6_q0;
    sc_signal< sc_lv<6> > weightMem0_V_7_address0;
    sc_signal< sc_logic > weightMem0_V_7_ce0;
    sc_signal< sc_logic > weightMem0_V_7_we0;
    sc_signal< sc_lv<3> > weightMem0_V_7_q0;
    sc_signal< sc_lv<6> > weightMem0_V_8_address0;
    sc_signal< sc_logic > weightMem0_V_8_ce0;
    sc_signal< sc_logic > weightMem0_V_8_we0;
    sc_signal< sc_lv<3> > weightMem0_V_8_q0;
    sc_signal< sc_lv<6> > weightMem0_V_9_address0;
    sc_signal< sc_logic > weightMem0_V_9_ce0;
    sc_signal< sc_logic > weightMem0_V_9_we0;
    sc_signal< sc_lv<3> > weightMem0_V_9_q0;
    sc_signal< sc_lv<6> > weightMem0_V_10_address0;
    sc_signal< sc_logic > weightMem0_V_10_ce0;
    sc_signal< sc_logic > weightMem0_V_10_we0;
    sc_signal< sc_lv<3> > weightMem0_V_10_q0;
    sc_signal< sc_lv<6> > weightMem0_V_11_address0;
    sc_signal< sc_logic > weightMem0_V_11_ce0;
    sc_signal< sc_logic > weightMem0_V_11_we0;
    sc_signal< sc_lv<3> > weightMem0_V_11_q0;
    sc_signal< sc_lv<6> > weightMem0_V_12_address0;
    sc_signal< sc_logic > weightMem0_V_12_ce0;
    sc_signal< sc_logic > weightMem0_V_12_we0;
    sc_signal< sc_lv<3> > weightMem0_V_12_q0;
    sc_signal< sc_lv<6> > weightMem0_V_13_address0;
    sc_signal< sc_logic > weightMem0_V_13_ce0;
    sc_signal< sc_logic > weightMem0_V_13_we0;
    sc_signal< sc_lv<3> > weightMem0_V_13_q0;
    sc_signal< sc_lv<6> > weightMem0_V_14_address0;
    sc_signal< sc_logic > weightMem0_V_14_ce0;
    sc_signal< sc_logic > weightMem0_V_14_we0;
    sc_signal< sc_lv<3> > weightMem0_V_14_q0;
    sc_signal< sc_lv<6> > weightMem0_V_15_address0;
    sc_signal< sc_logic > weightMem0_V_15_ce0;
    sc_signal< sc_logic > weightMem0_V_15_we0;
    sc_signal< sc_lv<3> > weightMem0_V_15_q0;
    sc_signal< sc_lv<2> > thresMem0_V_0_address0;
    sc_signal< sc_logic > thresMem0_V_0_ce0;
    sc_signal< sc_logic > thresMem0_V_0_we0;
    sc_signal< sc_lv<24> > thresMem0_V_0_q0;
    sc_signal< sc_lv<2> > thresMem0_V_1_address0;
    sc_signal< sc_logic > thresMem0_V_1_ce0;
    sc_signal< sc_logic > thresMem0_V_1_we0;
    sc_signal< sc_lv<24> > thresMem0_V_1_q0;
    sc_signal< sc_lv<2> > thresMem0_V_2_address0;
    sc_signal< sc_logic > thresMem0_V_2_ce0;
    sc_signal< sc_logic > thresMem0_V_2_we0;
    sc_signal< sc_lv<24> > thresMem0_V_2_q0;
    sc_signal< sc_lv<2> > thresMem0_V_3_address0;
    sc_signal< sc_logic > thresMem0_V_3_ce0;
    sc_signal< sc_logic > thresMem0_V_3_we0;
    sc_signal< sc_lv<24> > thresMem0_V_3_q0;
    sc_signal< sc_lv<2> > thresMem0_V_4_address0;
    sc_signal< sc_logic > thresMem0_V_4_ce0;
    sc_signal< sc_logic > thresMem0_V_4_we0;
    sc_signal< sc_lv<24> > thresMem0_V_4_q0;
    sc_signal< sc_lv<2> > thresMem0_V_5_address0;
    sc_signal< sc_logic > thresMem0_V_5_ce0;
    sc_signal< sc_logic > thresMem0_V_5_we0;
    sc_signal< sc_lv<24> > thresMem0_V_5_q0;
    sc_signal< sc_lv<2> > thresMem0_V_6_address0;
    sc_signal< sc_logic > thresMem0_V_6_ce0;
    sc_signal< sc_logic > thresMem0_V_6_we0;
    sc_signal< sc_lv<24> > thresMem0_V_6_q0;
    sc_signal< sc_lv<2> > thresMem0_V_7_address0;
    sc_signal< sc_logic > thresMem0_V_7_ce0;
    sc_signal< sc_logic > thresMem0_V_7_we0;
    sc_signal< sc_lv<24> > thresMem0_V_7_q0;
    sc_signal< sc_lv<2> > thresMem0_V_8_address0;
    sc_signal< sc_logic > thresMem0_V_8_ce0;
    sc_signal< sc_logic > thresMem0_V_8_we0;
    sc_signal< sc_lv<24> > thresMem0_V_8_q0;
    sc_signal< sc_lv<2> > thresMem0_V_9_address0;
    sc_signal< sc_logic > thresMem0_V_9_ce0;
    sc_signal< sc_logic > thresMem0_V_9_we0;
    sc_signal< sc_lv<24> > thresMem0_V_9_q0;
    sc_signal< sc_lv<2> > thresMem0_V_10_address0;
    sc_signal< sc_logic > thresMem0_V_10_ce0;
    sc_signal< sc_logic > thresMem0_V_10_we0;
    sc_signal< sc_lv<24> > thresMem0_V_10_q0;
    sc_signal< sc_lv<2> > thresMem0_V_11_address0;
    sc_signal< sc_logic > thresMem0_V_11_ce0;
    sc_signal< sc_logic > thresMem0_V_11_we0;
    sc_signal< sc_lv<24> > thresMem0_V_11_q0;
    sc_signal< sc_lv<2> > thresMem0_V_12_address0;
    sc_signal< sc_logic > thresMem0_V_12_ce0;
    sc_signal< sc_logic > thresMem0_V_12_we0;
    sc_signal< sc_lv<24> > thresMem0_V_12_q0;
    sc_signal< sc_lv<2> > thresMem0_V_13_address0;
    sc_signal< sc_logic > thresMem0_V_13_ce0;
    sc_signal< sc_logic > thresMem0_V_13_we0;
    sc_signal< sc_lv<24> > thresMem0_V_13_q0;
    sc_signal< sc_lv<2> > thresMem0_V_14_address0;
    sc_signal< sc_logic > thresMem0_V_14_ce0;
    sc_signal< sc_logic > thresMem0_V_14_we0;
    sc_signal< sc_lv<24> > thresMem0_V_14_q0;
    sc_signal< sc_lv<2> > thresMem0_V_15_address0;
    sc_signal< sc_logic > thresMem0_V_15_ce0;
    sc_signal< sc_logic > thresMem0_V_15_we0;
    sc_signal< sc_lv<24> > thresMem0_V_15_q0;
    sc_signal< sc_lv<6> > weightMem1_V_0_address0;
    sc_signal< sc_logic > weightMem1_V_0_ce0;
    sc_signal< sc_logic > weightMem1_V_0_we0;
    sc_signal< sc_lv<32> > weightMem1_V_0_q0;
    sc_signal< sc_lv<6> > weightMem1_V_1_address0;
    sc_signal< sc_logic > weightMem1_V_1_ce0;
    sc_signal< sc_logic > weightMem1_V_1_we0;
    sc_signal< sc_lv<32> > weightMem1_V_1_q0;
    sc_signal< sc_lv<6> > weightMem1_V_2_address0;
    sc_signal< sc_logic > weightMem1_V_2_ce0;
    sc_signal< sc_logic > weightMem1_V_2_we0;
    sc_signal< sc_lv<32> > weightMem1_V_2_q0;
    sc_signal< sc_lv<6> > weightMem1_V_3_address0;
    sc_signal< sc_logic > weightMem1_V_3_ce0;
    sc_signal< sc_logic > weightMem1_V_3_we0;
    sc_signal< sc_lv<32> > weightMem1_V_3_q0;
    sc_signal< sc_lv<6> > weightMem1_V_4_address0;
    sc_signal< sc_logic > weightMem1_V_4_ce0;
    sc_signal< sc_logic > weightMem1_V_4_we0;
    sc_signal< sc_lv<32> > weightMem1_V_4_q0;
    sc_signal< sc_lv<6> > weightMem1_V_5_address0;
    sc_signal< sc_logic > weightMem1_V_5_ce0;
    sc_signal< sc_logic > weightMem1_V_5_we0;
    sc_signal< sc_lv<32> > weightMem1_V_5_q0;
    sc_signal< sc_lv<6> > weightMem1_V_6_address0;
    sc_signal< sc_logic > weightMem1_V_6_ce0;
    sc_signal< sc_logic > weightMem1_V_6_we0;
    sc_signal< sc_lv<32> > weightMem1_V_6_q0;
    sc_signal< sc_lv<6> > weightMem1_V_7_address0;
    sc_signal< sc_logic > weightMem1_V_7_ce0;
    sc_signal< sc_logic > weightMem1_V_7_we0;
    sc_signal< sc_lv<32> > weightMem1_V_7_q0;
    sc_signal< sc_lv<6> > weightMem1_V_8_address0;
    sc_signal< sc_logic > weightMem1_V_8_ce0;
    sc_signal< sc_logic > weightMem1_V_8_we0;
    sc_signal< sc_lv<32> > weightMem1_V_8_q0;
    sc_signal< sc_lv<6> > weightMem1_V_9_address0;
    sc_signal< sc_logic > weightMem1_V_9_ce0;
    sc_signal< sc_logic > weightMem1_V_9_we0;
    sc_signal< sc_lv<32> > weightMem1_V_9_q0;
    sc_signal< sc_lv<6> > weightMem1_V_10_address0;
    sc_signal< sc_logic > weightMem1_V_10_ce0;
    sc_signal< sc_logic > weightMem1_V_10_we0;
    sc_signal< sc_lv<32> > weightMem1_V_10_q0;
    sc_signal< sc_lv<6> > weightMem1_V_11_address0;
    sc_signal< sc_logic > weightMem1_V_11_ce0;
    sc_signal< sc_logic > weightMem1_V_11_we0;
    sc_signal< sc_lv<32> > weightMem1_V_11_q0;
    sc_signal< sc_lv<6> > weightMem1_V_12_address0;
    sc_signal< sc_logic > weightMem1_V_12_ce0;
    sc_signal< sc_logic > weightMem1_V_12_we0;
    sc_signal< sc_lv<32> > weightMem1_V_12_q0;
    sc_signal< sc_lv<6> > weightMem1_V_13_address0;
    sc_signal< sc_logic > weightMem1_V_13_ce0;
    sc_signal< sc_logic > weightMem1_V_13_we0;
    sc_signal< sc_lv<32> > weightMem1_V_13_q0;
    sc_signal< sc_lv<6> > weightMem1_V_14_address0;
    sc_signal< sc_logic > weightMem1_V_14_ce0;
    sc_signal< sc_logic > weightMem1_V_14_we0;
    sc_signal< sc_lv<32> > weightMem1_V_14_q0;
    sc_signal< sc_lv<6> > weightMem1_V_15_address0;
    sc_signal< sc_logic > weightMem1_V_15_ce0;
    sc_signal< sc_logic > weightMem1_V_15_we0;
    sc_signal< sc_lv<32> > weightMem1_V_15_q0;
    sc_signal< sc_lv<6> > weightMem1_V_16_address0;
    sc_signal< sc_logic > weightMem1_V_16_ce0;
    sc_signal< sc_logic > weightMem1_V_16_we0;
    sc_signal< sc_lv<32> > weightMem1_V_16_q0;
    sc_signal< sc_lv<6> > weightMem1_V_17_address0;
    sc_signal< sc_logic > weightMem1_V_17_ce0;
    sc_signal< sc_logic > weightMem1_V_17_we0;
    sc_signal< sc_lv<32> > weightMem1_V_17_q0;
    sc_signal< sc_lv<6> > weightMem1_V_18_address0;
    sc_signal< sc_logic > weightMem1_V_18_ce0;
    sc_signal< sc_logic > weightMem1_V_18_we0;
    sc_signal< sc_lv<32> > weightMem1_V_18_q0;
    sc_signal< sc_lv<6> > weightMem1_V_19_address0;
    sc_signal< sc_logic > weightMem1_V_19_ce0;
    sc_signal< sc_logic > weightMem1_V_19_we0;
    sc_signal< sc_lv<32> > weightMem1_V_19_q0;
    sc_signal< sc_lv<6> > weightMem1_V_20_address0;
    sc_signal< sc_logic > weightMem1_V_20_ce0;
    sc_signal< sc_logic > weightMem1_V_20_we0;
    sc_signal< sc_lv<32> > weightMem1_V_20_q0;
    sc_signal< sc_lv<6> > weightMem1_V_21_address0;
    sc_signal< sc_logic > weightMem1_V_21_ce0;
    sc_signal< sc_logic > weightMem1_V_21_we0;
    sc_signal< sc_lv<32> > weightMem1_V_21_q0;
    sc_signal< sc_lv<6> > weightMem1_V_22_address0;
    sc_signal< sc_logic > weightMem1_V_22_ce0;
    sc_signal< sc_logic > weightMem1_V_22_we0;
    sc_signal< sc_lv<32> > weightMem1_V_22_q0;
    sc_signal< sc_lv<6> > weightMem1_V_23_address0;
    sc_signal< sc_logic > weightMem1_V_23_ce0;
    sc_signal< sc_logic > weightMem1_V_23_we0;
    sc_signal< sc_lv<32> > weightMem1_V_23_q0;
    sc_signal< sc_lv<6> > weightMem1_V_24_address0;
    sc_signal< sc_logic > weightMem1_V_24_ce0;
    sc_signal< sc_logic > weightMem1_V_24_we0;
    sc_signal< sc_lv<32> > weightMem1_V_24_q0;
    sc_signal< sc_lv<6> > weightMem1_V_25_address0;
    sc_signal< sc_logic > weightMem1_V_25_ce0;
    sc_signal< sc_logic > weightMem1_V_25_we0;
    sc_signal< sc_lv<32> > weightMem1_V_25_q0;
    sc_signal< sc_lv<6> > weightMem1_V_26_address0;
    sc_signal< sc_logic > weightMem1_V_26_ce0;
    sc_signal< sc_logic > weightMem1_V_26_we0;
    sc_signal< sc_lv<32> > weightMem1_V_26_q0;
    sc_signal< sc_lv<6> > weightMem1_V_27_address0;
    sc_signal< sc_logic > weightMem1_V_27_ce0;
    sc_signal< sc_logic > weightMem1_V_27_we0;
    sc_signal< sc_lv<32> > weightMem1_V_27_q0;
    sc_signal< sc_lv<6> > weightMem1_V_28_address0;
    sc_signal< sc_logic > weightMem1_V_28_ce0;
    sc_signal< sc_logic > weightMem1_V_28_we0;
    sc_signal< sc_lv<32> > weightMem1_V_28_q0;
    sc_signal< sc_lv<6> > weightMem1_V_29_address0;
    sc_signal< sc_logic > weightMem1_V_29_ce0;
    sc_signal< sc_logic > weightMem1_V_29_we0;
    sc_signal< sc_lv<32> > weightMem1_V_29_q0;
    sc_signal< sc_lv<6> > weightMem1_V_30_address0;
    sc_signal< sc_logic > weightMem1_V_30_ce0;
    sc_signal< sc_logic > weightMem1_V_30_we0;
    sc_signal< sc_lv<32> > weightMem1_V_30_q0;
    sc_signal< sc_lv<6> > weightMem1_V_31_address0;
    sc_signal< sc_logic > weightMem1_V_31_ce0;
    sc_signal< sc_logic > weightMem1_V_31_we0;
    sc_signal< sc_lv<32> > weightMem1_V_31_q0;
    sc_signal< sc_lv<1> > thresMem1_V_0_address0;
    sc_signal< sc_logic > thresMem1_V_0_ce0;
    sc_signal< sc_logic > thresMem1_V_0_we0;
    sc_signal< sc_lv<24> > thresMem1_V_0_q0;
    sc_signal< sc_lv<1> > thresMem1_V_1_address0;
    sc_signal< sc_logic > thresMem1_V_1_ce0;
    sc_signal< sc_logic > thresMem1_V_1_we0;
    sc_signal< sc_lv<24> > thresMem1_V_1_q0;
    sc_signal< sc_lv<1> > thresMem1_V_2_address0;
    sc_signal< sc_logic > thresMem1_V_2_ce0;
    sc_signal< sc_logic > thresMem1_V_2_we0;
    sc_signal< sc_lv<24> > thresMem1_V_2_q0;
    sc_signal< sc_lv<1> > thresMem1_V_3_address0;
    sc_signal< sc_logic > thresMem1_V_3_ce0;
    sc_signal< sc_logic > thresMem1_V_3_we0;
    sc_signal< sc_lv<24> > thresMem1_V_3_q0;
    sc_signal< sc_lv<1> > thresMem1_V_4_address0;
    sc_signal< sc_logic > thresMem1_V_4_ce0;
    sc_signal< sc_logic > thresMem1_V_4_we0;
    sc_signal< sc_lv<24> > thresMem1_V_4_q0;
    sc_signal< sc_lv<1> > thresMem1_V_5_address0;
    sc_signal< sc_logic > thresMem1_V_5_ce0;
    sc_signal< sc_logic > thresMem1_V_5_we0;
    sc_signal< sc_lv<24> > thresMem1_V_5_q0;
    sc_signal< sc_lv<1> > thresMem1_V_6_address0;
    sc_signal< sc_logic > thresMem1_V_6_ce0;
    sc_signal< sc_logic > thresMem1_V_6_we0;
    sc_signal< sc_lv<24> > thresMem1_V_6_q0;
    sc_signal< sc_lv<1> > thresMem1_V_7_address0;
    sc_signal< sc_logic > thresMem1_V_7_ce0;
    sc_signal< sc_logic > thresMem1_V_7_we0;
    sc_signal< sc_lv<24> > thresMem1_V_7_q0;
    sc_signal< sc_lv<1> > thresMem1_V_8_address0;
    sc_signal< sc_logic > thresMem1_V_8_ce0;
    sc_signal< sc_logic > thresMem1_V_8_we0;
    sc_signal< sc_lv<24> > thresMem1_V_8_q0;
    sc_signal< sc_lv<1> > thresMem1_V_9_address0;
    sc_signal< sc_logic > thresMem1_V_9_ce0;
    sc_signal< sc_logic > thresMem1_V_9_we0;
    sc_signal< sc_lv<24> > thresMem1_V_9_q0;
    sc_signal< sc_lv<1> > thresMem1_V_10_address0;
    sc_signal< sc_logic > thresMem1_V_10_ce0;
    sc_signal< sc_logic > thresMem1_V_10_we0;
    sc_signal< sc_lv<24> > thresMem1_V_10_q0;
    sc_signal< sc_lv<1> > thresMem1_V_11_address0;
    sc_signal< sc_logic > thresMem1_V_11_ce0;
    sc_signal< sc_logic > thresMem1_V_11_we0;
    sc_signal< sc_lv<24> > thresMem1_V_11_q0;
    sc_signal< sc_lv<1> > thresMem1_V_12_address0;
    sc_signal< sc_logic > thresMem1_V_12_ce0;
    sc_signal< sc_logic > thresMem1_V_12_we0;
    sc_signal< sc_lv<24> > thresMem1_V_12_q0;
    sc_signal< sc_lv<1> > thresMem1_V_13_address0;
    sc_signal< sc_logic > thresMem1_V_13_ce0;
    sc_signal< sc_logic > thresMem1_V_13_we0;
    sc_signal< sc_lv<24> > thresMem1_V_13_q0;
    sc_signal< sc_lv<1> > thresMem1_V_14_address0;
    sc_signal< sc_logic > thresMem1_V_14_ce0;
    sc_signal< sc_logic > thresMem1_V_14_we0;
    sc_signal< sc_lv<24> > thresMem1_V_14_q0;
    sc_signal< sc_lv<1> > thresMem1_V_15_address0;
    sc_signal< sc_logic > thresMem1_V_15_ce0;
    sc_signal< sc_logic > thresMem1_V_15_we0;
    sc_signal< sc_lv<24> > thresMem1_V_15_q0;
    sc_signal< sc_lv<1> > thresMem1_V_16_address0;
    sc_signal< sc_logic > thresMem1_V_16_ce0;
    sc_signal< sc_logic > thresMem1_V_16_we0;
    sc_signal< sc_lv<24> > thresMem1_V_16_q0;
    sc_signal< sc_lv<1> > thresMem1_V_17_address0;
    sc_signal< sc_logic > thresMem1_V_17_ce0;
    sc_signal< sc_logic > thresMem1_V_17_we0;
    sc_signal< sc_lv<24> > thresMem1_V_17_q0;
    sc_signal< sc_lv<1> > thresMem1_V_18_address0;
    sc_signal< sc_logic > thresMem1_V_18_ce0;
    sc_signal< sc_logic > thresMem1_V_18_we0;
    sc_signal< sc_lv<24> > thresMem1_V_18_q0;
    sc_signal< sc_lv<1> > thresMem1_V_19_address0;
    sc_signal< sc_logic > thresMem1_V_19_ce0;
    sc_signal< sc_logic > thresMem1_V_19_we0;
    sc_signal< sc_lv<24> > thresMem1_V_19_q0;
    sc_signal< sc_lv<1> > thresMem1_V_20_address0;
    sc_signal< sc_logic > thresMem1_V_20_ce0;
    sc_signal< sc_logic > thresMem1_V_20_we0;
    sc_signal< sc_lv<24> > thresMem1_V_20_q0;
    sc_signal< sc_lv<1> > thresMem1_V_21_address0;
    sc_signal< sc_logic > thresMem1_V_21_ce0;
    sc_signal< sc_logic > thresMem1_V_21_we0;
    sc_signal< sc_lv<24> > thresMem1_V_21_q0;
    sc_signal< sc_lv<1> > thresMem1_V_22_address0;
    sc_signal< sc_logic > thresMem1_V_22_ce0;
    sc_signal< sc_logic > thresMem1_V_22_we0;
    sc_signal< sc_lv<24> > thresMem1_V_22_q0;
    sc_signal< sc_lv<1> > thresMem1_V_23_address0;
    sc_signal< sc_logic > thresMem1_V_23_ce0;
    sc_signal< sc_logic > thresMem1_V_23_we0;
    sc_signal< sc_lv<24> > thresMem1_V_23_q0;
    sc_signal< sc_lv<1> > thresMem1_V_24_address0;
    sc_signal< sc_logic > thresMem1_V_24_ce0;
    sc_signal< sc_logic > thresMem1_V_24_we0;
    sc_signal< sc_lv<24> > thresMem1_V_24_q0;
    sc_signal< sc_lv<1> > thresMem1_V_25_address0;
    sc_signal< sc_logic > thresMem1_V_25_ce0;
    sc_signal< sc_logic > thresMem1_V_25_we0;
    sc_signal< sc_lv<24> > thresMem1_V_25_q0;
    sc_signal< sc_lv<1> > thresMem1_V_26_address0;
    sc_signal< sc_logic > thresMem1_V_26_ce0;
    sc_signal< sc_logic > thresMem1_V_26_we0;
    sc_signal< sc_lv<24> > thresMem1_V_26_q0;
    sc_signal< sc_lv<1> > thresMem1_V_27_address0;
    sc_signal< sc_logic > thresMem1_V_27_ce0;
    sc_signal< sc_logic > thresMem1_V_27_we0;
    sc_signal< sc_lv<24> > thresMem1_V_27_q0;
    sc_signal< sc_lv<1> > thresMem1_V_28_address0;
    sc_signal< sc_logic > thresMem1_V_28_ce0;
    sc_signal< sc_logic > thresMem1_V_28_we0;
    sc_signal< sc_lv<24> > thresMem1_V_28_q0;
    sc_signal< sc_lv<1> > thresMem1_V_29_address0;
    sc_signal< sc_logic > thresMem1_V_29_ce0;
    sc_signal< sc_logic > thresMem1_V_29_we0;
    sc_signal< sc_lv<24> > thresMem1_V_29_q0;
    sc_signal< sc_lv<1> > thresMem1_V_30_address0;
    sc_signal< sc_logic > thresMem1_V_30_ce0;
    sc_signal< sc_logic > thresMem1_V_30_we0;
    sc_signal< sc_lv<24> > thresMem1_V_30_q0;
    sc_signal< sc_lv<1> > thresMem1_V_31_address0;
    sc_signal< sc_logic > thresMem1_V_31_ce0;
    sc_signal< sc_logic > thresMem1_V_31_we0;
    sc_signal< sc_lv<24> > thresMem1_V_31_q0;
    sc_signal< sc_lv<8> > weightMem2_V_0_address0;
    sc_signal< sc_logic > weightMem2_V_0_ce0;
    sc_signal< sc_logic > weightMem2_V_0_we0;
    sc_signal< sc_lv<32> > weightMem2_V_0_q0;
    sc_signal< sc_lv<8> > weightMem2_V_1_address0;
    sc_signal< sc_logic > weightMem2_V_1_ce0;
    sc_signal< sc_logic > weightMem2_V_1_we0;
    sc_signal< sc_lv<32> > weightMem2_V_1_q0;
    sc_signal< sc_lv<8> > weightMem2_V_2_address0;
    sc_signal< sc_logic > weightMem2_V_2_ce0;
    sc_signal< sc_logic > weightMem2_V_2_we0;
    sc_signal< sc_lv<32> > weightMem2_V_2_q0;
    sc_signal< sc_lv<8> > weightMem2_V_3_address0;
    sc_signal< sc_logic > weightMem2_V_3_ce0;
    sc_signal< sc_logic > weightMem2_V_3_we0;
    sc_signal< sc_lv<32> > weightMem2_V_3_q0;
    sc_signal< sc_lv<8> > weightMem2_V_4_address0;
    sc_signal< sc_logic > weightMem2_V_4_ce0;
    sc_signal< sc_logic > weightMem2_V_4_we0;
    sc_signal< sc_lv<32> > weightMem2_V_4_q0;
    sc_signal< sc_lv<8> > weightMem2_V_5_address0;
    sc_signal< sc_logic > weightMem2_V_5_ce0;
    sc_signal< sc_logic > weightMem2_V_5_we0;
    sc_signal< sc_lv<32> > weightMem2_V_5_q0;
    sc_signal< sc_lv<8> > weightMem2_V_6_address0;
    sc_signal< sc_logic > weightMem2_V_6_ce0;
    sc_signal< sc_logic > weightMem2_V_6_we0;
    sc_signal< sc_lv<32> > weightMem2_V_6_q0;
    sc_signal< sc_lv<8> > weightMem2_V_7_address0;
    sc_signal< sc_logic > weightMem2_V_7_ce0;
    sc_signal< sc_logic > weightMem2_V_7_we0;
    sc_signal< sc_lv<32> > weightMem2_V_7_q0;
    sc_signal< sc_lv<8> > weightMem2_V_8_address0;
    sc_signal< sc_logic > weightMem2_V_8_ce0;
    sc_signal< sc_logic > weightMem2_V_8_we0;
    sc_signal< sc_lv<32> > weightMem2_V_8_q0;
    sc_signal< sc_lv<8> > weightMem2_V_9_address0;
    sc_signal< sc_logic > weightMem2_V_9_ce0;
    sc_signal< sc_logic > weightMem2_V_9_we0;
    sc_signal< sc_lv<32> > weightMem2_V_9_q0;
    sc_signal< sc_lv<8> > weightMem2_V_10_address0;
    sc_signal< sc_logic > weightMem2_V_10_ce0;
    sc_signal< sc_logic > weightMem2_V_10_we0;
    sc_signal< sc_lv<32> > weightMem2_V_10_q0;
    sc_signal< sc_lv<8> > weightMem2_V_11_address0;
    sc_signal< sc_logic > weightMem2_V_11_ce0;
    sc_signal< sc_logic > weightMem2_V_11_we0;
    sc_signal< sc_lv<32> > weightMem2_V_11_q0;
    sc_signal< sc_lv<8> > weightMem2_V_12_address0;
    sc_signal< sc_logic > weightMem2_V_12_ce0;
    sc_signal< sc_logic > weightMem2_V_12_we0;
    sc_signal< sc_lv<32> > weightMem2_V_12_q0;
    sc_signal< sc_lv<8> > weightMem2_V_13_address0;
    sc_signal< sc_logic > weightMem2_V_13_ce0;
    sc_signal< sc_logic > weightMem2_V_13_we0;
    sc_signal< sc_lv<32> > weightMem2_V_13_q0;
    sc_signal< sc_lv<8> > weightMem2_V_14_address0;
    sc_signal< sc_logic > weightMem2_V_14_ce0;
    sc_signal< sc_logic > weightMem2_V_14_we0;
    sc_signal< sc_lv<32> > weightMem2_V_14_q0;
    sc_signal< sc_lv<8> > weightMem2_V_15_address0;
    sc_signal< sc_logic > weightMem2_V_15_ce0;
    sc_signal< sc_logic > weightMem2_V_15_we0;
    sc_signal< sc_lv<32> > weightMem2_V_15_q0;
    sc_signal< sc_lv<3> > thresMem2_V_0_address0;
    sc_signal< sc_logic > thresMem2_V_0_ce0;
    sc_signal< sc_logic > thresMem2_V_0_we0;
    sc_signal< sc_lv<24> > thresMem2_V_0_q0;
    sc_signal< sc_lv<3> > thresMem2_V_1_address0;
    sc_signal< sc_logic > thresMem2_V_1_ce0;
    sc_signal< sc_logic > thresMem2_V_1_we0;
    sc_signal< sc_lv<24> > thresMem2_V_1_q0;
    sc_signal< sc_lv<3> > thresMem2_V_2_address0;
    sc_signal< sc_logic > thresMem2_V_2_ce0;
    sc_signal< sc_logic > thresMem2_V_2_we0;
    sc_signal< sc_lv<24> > thresMem2_V_2_q0;
    sc_signal< sc_lv<3> > thresMem2_V_3_address0;
    sc_signal< sc_logic > thresMem2_V_3_ce0;
    sc_signal< sc_logic > thresMem2_V_3_we0;
    sc_signal< sc_lv<24> > thresMem2_V_3_q0;
    sc_signal< sc_lv<3> > thresMem2_V_4_address0;
    sc_signal< sc_logic > thresMem2_V_4_ce0;
    sc_signal< sc_logic > thresMem2_V_4_we0;
    sc_signal< sc_lv<24> > thresMem2_V_4_q0;
    sc_signal< sc_lv<3> > thresMem2_V_5_address0;
    sc_signal< sc_logic > thresMem2_V_5_ce0;
    sc_signal< sc_logic > thresMem2_V_5_we0;
    sc_signal< sc_lv<24> > thresMem2_V_5_q0;
    sc_signal< sc_lv<3> > thresMem2_V_6_address0;
    sc_signal< sc_logic > thresMem2_V_6_ce0;
    sc_signal< sc_logic > thresMem2_V_6_we0;
    sc_signal< sc_lv<24> > thresMem2_V_6_q0;
    sc_signal< sc_lv<3> > thresMem2_V_7_address0;
    sc_signal< sc_logic > thresMem2_V_7_ce0;
    sc_signal< sc_logic > thresMem2_V_7_we0;
    sc_signal< sc_lv<24> > thresMem2_V_7_q0;
    sc_signal< sc_lv<3> > thresMem2_V_8_address0;
    sc_signal< sc_logic > thresMem2_V_8_ce0;
    sc_signal< sc_logic > thresMem2_V_8_we0;
    sc_signal< sc_lv<24> > thresMem2_V_8_q0;
    sc_signal< sc_lv<3> > thresMem2_V_9_address0;
    sc_signal< sc_logic > thresMem2_V_9_ce0;
    sc_signal< sc_logic > thresMem2_V_9_we0;
    sc_signal< sc_lv<24> > thresMem2_V_9_q0;
    sc_signal< sc_lv<3> > thresMem2_V_10_address0;
    sc_signal< sc_logic > thresMem2_V_10_ce0;
    sc_signal< sc_logic > thresMem2_V_10_we0;
    sc_signal< sc_lv<24> > thresMem2_V_10_q0;
    sc_signal< sc_lv<3> > thresMem2_V_11_address0;
    sc_signal< sc_logic > thresMem2_V_11_ce0;
    sc_signal< sc_logic > thresMem2_V_11_we0;
    sc_signal< sc_lv<24> > thresMem2_V_11_q0;
    sc_signal< sc_lv<3> > thresMem2_V_12_address0;
    sc_signal< sc_logic > thresMem2_V_12_ce0;
    sc_signal< sc_logic > thresMem2_V_12_we0;
    sc_signal< sc_lv<24> > thresMem2_V_12_q0;
    sc_signal< sc_lv<3> > thresMem2_V_13_address0;
    sc_signal< sc_logic > thresMem2_V_13_ce0;
    sc_signal< sc_logic > thresMem2_V_13_we0;
    sc_signal< sc_lv<24> > thresMem2_V_13_q0;
    sc_signal< sc_lv<3> > thresMem2_V_14_address0;
    sc_signal< sc_logic > thresMem2_V_14_ce0;
    sc_signal< sc_logic > thresMem2_V_14_we0;
    sc_signal< sc_lv<24> > thresMem2_V_14_q0;
    sc_signal< sc_lv<3> > thresMem2_V_15_address0;
    sc_signal< sc_logic > thresMem2_V_15_ce0;
    sc_signal< sc_logic > thresMem2_V_15_we0;
    sc_signal< sc_lv<24> > thresMem2_V_15_q0;
    sc_signal< sc_lv<9> > weightMem3_V_0_address0;
    sc_signal< sc_logic > weightMem3_V_0_ce0;
    sc_signal< sc_logic > weightMem3_V_0_we0;
    sc_signal< sc_lv<32> > weightMem3_V_0_q0;
    sc_signal< sc_lv<9> > weightMem3_V_1_address0;
    sc_signal< sc_logic > weightMem3_V_1_ce0;
    sc_signal< sc_logic > weightMem3_V_1_we0;
    sc_signal< sc_lv<32> > weightMem3_V_1_q0;
    sc_signal< sc_lv<9> > weightMem3_V_2_address0;
    sc_signal< sc_logic > weightMem3_V_2_ce0;
    sc_signal< sc_logic > weightMem3_V_2_we0;
    sc_signal< sc_lv<32> > weightMem3_V_2_q0;
    sc_signal< sc_lv<9> > weightMem3_V_3_address0;
    sc_signal< sc_logic > weightMem3_V_3_ce0;
    sc_signal< sc_logic > weightMem3_V_3_we0;
    sc_signal< sc_lv<32> > weightMem3_V_3_q0;
    sc_signal< sc_lv<9> > weightMem3_V_4_address0;
    sc_signal< sc_logic > weightMem3_V_4_ce0;
    sc_signal< sc_logic > weightMem3_V_4_we0;
    sc_signal< sc_lv<32> > weightMem3_V_4_q0;
    sc_signal< sc_lv<9> > weightMem3_V_5_address0;
    sc_signal< sc_logic > weightMem3_V_5_ce0;
    sc_signal< sc_logic > weightMem3_V_5_we0;
    sc_signal< sc_lv<32> > weightMem3_V_5_q0;
    sc_signal< sc_lv<9> > weightMem3_V_6_address0;
    sc_signal< sc_logic > weightMem3_V_6_ce0;
    sc_signal< sc_logic > weightMem3_V_6_we0;
    sc_signal< sc_lv<32> > weightMem3_V_6_q0;
    sc_signal< sc_lv<9> > weightMem3_V_7_address0;
    sc_signal< sc_logic > weightMem3_V_7_ce0;
    sc_signal< sc_logic > weightMem3_V_7_we0;
    sc_signal< sc_lv<32> > weightMem3_V_7_q0;
    sc_signal< sc_lv<9> > weightMem3_V_8_address0;
    sc_signal< sc_logic > weightMem3_V_8_ce0;
    sc_signal< sc_logic > weightMem3_V_8_we0;
    sc_signal< sc_lv<32> > weightMem3_V_8_q0;
    sc_signal< sc_lv<9> > weightMem3_V_9_address0;
    sc_signal< sc_logic > weightMem3_V_9_ce0;
    sc_signal< sc_logic > weightMem3_V_9_we0;
    sc_signal< sc_lv<32> > weightMem3_V_9_q0;
    sc_signal< sc_lv<9> > weightMem3_V_10_address0;
    sc_signal< sc_logic > weightMem3_V_10_ce0;
    sc_signal< sc_logic > weightMem3_V_10_we0;
    sc_signal< sc_lv<32> > weightMem3_V_10_q0;
    sc_signal< sc_lv<9> > weightMem3_V_11_address0;
    sc_signal< sc_logic > weightMem3_V_11_ce0;
    sc_signal< sc_logic > weightMem3_V_11_we0;
    sc_signal< sc_lv<32> > weightMem3_V_11_q0;
    sc_signal< sc_lv<9> > weightMem3_V_12_address0;
    sc_signal< sc_logic > weightMem3_V_12_ce0;
    sc_signal< sc_logic > weightMem3_V_12_we0;
    sc_signal< sc_lv<32> > weightMem3_V_12_q0;
    sc_signal< sc_lv<9> > weightMem3_V_13_address0;
    sc_signal< sc_logic > weightMem3_V_13_ce0;
    sc_signal< sc_logic > weightMem3_V_13_we0;
    sc_signal< sc_lv<32> > weightMem3_V_13_q0;
    sc_signal< sc_lv<9> > weightMem3_V_14_address0;
    sc_signal< sc_logic > weightMem3_V_14_ce0;
    sc_signal< sc_logic > weightMem3_V_14_we0;
    sc_signal< sc_lv<32> > weightMem3_V_14_q0;
    sc_signal< sc_lv<9> > weightMem3_V_15_address0;
    sc_signal< sc_logic > weightMem3_V_15_ce0;
    sc_signal< sc_logic > weightMem3_V_15_we0;
    sc_signal< sc_lv<32> > weightMem3_V_15_q0;
    sc_signal< sc_lv<3> > thresMem3_V_0_address0;
    sc_signal< sc_logic > thresMem3_V_0_ce0;
    sc_signal< sc_logic > thresMem3_V_0_we0;
    sc_signal< sc_lv<24> > thresMem3_V_0_q0;
    sc_signal< sc_lv<3> > thresMem3_V_1_address0;
    sc_signal< sc_logic > thresMem3_V_1_ce0;
    sc_signal< sc_logic > thresMem3_V_1_we0;
    sc_signal< sc_lv<24> > thresMem3_V_1_q0;
    sc_signal< sc_lv<3> > thresMem3_V_2_address0;
    sc_signal< sc_logic > thresMem3_V_2_ce0;
    sc_signal< sc_logic > thresMem3_V_2_we0;
    sc_signal< sc_lv<24> > thresMem3_V_2_q0;
    sc_signal< sc_lv<3> > thresMem3_V_3_address0;
    sc_signal< sc_logic > thresMem3_V_3_ce0;
    sc_signal< sc_logic > thresMem3_V_3_we0;
    sc_signal< sc_lv<24> > thresMem3_V_3_q0;
    sc_signal< sc_lv<3> > thresMem3_V_4_address0;
    sc_signal< sc_logic > thresMem3_V_4_ce0;
    sc_signal< sc_logic > thresMem3_V_4_we0;
    sc_signal< sc_lv<24> > thresMem3_V_4_q0;
    sc_signal< sc_lv<3> > thresMem3_V_5_address0;
    sc_signal< sc_logic > thresMem3_V_5_ce0;
    sc_signal< sc_logic > thresMem3_V_5_we0;
    sc_signal< sc_lv<24> > thresMem3_V_5_q0;
    sc_signal< sc_lv<3> > thresMem3_V_6_address0;
    sc_signal< sc_logic > thresMem3_V_6_ce0;
    sc_signal< sc_logic > thresMem3_V_6_we0;
    sc_signal< sc_lv<24> > thresMem3_V_6_q0;
    sc_signal< sc_lv<3> > thresMem3_V_7_address0;
    sc_signal< sc_logic > thresMem3_V_7_ce0;
    sc_signal< sc_logic > thresMem3_V_7_we0;
    sc_signal< sc_lv<24> > thresMem3_V_7_q0;
    sc_signal< sc_lv<3> > thresMem3_V_8_address0;
    sc_signal< sc_logic > thresMem3_V_8_ce0;
    sc_signal< sc_logic > thresMem3_V_8_we0;
    sc_signal< sc_lv<24> > thresMem3_V_8_q0;
    sc_signal< sc_lv<3> > thresMem3_V_9_address0;
    sc_signal< sc_logic > thresMem3_V_9_ce0;
    sc_signal< sc_logic > thresMem3_V_9_we0;
    sc_signal< sc_lv<24> > thresMem3_V_9_q0;
    sc_signal< sc_lv<3> > thresMem3_V_10_address0;
    sc_signal< sc_logic > thresMem3_V_10_ce0;
    sc_signal< sc_logic > thresMem3_V_10_we0;
    sc_signal< sc_lv<24> > thresMem3_V_10_q0;
    sc_signal< sc_lv<3> > thresMem3_V_11_address0;
    sc_signal< sc_logic > thresMem3_V_11_ce0;
    sc_signal< sc_logic > thresMem3_V_11_we0;
    sc_signal< sc_lv<24> > thresMem3_V_11_q0;
    sc_signal< sc_lv<3> > thresMem3_V_12_address0;
    sc_signal< sc_logic > thresMem3_V_12_ce0;
    sc_signal< sc_logic > thresMem3_V_12_we0;
    sc_signal< sc_lv<24> > thresMem3_V_12_q0;
    sc_signal< sc_lv<3> > thresMem3_V_13_address0;
    sc_signal< sc_logic > thresMem3_V_13_ce0;
    sc_signal< sc_logic > thresMem3_V_13_we0;
    sc_signal< sc_lv<24> > thresMem3_V_13_q0;
    sc_signal< sc_lv<3> > thresMem3_V_14_address0;
    sc_signal< sc_logic > thresMem3_V_14_ce0;
    sc_signal< sc_logic > thresMem3_V_14_we0;
    sc_signal< sc_lv<24> > thresMem3_V_14_q0;
    sc_signal< sc_lv<3> > thresMem3_V_15_address0;
    sc_signal< sc_logic > thresMem3_V_15_ce0;
    sc_signal< sc_logic > thresMem3_V_15_we0;
    sc_signal< sc_lv<24> > thresMem3_V_15_q0;
    sc_signal< sc_lv<12> > weightMem4_V_0_address0;
    sc_signal< sc_logic > weightMem4_V_0_ce0;
    sc_signal< sc_logic > weightMem4_V_0_we0;
    sc_signal< sc_lv<32> > weightMem4_V_0_q0;
    sc_signal< sc_lv<12> > weightMem4_V_1_address0;
    sc_signal< sc_logic > weightMem4_V_1_ce0;
    sc_signal< sc_logic > weightMem4_V_1_we0;
    sc_signal< sc_lv<32> > weightMem4_V_1_q0;
    sc_signal< sc_lv<12> > weightMem4_V_2_address0;
    sc_signal< sc_logic > weightMem4_V_2_ce0;
    sc_signal< sc_logic > weightMem4_V_2_we0;
    sc_signal< sc_lv<32> > weightMem4_V_2_q0;
    sc_signal< sc_lv<12> > weightMem4_V_3_address0;
    sc_signal< sc_logic > weightMem4_V_3_ce0;
    sc_signal< sc_logic > weightMem4_V_3_we0;
    sc_signal< sc_lv<32> > weightMem4_V_3_q0;
    sc_signal< sc_logic > thresMem4_V_0_ce0;
    sc_signal< sc_lv<24> > thresMem4_V_0_q0;
    sc_signal< sc_logic > thresMem4_V_0_ce1;
    sc_signal< sc_logic > thresMem4_V_0_we1;
    sc_signal< sc_logic > thresMem4_V_1_ce0;
    sc_signal< sc_lv<24> > thresMem4_V_1_q0;
    sc_signal< sc_logic > thresMem4_V_1_ce1;
    sc_signal< sc_logic > thresMem4_V_1_we1;
    sc_signal< sc_logic > thresMem4_V_2_ce0;
    sc_signal< sc_lv<24> > thresMem4_V_2_q0;
    sc_signal< sc_logic > thresMem4_V_2_ce1;
    sc_signal< sc_logic > thresMem4_V_2_we1;
    sc_signal< sc_logic > thresMem4_V_3_ce0;
    sc_signal< sc_lv<24> > thresMem4_V_3_q0;
    sc_signal< sc_logic > thresMem4_V_3_ce1;
    sc_signal< sc_logic > thresMem4_V_3_we1;
    sc_signal< sc_lv<13> > weightMem8_V_0_address0;
    sc_signal< sc_logic > weightMem8_V_0_ce0;
    sc_signal< sc_logic > weightMem8_V_0_we0;
    sc_signal< sc_lv<1> > weightMem8_V_0_q0;
    sc_signal< sc_lv<13> > weightMem8_V_1_address0;
    sc_signal< sc_logic > weightMem8_V_1_ce0;
    sc_signal< sc_logic > weightMem8_V_1_we0;
    sc_signal< sc_lv<1> > weightMem8_V_1_q0;
    sc_signal< sc_lv<13> > weightMem8_V_2_address0;
    sc_signal< sc_logic > weightMem8_V_2_ce0;
    sc_signal< sc_logic > weightMem8_V_2_we0;
    sc_signal< sc_lv<1> > weightMem8_V_2_q0;
    sc_signal< sc_lv<13> > weightMem8_V_3_address0;
    sc_signal< sc_logic > weightMem8_V_3_ce0;
    sc_signal< sc_logic > weightMem8_V_3_we0;
    sc_signal< sc_lv<1> > weightMem8_V_3_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_0_address0;
    sc_signal< sc_logic > alphaMem0_V_0_ce0;
    sc_signal< sc_logic > alphaMem0_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_0_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_1_address0;
    sc_signal< sc_logic > alphaMem0_V_1_ce0;
    sc_signal< sc_logic > alphaMem0_V_1_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_1_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_2_address0;
    sc_signal< sc_logic > alphaMem0_V_2_ce0;
    sc_signal< sc_logic > alphaMem0_V_2_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_2_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_3_address0;
    sc_signal< sc_logic > alphaMem0_V_3_ce0;
    sc_signal< sc_logic > alphaMem0_V_3_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_3_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_4_address0;
    sc_signal< sc_logic > alphaMem0_V_4_ce0;
    sc_signal< sc_logic > alphaMem0_V_4_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_4_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_5_address0;
    sc_signal< sc_logic > alphaMem0_V_5_ce0;
    sc_signal< sc_logic > alphaMem0_V_5_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_5_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_6_address0;
    sc_signal< sc_logic > alphaMem0_V_6_ce0;
    sc_signal< sc_logic > alphaMem0_V_6_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_6_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_7_address0;
    sc_signal< sc_logic > alphaMem0_V_7_ce0;
    sc_signal< sc_logic > alphaMem0_V_7_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_7_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_8_address0;
    sc_signal< sc_logic > alphaMem0_V_8_ce0;
    sc_signal< sc_logic > alphaMem0_V_8_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_8_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_9_address0;
    sc_signal< sc_logic > alphaMem0_V_9_ce0;
    sc_signal< sc_logic > alphaMem0_V_9_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_9_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_10_address0;
    sc_signal< sc_logic > alphaMem0_V_10_ce0;
    sc_signal< sc_logic > alphaMem0_V_10_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_10_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_11_address0;
    sc_signal< sc_logic > alphaMem0_V_11_ce0;
    sc_signal< sc_logic > alphaMem0_V_11_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_11_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_12_address0;
    sc_signal< sc_logic > alphaMem0_V_12_ce0;
    sc_signal< sc_logic > alphaMem0_V_12_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_12_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_13_address0;
    sc_signal< sc_logic > alphaMem0_V_13_ce0;
    sc_signal< sc_logic > alphaMem0_V_13_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_13_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_14_address0;
    sc_signal< sc_logic > alphaMem0_V_14_ce0;
    sc_signal< sc_logic > alphaMem0_V_14_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_14_q0;
    sc_signal< sc_lv<2> > alphaMem0_V_15_address0;
    sc_signal< sc_logic > alphaMem0_V_15_ce0;
    sc_signal< sc_logic > alphaMem0_V_15_we0;
    sc_signal< sc_lv<24> > alphaMem0_V_15_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_0_address0;
    sc_signal< sc_logic > alphaMem1_V_0_ce0;
    sc_signal< sc_logic > alphaMem1_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_0_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_1_address0;
    sc_signal< sc_logic > alphaMem1_V_1_ce0;
    sc_signal< sc_logic > alphaMem1_V_1_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_1_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_2_address0;
    sc_signal< sc_logic > alphaMem1_V_2_ce0;
    sc_signal< sc_logic > alphaMem1_V_2_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_2_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_3_address0;
    sc_signal< sc_logic > alphaMem1_V_3_ce0;
    sc_signal< sc_logic > alphaMem1_V_3_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_3_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_4_address0;
    sc_signal< sc_logic > alphaMem1_V_4_ce0;
    sc_signal< sc_logic > alphaMem1_V_4_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_4_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_5_address0;
    sc_signal< sc_logic > alphaMem1_V_5_ce0;
    sc_signal< sc_logic > alphaMem1_V_5_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_5_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_6_address0;
    sc_signal< sc_logic > alphaMem1_V_6_ce0;
    sc_signal< sc_logic > alphaMem1_V_6_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_6_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_7_address0;
    sc_signal< sc_logic > alphaMem1_V_7_ce0;
    sc_signal< sc_logic > alphaMem1_V_7_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_7_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_8_address0;
    sc_signal< sc_logic > alphaMem1_V_8_ce0;
    sc_signal< sc_logic > alphaMem1_V_8_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_8_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_9_address0;
    sc_signal< sc_logic > alphaMem1_V_9_ce0;
    sc_signal< sc_logic > alphaMem1_V_9_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_9_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_10_address0;
    sc_signal< sc_logic > alphaMem1_V_10_ce0;
    sc_signal< sc_logic > alphaMem1_V_10_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_10_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_11_address0;
    sc_signal< sc_logic > alphaMem1_V_11_ce0;
    sc_signal< sc_logic > alphaMem1_V_11_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_11_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_12_address0;
    sc_signal< sc_logic > alphaMem1_V_12_ce0;
    sc_signal< sc_logic > alphaMem1_V_12_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_12_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_13_address0;
    sc_signal< sc_logic > alphaMem1_V_13_ce0;
    sc_signal< sc_logic > alphaMem1_V_13_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_13_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_14_address0;
    sc_signal< sc_logic > alphaMem1_V_14_ce0;
    sc_signal< sc_logic > alphaMem1_V_14_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_14_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_15_address0;
    sc_signal< sc_logic > alphaMem1_V_15_ce0;
    sc_signal< sc_logic > alphaMem1_V_15_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_15_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_16_address0;
    sc_signal< sc_logic > alphaMem1_V_16_ce0;
    sc_signal< sc_logic > alphaMem1_V_16_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_16_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_17_address0;
    sc_signal< sc_logic > alphaMem1_V_17_ce0;
    sc_signal< sc_logic > alphaMem1_V_17_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_17_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_18_address0;
    sc_signal< sc_logic > alphaMem1_V_18_ce0;
    sc_signal< sc_logic > alphaMem1_V_18_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_18_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_19_address0;
    sc_signal< sc_logic > alphaMem1_V_19_ce0;
    sc_signal< sc_logic > alphaMem1_V_19_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_19_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_20_address0;
    sc_signal< sc_logic > alphaMem1_V_20_ce0;
    sc_signal< sc_logic > alphaMem1_V_20_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_20_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_21_address0;
    sc_signal< sc_logic > alphaMem1_V_21_ce0;
    sc_signal< sc_logic > alphaMem1_V_21_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_21_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_22_address0;
    sc_signal< sc_logic > alphaMem1_V_22_ce0;
    sc_signal< sc_logic > alphaMem1_V_22_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_22_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_23_address0;
    sc_signal< sc_logic > alphaMem1_V_23_ce0;
    sc_signal< sc_logic > alphaMem1_V_23_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_23_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_24_address0;
    sc_signal< sc_logic > alphaMem1_V_24_ce0;
    sc_signal< sc_logic > alphaMem1_V_24_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_24_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_25_address0;
    sc_signal< sc_logic > alphaMem1_V_25_ce0;
    sc_signal< sc_logic > alphaMem1_V_25_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_25_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_26_address0;
    sc_signal< sc_logic > alphaMem1_V_26_ce0;
    sc_signal< sc_logic > alphaMem1_V_26_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_26_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_27_address0;
    sc_signal< sc_logic > alphaMem1_V_27_ce0;
    sc_signal< sc_logic > alphaMem1_V_27_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_27_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_28_address0;
    sc_signal< sc_logic > alphaMem1_V_28_ce0;
    sc_signal< sc_logic > alphaMem1_V_28_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_28_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_29_address0;
    sc_signal< sc_logic > alphaMem1_V_29_ce0;
    sc_signal< sc_logic > alphaMem1_V_29_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_29_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_30_address0;
    sc_signal< sc_logic > alphaMem1_V_30_ce0;
    sc_signal< sc_logic > alphaMem1_V_30_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_30_q0;
    sc_signal< sc_lv<1> > alphaMem1_V_31_address0;
    sc_signal< sc_logic > alphaMem1_V_31_ce0;
    sc_signal< sc_logic > alphaMem1_V_31_we0;
    sc_signal< sc_lv<24> > alphaMem1_V_31_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_0_address0;
    sc_signal< sc_logic > alphaMem2_V_0_ce0;
    sc_signal< sc_logic > alphaMem2_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_0_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_1_address0;
    sc_signal< sc_logic > alphaMem2_V_1_ce0;
    sc_signal< sc_logic > alphaMem2_V_1_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_1_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_2_address0;
    sc_signal< sc_logic > alphaMem2_V_2_ce0;
    sc_signal< sc_logic > alphaMem2_V_2_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_2_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_3_address0;
    sc_signal< sc_logic > alphaMem2_V_3_ce0;
    sc_signal< sc_logic > alphaMem2_V_3_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_3_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_4_address0;
    sc_signal< sc_logic > alphaMem2_V_4_ce0;
    sc_signal< sc_logic > alphaMem2_V_4_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_4_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_5_address0;
    sc_signal< sc_logic > alphaMem2_V_5_ce0;
    sc_signal< sc_logic > alphaMem2_V_5_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_5_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_6_address0;
    sc_signal< sc_logic > alphaMem2_V_6_ce0;
    sc_signal< sc_logic > alphaMem2_V_6_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_6_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_7_address0;
    sc_signal< sc_logic > alphaMem2_V_7_ce0;
    sc_signal< sc_logic > alphaMem2_V_7_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_7_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_8_address0;
    sc_signal< sc_logic > alphaMem2_V_8_ce0;
    sc_signal< sc_logic > alphaMem2_V_8_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_8_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_9_address0;
    sc_signal< sc_logic > alphaMem2_V_9_ce0;
    sc_signal< sc_logic > alphaMem2_V_9_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_9_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_10_address0;
    sc_signal< sc_logic > alphaMem2_V_10_ce0;
    sc_signal< sc_logic > alphaMem2_V_10_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_10_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_11_address0;
    sc_signal< sc_logic > alphaMem2_V_11_ce0;
    sc_signal< sc_logic > alphaMem2_V_11_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_11_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_12_address0;
    sc_signal< sc_logic > alphaMem2_V_12_ce0;
    sc_signal< sc_logic > alphaMem2_V_12_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_12_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_13_address0;
    sc_signal< sc_logic > alphaMem2_V_13_ce0;
    sc_signal< sc_logic > alphaMem2_V_13_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_13_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_14_address0;
    sc_signal< sc_logic > alphaMem2_V_14_ce0;
    sc_signal< sc_logic > alphaMem2_V_14_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_14_q0;
    sc_signal< sc_lv<3> > alphaMem2_V_15_address0;
    sc_signal< sc_logic > alphaMem2_V_15_ce0;
    sc_signal< sc_logic > alphaMem2_V_15_we0;
    sc_signal< sc_lv<24> > alphaMem2_V_15_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_0_address0;
    sc_signal< sc_logic > alphaMem3_V_0_ce0;
    sc_signal< sc_logic > alphaMem3_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_0_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_1_address0;
    sc_signal< sc_logic > alphaMem3_V_1_ce0;
    sc_signal< sc_logic > alphaMem3_V_1_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_1_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_2_address0;
    sc_signal< sc_logic > alphaMem3_V_2_ce0;
    sc_signal< sc_logic > alphaMem3_V_2_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_2_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_3_address0;
    sc_signal< sc_logic > alphaMem3_V_3_ce0;
    sc_signal< sc_logic > alphaMem3_V_3_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_3_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_4_address0;
    sc_signal< sc_logic > alphaMem3_V_4_ce0;
    sc_signal< sc_logic > alphaMem3_V_4_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_4_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_5_address0;
    sc_signal< sc_logic > alphaMem3_V_5_ce0;
    sc_signal< sc_logic > alphaMem3_V_5_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_5_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_6_address0;
    sc_signal< sc_logic > alphaMem3_V_6_ce0;
    sc_signal< sc_logic > alphaMem3_V_6_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_6_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_7_address0;
    sc_signal< sc_logic > alphaMem3_V_7_ce0;
    sc_signal< sc_logic > alphaMem3_V_7_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_7_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_8_address0;
    sc_signal< sc_logic > alphaMem3_V_8_ce0;
    sc_signal< sc_logic > alphaMem3_V_8_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_8_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_9_address0;
    sc_signal< sc_logic > alphaMem3_V_9_ce0;
    sc_signal< sc_logic > alphaMem3_V_9_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_9_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_10_address0;
    sc_signal< sc_logic > alphaMem3_V_10_ce0;
    sc_signal< sc_logic > alphaMem3_V_10_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_10_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_11_address0;
    sc_signal< sc_logic > alphaMem3_V_11_ce0;
    sc_signal< sc_logic > alphaMem3_V_11_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_11_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_12_address0;
    sc_signal< sc_logic > alphaMem3_V_12_ce0;
    sc_signal< sc_logic > alphaMem3_V_12_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_12_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_13_address0;
    sc_signal< sc_logic > alphaMem3_V_13_ce0;
    sc_signal< sc_logic > alphaMem3_V_13_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_13_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_14_address0;
    sc_signal< sc_logic > alphaMem3_V_14_ce0;
    sc_signal< sc_logic > alphaMem3_V_14_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_14_q0;
    sc_signal< sc_lv<3> > alphaMem3_V_15_address0;
    sc_signal< sc_logic > alphaMem3_V_15_ce0;
    sc_signal< sc_logic > alphaMem3_V_15_we0;
    sc_signal< sc_lv<24> > alphaMem3_V_15_q0;
    sc_signal< sc_lv<6> > alphaMem4_V_0_address0;
    sc_signal< sc_logic > alphaMem4_V_0_ce0;
    sc_signal< sc_logic > alphaMem4_V_0_we0;
    sc_signal< sc_lv<24> > alphaMem4_V_0_q0;
    sc_signal< sc_lv<6> > alphaMem4_V_1_address0;
    sc_signal< sc_logic > alphaMem4_V_1_ce0;
    sc_signal< sc_logic > alphaMem4_V_1_we0;
    sc_signal< sc_lv<24> > alphaMem4_V_1_q0;
    sc_signal< sc_lv<6> > alphaMem4_V_2_address0;
    sc_signal< sc_logic > alphaMem4_V_2_ce0;
    sc_signal< sc_logic > alphaMem4_V_2_we0;
    sc_signal< sc_lv<24> > alphaMem4_V_2_q0;
    sc_signal< sc_lv<6> > alphaMem4_V_3_address0;
    sc_signal< sc_logic > alphaMem4_V_3_ce0;
    sc_signal< sc_logic > alphaMem4_V_3_we0;
    sc_signal< sc_lv<24> > alphaMem4_V_3_q0;
    sc_signal< sc_logic > hostmem_AWVALID;
    sc_signal< sc_logic > hostmem_AWREADY;
    sc_signal< sc_logic > hostmem_WVALID;
    sc_signal< sc_logic > hostmem_WREADY;
    sc_signal< sc_logic > hostmem_ARVALID;
    sc_signal< sc_logic > hostmem_ARREADY;
    sc_signal< sc_logic > hostmem_RVALID;
    sc_signal< sc_logic > hostmem_RREADY;
    sc_signal< sc_lv<64> > hostmem_RDATA;
    sc_signal< sc_logic > hostmem_RLAST;
    sc_signal< sc_lv<1> > hostmem_RID;
    sc_signal< sc_lv<1> > hostmem_RUSER;
    sc_signal< sc_lv<2> > hostmem_RRESP;
    sc_signal< sc_logic > hostmem_BVALID;
    sc_signal< sc_logic > hostmem_BREADY;
    sc_signal< sc_lv<2> > hostmem_BRESP;
    sc_signal< sc_lv<1> > hostmem_BID;
    sc_signal< sc_lv<1> > hostmem_BUSER;
    sc_signal< sc_lv<64> > val_V_read_reg_1917;
    sc_signal< sc_lv<32> > targetInd_read_reg_1922;
    sc_signal< sc_lv<32> > targetMem_read_reg_1927;
    sc_signal< sc_lv<32> > targetLayer_read_reg_1932;
    sc_signal< sc_lv<1> > doInit_read_read_fu_690_p2;
    sc_signal< sc_lv<1> > doInit_read_reg_1937;
    sc_signal< sc_lv<61> > out_V3_reg_1941;
    sc_signal< sc_lv<61> > in_V1_reg_1946;
    sc_signal< sc_logic > grp_DoCompute_fu_715_m_axi_in_V_AWVALID;
    sc_signal< sc_lv<64> > grp_DoCompute_fu_715_m_axi_in_V_AWADDR;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_m_axi_in_V_AWID;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_m_axi_in_V_AWLEN;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_m_axi_in_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_m_axi_in_V_AWBURST;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_m_axi_in_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_m_axi_in_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_m_axi_in_V_AWPROT;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_m_axi_in_V_AWQOS;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_m_axi_in_V_AWREGION;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_m_axi_in_V_AWUSER;
    sc_signal< sc_logic > grp_DoCompute_fu_715_m_axi_in_V_WVALID;
    sc_signal< sc_lv<64> > grp_DoCompute_fu_715_m_axi_in_V_WDATA;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_m_axi_in_V_WSTRB;
    sc_signal< sc_logic > grp_DoCompute_fu_715_m_axi_in_V_WLAST;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_m_axi_in_V_WID;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_m_axi_in_V_WUSER;
    sc_signal< sc_logic > grp_DoCompute_fu_715_m_axi_in_V_ARVALID;
    sc_signal< sc_lv<64> > grp_DoCompute_fu_715_m_axi_in_V_ARADDR;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_m_axi_in_V_ARID;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_m_axi_in_V_ARLEN;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_m_axi_in_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_m_axi_in_V_ARBURST;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_m_axi_in_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_m_axi_in_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_m_axi_in_V_ARPROT;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_m_axi_in_V_ARQOS;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_m_axi_in_V_ARREGION;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_m_axi_in_V_ARUSER;
    sc_signal< sc_logic > grp_DoCompute_fu_715_m_axi_in_V_RREADY;
    sc_signal< sc_logic > grp_DoCompute_fu_715_m_axi_in_V_BREADY;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_0_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_0_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_0_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_0_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_1_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_1_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_1_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_1_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_2_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_2_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_2_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_2_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_3_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_3_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_3_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_3_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_4_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_4_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_4_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_4_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_5_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_5_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_5_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_5_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_6_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_6_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_6_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_6_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_7_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_7_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_7_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_7_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_8_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_8_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_8_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_8_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_9_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_9_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_9_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_9_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_10_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_10_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_10_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_10_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_11_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_11_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_11_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_11_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_12_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_12_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_12_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_12_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_13_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_13_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_13_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_13_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_14_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_14_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_14_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_14_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_15_ce0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_15_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem0_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_15_ce1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_weightMem0_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem0_V_15_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_0_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_0_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_1_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_1_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_2_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_2_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_3_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_3_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_4_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_4_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_5_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_5_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_6_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_6_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_7_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_7_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_8_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_8_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_9_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_9_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_10_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_10_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_11_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_11_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_12_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_12_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_13_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_13_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_14_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_14_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_15_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_thresMem0_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem0_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem0_V_15_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_0_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_0_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_1_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_1_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_2_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_2_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_3_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_3_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_4_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_4_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_5_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_5_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_6_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_6_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_7_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_7_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_8_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_8_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_9_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_9_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_10_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_10_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_11_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_11_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_12_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_12_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_13_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_13_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_14_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_14_we1;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_15_we0;
    sc_signal< sc_lv<2> > grp_DoCompute_fu_715_alphaMem0_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem0_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem0_V_15_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_0_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_0_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_0_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_0_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_1_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_1_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_1_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_1_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_2_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_2_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_2_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_2_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_3_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_3_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_3_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_3_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_4_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_4_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_4_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_4_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_5_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_5_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_5_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_5_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_6_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_6_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_6_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_6_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_7_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_7_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_7_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_7_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_8_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_8_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_8_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_8_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_9_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_9_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_9_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_9_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_10_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_10_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_10_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_10_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_11_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_11_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_11_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_11_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_12_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_12_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_12_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_12_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_13_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_13_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_13_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_13_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_14_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_14_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_14_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_14_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_15_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_15_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_15_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_15_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_16_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_16_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_16_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_16_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_16_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_16_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_16_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_16_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_17_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_17_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_17_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_17_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_17_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_17_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_17_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_17_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_18_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_18_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_18_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_18_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_18_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_18_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_18_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_18_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_19_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_19_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_19_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_19_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_19_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_19_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_19_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_19_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_20_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_20_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_20_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_20_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_20_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_20_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_20_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_20_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_21_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_21_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_21_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_21_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_21_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_21_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_21_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_21_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_22_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_22_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_22_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_22_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_22_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_22_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_22_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_22_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_23_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_23_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_23_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_23_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_23_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_23_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_23_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_23_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_24_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_24_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_24_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_24_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_24_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_24_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_24_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_24_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_25_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_25_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_25_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_25_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_25_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_25_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_25_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_25_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_26_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_26_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_26_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_26_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_26_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_26_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_26_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_26_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_27_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_27_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_27_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_27_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_27_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_27_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_27_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_27_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_28_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_28_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_28_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_28_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_28_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_28_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_28_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_28_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_29_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_29_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_29_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_29_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_29_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_29_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_29_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_29_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_30_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_30_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_30_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_30_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_30_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_30_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_30_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_30_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_31_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_31_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_31_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_31_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_weightMem1_V_31_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_31_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem1_V_31_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem1_V_31_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_0_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_0_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_1_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_1_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_2_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_2_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_3_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_3_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_4_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_4_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_5_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_5_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_6_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_6_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_7_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_7_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_8_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_8_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_9_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_9_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_10_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_10_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_11_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_11_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_12_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_12_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_13_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_13_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_14_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_14_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_15_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_15_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_16_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_16_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_16_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_16_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_16_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_16_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_16_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_16_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_17_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_17_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_17_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_17_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_17_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_17_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_17_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_17_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_18_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_18_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_18_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_18_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_18_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_18_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_18_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_18_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_19_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_19_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_19_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_19_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_19_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_19_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_19_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_19_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_20_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_20_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_20_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_20_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_20_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_20_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_20_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_20_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_21_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_21_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_21_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_21_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_21_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_21_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_21_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_21_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_22_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_22_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_22_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_22_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_22_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_22_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_22_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_22_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_23_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_23_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_23_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_23_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_23_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_23_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_23_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_23_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_24_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_24_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_24_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_24_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_24_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_24_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_24_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_24_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_25_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_25_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_25_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_25_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_25_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_25_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_25_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_25_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_26_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_26_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_26_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_26_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_26_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_26_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_26_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_26_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_27_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_27_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_27_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_27_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_27_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_27_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_27_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_27_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_28_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_28_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_28_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_28_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_28_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_28_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_28_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_28_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_29_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_29_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_29_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_29_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_29_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_29_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_29_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_29_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_30_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_30_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_30_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_30_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_30_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_30_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_30_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_30_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_31_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_31_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_31_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_31_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_thresMem1_V_31_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_31_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem1_V_31_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem1_V_31_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_0_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_0_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_1_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_1_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_2_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_2_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_3_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_3_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_4_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_4_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_5_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_5_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_6_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_6_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_7_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_7_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_8_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_8_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_9_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_9_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_10_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_10_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_11_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_11_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_12_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_12_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_13_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_13_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_14_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_14_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_15_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_15_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_16_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_16_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_16_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_16_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_16_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_16_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_16_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_16_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_17_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_17_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_17_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_17_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_17_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_17_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_17_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_17_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_18_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_18_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_18_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_18_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_18_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_18_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_18_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_18_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_19_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_19_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_19_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_19_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_19_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_19_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_19_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_19_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_20_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_20_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_20_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_20_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_20_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_20_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_20_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_20_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_21_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_21_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_21_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_21_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_21_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_21_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_21_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_21_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_22_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_22_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_22_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_22_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_22_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_22_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_22_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_22_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_23_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_23_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_23_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_23_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_23_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_23_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_23_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_23_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_24_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_24_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_24_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_24_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_24_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_24_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_24_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_24_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_25_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_25_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_25_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_25_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_25_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_25_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_25_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_25_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_26_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_26_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_26_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_26_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_26_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_26_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_26_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_26_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_27_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_27_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_27_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_27_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_27_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_27_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_27_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_27_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_28_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_28_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_28_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_28_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_28_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_28_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_28_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_28_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_29_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_29_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_29_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_29_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_29_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_29_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_29_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_29_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_30_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_30_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_30_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_30_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_30_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_30_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_30_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_30_we1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_31_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_31_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_31_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_31_we0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_alphaMem1_V_31_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_31_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem1_V_31_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem1_V_31_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_0_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_0_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_0_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_0_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_1_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_1_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_1_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_1_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_2_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_2_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_2_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_2_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_3_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_3_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_3_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_3_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_4_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_4_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_4_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_4_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_5_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_5_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_5_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_5_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_6_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_6_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_6_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_6_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_7_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_7_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_7_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_7_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_8_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_8_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_8_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_8_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_9_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_9_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_9_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_9_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_10_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_10_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_10_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_10_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_11_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_11_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_11_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_11_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_12_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_12_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_12_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_12_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_13_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_13_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_13_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_13_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_14_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_14_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_14_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_14_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_15_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_15_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem2_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_15_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem2_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem2_V_15_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_0_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_0_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_1_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_1_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_2_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_2_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_3_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_3_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_4_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_4_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_5_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_5_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_6_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_6_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_7_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_7_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_8_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_8_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_9_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_9_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_10_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_10_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_11_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_11_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_12_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_12_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_13_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_13_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_14_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_14_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_15_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem2_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem2_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem2_V_15_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_0_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_0_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_1_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_1_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_2_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_2_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_3_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_3_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_4_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_4_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_5_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_5_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_6_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_6_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_7_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_7_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_8_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_8_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_9_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_9_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_10_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_10_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_11_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_11_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_12_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_12_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_13_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_13_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_14_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_14_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_15_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem2_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem2_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem2_V_15_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_0_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_0_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_0_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_0_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_1_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_1_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_1_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_1_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_2_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_2_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_2_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_2_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_3_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_3_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_3_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_3_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_4_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_4_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_4_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_4_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_5_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_5_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_5_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_5_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_6_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_6_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_6_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_6_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_7_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_7_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_7_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_7_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_8_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_8_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_8_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_8_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_9_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_9_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_9_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_9_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_10_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_10_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_10_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_10_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_11_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_11_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_11_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_11_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_12_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_12_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_12_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_12_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_13_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_13_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_13_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_13_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_14_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_14_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_14_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_14_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_15_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_15_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_weightMem3_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_15_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem3_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem3_V_15_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_0_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_0_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_1_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_1_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_2_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_2_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_3_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_3_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_4_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_4_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_5_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_5_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_6_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_6_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_7_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_7_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_8_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_8_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_9_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_9_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_10_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_10_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_11_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_11_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_12_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_12_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_13_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_13_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_14_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_14_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_15_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_thresMem3_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem3_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem3_V_15_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_0_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_0_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_1_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_1_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_2_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_2_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_3_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_3_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_4_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_4_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_4_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_4_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_4_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_4_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_4_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_4_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_5_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_5_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_5_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_5_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_5_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_5_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_5_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_5_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_6_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_6_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_6_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_6_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_6_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_6_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_6_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_6_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_7_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_7_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_7_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_7_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_7_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_7_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_7_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_7_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_8_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_8_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_8_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_8_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_8_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_8_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_8_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_8_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_9_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_9_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_9_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_9_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_9_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_9_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_9_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_9_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_10_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_10_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_10_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_10_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_10_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_10_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_10_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_10_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_11_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_11_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_11_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_11_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_11_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_11_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_11_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_11_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_12_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_12_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_12_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_12_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_12_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_12_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_12_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_12_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_13_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_13_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_13_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_13_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_13_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_13_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_13_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_13_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_14_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_14_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_14_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_14_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_14_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_14_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_14_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_14_we1;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_15_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_15_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_15_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_15_we0;
    sc_signal< sc_lv<3> > grp_DoCompute_fu_715_alphaMem3_V_15_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_15_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem3_V_15_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem3_V_15_we1;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_0_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_0_we0;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_0_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_0_we1;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_1_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_1_we0;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_1_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_1_we1;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_2_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_2_we0;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_2_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_2_we1;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_3_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_3_we0;
    sc_signal< sc_lv<12> > grp_DoCompute_fu_715_weightMem4_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_3_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem4_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem4_V_3_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_0_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_0_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_1_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_1_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_2_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_2_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_3_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_thresMem4_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem4_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem4_V_3_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_0_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_0_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_1_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_1_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_1_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_1_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_2_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_2_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_2_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_2_we1;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_3_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_3_we0;
    sc_signal< sc_lv<6> > grp_DoCompute_fu_715_alphaMem4_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_3_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem4_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem4_V_3_we1;
    sc_signal< sc_lv<15> > grp_DoCompute_fu_715_weightMem5_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem5_V_0_ce0;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem5_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem5_V_0_we0;
    sc_signal< sc_lv<15> > grp_DoCompute_fu_715_weightMem5_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem5_V_0_ce1;
    sc_signal< sc_lv<32> > grp_DoCompute_fu_715_weightMem5_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem5_V_0_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_thresMem5_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem5_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem5_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem5_V_0_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_thresMem5_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem5_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem5_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem5_V_0_we1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_alphaMem5_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem5_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem5_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem5_V_0_we0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_alphaMem5_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem5_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem5_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem5_V_0_we1;
    sc_signal< sc_lv<15> > grp_DoCompute_fu_715_weightMem6_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem6_V_0_ce0;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_weightMem6_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem6_V_0_we0;
    sc_signal< sc_lv<15> > grp_DoCompute_fu_715_weightMem6_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem6_V_0_ce1;
    sc_signal< sc_lv<4> > grp_DoCompute_fu_715_weightMem6_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem6_V_0_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_thresMem6_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem6_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem6_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem6_V_0_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_thresMem6_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem6_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem6_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem6_V_0_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_alphaMem6_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem6_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem6_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem6_V_0_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_alphaMem6_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem6_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem6_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem6_V_0_we1;
    sc_signal< sc_lv<15> > grp_DoCompute_fu_715_weightMem7_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem7_V_0_ce0;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem7_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem7_V_0_we0;
    sc_signal< sc_lv<15> > grp_DoCompute_fu_715_weightMem7_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem7_V_0_ce1;
    sc_signal< sc_lv<8> > grp_DoCompute_fu_715_weightMem7_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem7_V_0_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_thresMem7_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem7_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem7_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem7_V_0_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_thresMem7_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem7_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_thresMem7_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_thresMem7_V_0_we1;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_alphaMem7_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem7_V_0_ce0;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem7_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem7_V_0_we0;
    sc_signal< sc_lv<9> > grp_DoCompute_fu_715_alphaMem7_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem7_V_0_ce1;
    sc_signal< sc_lv<24> > grp_DoCompute_fu_715_alphaMem7_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_alphaMem7_V_0_we1;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_0_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_0_ce0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_0_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_0_we0;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_0_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_0_ce1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_0_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_0_we1;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_1_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_1_ce0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_1_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_1_we0;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_1_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_1_ce1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_1_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_1_we1;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_2_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_2_ce0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_2_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_2_we0;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_2_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_2_ce1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_2_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_2_we1;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_3_address0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_3_ce0;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_3_we0;
    sc_signal< sc_lv<13> > grp_DoCompute_fu_715_weightMem8_V_3_address1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_3_ce1;
    sc_signal< sc_lv<1> > grp_DoCompute_fu_715_weightMem8_V_3_d1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_weightMem8_V_3_we1;
    sc_signal< sc_logic > grp_DoCompute_fu_715_ap_start;
    sc_signal< sc_logic > grp_DoCompute_fu_715_ap_done;
    sc_signal< sc_logic > grp_DoCompute_fu_715_ap_ready;
    sc_signal< sc_logic > grp_DoCompute_fu_715_ap_idle;
    sc_signal< sc_logic > grp_DoCompute_fu_715_ap_continue;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_ap_start;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_ap_done;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_ap_idle;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_ap_ready;
    sc_signal< sc_lv<15> > StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1;
    sc_signal< sc_lv<15> > StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0;
    sc_signal< sc_lv<4> > StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1;
    sc_signal< sc_lv<15> > StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0;
    sc_signal< sc_lv<8> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0;
    sc_signal< sc_lv<9> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0;
    sc_signal< sc_lv<12> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0;
    sc_signal< sc_lv<12> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0;
    sc_signal< sc_lv<12> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0;
    sc_signal< sc_lv<12> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0;
    sc_signal< sc_lv<32> > StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1;
    sc_signal< sc_lv<13> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0;
    sc_signal< sc_lv<13> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0;
    sc_signal< sc_lv<13> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0;
    sc_signal< sc_lv<13> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0;
    sc_signal< sc_lv<2> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0;
    sc_signal< sc_lv<1> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0;
    sc_signal< sc_lv<3> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0;
    sc_signal< sc_lv<6> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0;
    sc_signal< sc_logic > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0;
    sc_signal< sc_lv<24> > StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0;
    sc_signal< sc_logic > grp_DoCompute_fu_715_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_sync_grp_DoCompute_fu_715_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_DoCompute_fu_715_ap_done;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_DoCompute_fu_715_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_DoCompute_fu_715_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_HOSTMEM_USER_VALUE;
    static const int C_M_AXI_HOSTMEM_PROT_VALUE;
    static const int C_M_AXI_HOSTMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_clk_no_reset_();
    void thread_StgValue_43_DoMemInit_fu_1299_ap_start();
    void thread_alphaMem0_V_0_address0();
    void thread_alphaMem0_V_0_ce0();
    void thread_alphaMem0_V_0_we0();
    void thread_alphaMem0_V_10_address0();
    void thread_alphaMem0_V_10_ce0();
    void thread_alphaMem0_V_10_we0();
    void thread_alphaMem0_V_11_address0();
    void thread_alphaMem0_V_11_ce0();
    void thread_alphaMem0_V_11_we0();
    void thread_alphaMem0_V_12_address0();
    void thread_alphaMem0_V_12_ce0();
    void thread_alphaMem0_V_12_we0();
    void thread_alphaMem0_V_13_address0();
    void thread_alphaMem0_V_13_ce0();
    void thread_alphaMem0_V_13_we0();
    void thread_alphaMem0_V_14_address0();
    void thread_alphaMem0_V_14_ce0();
    void thread_alphaMem0_V_14_we0();
    void thread_alphaMem0_V_15_address0();
    void thread_alphaMem0_V_15_ce0();
    void thread_alphaMem0_V_15_we0();
    void thread_alphaMem0_V_1_address0();
    void thread_alphaMem0_V_1_ce0();
    void thread_alphaMem0_V_1_we0();
    void thread_alphaMem0_V_2_address0();
    void thread_alphaMem0_V_2_ce0();
    void thread_alphaMem0_V_2_we0();
    void thread_alphaMem0_V_3_address0();
    void thread_alphaMem0_V_3_ce0();
    void thread_alphaMem0_V_3_we0();
    void thread_alphaMem0_V_4_address0();
    void thread_alphaMem0_V_4_ce0();
    void thread_alphaMem0_V_4_we0();
    void thread_alphaMem0_V_5_address0();
    void thread_alphaMem0_V_5_ce0();
    void thread_alphaMem0_V_5_we0();
    void thread_alphaMem0_V_6_address0();
    void thread_alphaMem0_V_6_ce0();
    void thread_alphaMem0_V_6_we0();
    void thread_alphaMem0_V_7_address0();
    void thread_alphaMem0_V_7_ce0();
    void thread_alphaMem0_V_7_we0();
    void thread_alphaMem0_V_8_address0();
    void thread_alphaMem0_V_8_ce0();
    void thread_alphaMem0_V_8_we0();
    void thread_alphaMem0_V_9_address0();
    void thread_alphaMem0_V_9_ce0();
    void thread_alphaMem0_V_9_we0();
    void thread_alphaMem1_V_0_address0();
    void thread_alphaMem1_V_0_ce0();
    void thread_alphaMem1_V_0_we0();
    void thread_alphaMem1_V_10_address0();
    void thread_alphaMem1_V_10_ce0();
    void thread_alphaMem1_V_10_we0();
    void thread_alphaMem1_V_11_address0();
    void thread_alphaMem1_V_11_ce0();
    void thread_alphaMem1_V_11_we0();
    void thread_alphaMem1_V_12_address0();
    void thread_alphaMem1_V_12_ce0();
    void thread_alphaMem1_V_12_we0();
    void thread_alphaMem1_V_13_address0();
    void thread_alphaMem1_V_13_ce0();
    void thread_alphaMem1_V_13_we0();
    void thread_alphaMem1_V_14_address0();
    void thread_alphaMem1_V_14_ce0();
    void thread_alphaMem1_V_14_we0();
    void thread_alphaMem1_V_15_address0();
    void thread_alphaMem1_V_15_ce0();
    void thread_alphaMem1_V_15_we0();
    void thread_alphaMem1_V_16_address0();
    void thread_alphaMem1_V_16_ce0();
    void thread_alphaMem1_V_16_we0();
    void thread_alphaMem1_V_17_address0();
    void thread_alphaMem1_V_17_ce0();
    void thread_alphaMem1_V_17_we0();
    void thread_alphaMem1_V_18_address0();
    void thread_alphaMem1_V_18_ce0();
    void thread_alphaMem1_V_18_we0();
    void thread_alphaMem1_V_19_address0();
    void thread_alphaMem1_V_19_ce0();
    void thread_alphaMem1_V_19_we0();
    void thread_alphaMem1_V_1_address0();
    void thread_alphaMem1_V_1_ce0();
    void thread_alphaMem1_V_1_we0();
    void thread_alphaMem1_V_20_address0();
    void thread_alphaMem1_V_20_ce0();
    void thread_alphaMem1_V_20_we0();
    void thread_alphaMem1_V_21_address0();
    void thread_alphaMem1_V_21_ce0();
    void thread_alphaMem1_V_21_we0();
    void thread_alphaMem1_V_22_address0();
    void thread_alphaMem1_V_22_ce0();
    void thread_alphaMem1_V_22_we0();
    void thread_alphaMem1_V_23_address0();
    void thread_alphaMem1_V_23_ce0();
    void thread_alphaMem1_V_23_we0();
    void thread_alphaMem1_V_24_address0();
    void thread_alphaMem1_V_24_ce0();
    void thread_alphaMem1_V_24_we0();
    void thread_alphaMem1_V_25_address0();
    void thread_alphaMem1_V_25_ce0();
    void thread_alphaMem1_V_25_we0();
    void thread_alphaMem1_V_26_address0();
    void thread_alphaMem1_V_26_ce0();
    void thread_alphaMem1_V_26_we0();
    void thread_alphaMem1_V_27_address0();
    void thread_alphaMem1_V_27_ce0();
    void thread_alphaMem1_V_27_we0();
    void thread_alphaMem1_V_28_address0();
    void thread_alphaMem1_V_28_ce0();
    void thread_alphaMem1_V_28_we0();
    void thread_alphaMem1_V_29_address0();
    void thread_alphaMem1_V_29_ce0();
    void thread_alphaMem1_V_29_we0();
    void thread_alphaMem1_V_2_address0();
    void thread_alphaMem1_V_2_ce0();
    void thread_alphaMem1_V_2_we0();
    void thread_alphaMem1_V_30_address0();
    void thread_alphaMem1_V_30_ce0();
    void thread_alphaMem1_V_30_we0();
    void thread_alphaMem1_V_31_address0();
    void thread_alphaMem1_V_31_ce0();
    void thread_alphaMem1_V_31_we0();
    void thread_alphaMem1_V_3_address0();
    void thread_alphaMem1_V_3_ce0();
    void thread_alphaMem1_V_3_we0();
    void thread_alphaMem1_V_4_address0();
    void thread_alphaMem1_V_4_ce0();
    void thread_alphaMem1_V_4_we0();
    void thread_alphaMem1_V_5_address0();
    void thread_alphaMem1_V_5_ce0();
    void thread_alphaMem1_V_5_we0();
    void thread_alphaMem1_V_6_address0();
    void thread_alphaMem1_V_6_ce0();
    void thread_alphaMem1_V_6_we0();
    void thread_alphaMem1_V_7_address0();
    void thread_alphaMem1_V_7_ce0();
    void thread_alphaMem1_V_7_we0();
    void thread_alphaMem1_V_8_address0();
    void thread_alphaMem1_V_8_ce0();
    void thread_alphaMem1_V_8_we0();
    void thread_alphaMem1_V_9_address0();
    void thread_alphaMem1_V_9_ce0();
    void thread_alphaMem1_V_9_we0();
    void thread_alphaMem2_V_0_address0();
    void thread_alphaMem2_V_0_ce0();
    void thread_alphaMem2_V_0_we0();
    void thread_alphaMem2_V_10_address0();
    void thread_alphaMem2_V_10_ce0();
    void thread_alphaMem2_V_10_we0();
    void thread_alphaMem2_V_11_address0();
    void thread_alphaMem2_V_11_ce0();
    void thread_alphaMem2_V_11_we0();
    void thread_alphaMem2_V_12_address0();
    void thread_alphaMem2_V_12_ce0();
    void thread_alphaMem2_V_12_we0();
    void thread_alphaMem2_V_13_address0();
    void thread_alphaMem2_V_13_ce0();
    void thread_alphaMem2_V_13_we0();
    void thread_alphaMem2_V_14_address0();
    void thread_alphaMem2_V_14_ce0();
    void thread_alphaMem2_V_14_we0();
    void thread_alphaMem2_V_15_address0();
    void thread_alphaMem2_V_15_ce0();
    void thread_alphaMem2_V_15_we0();
    void thread_alphaMem2_V_1_address0();
    void thread_alphaMem2_V_1_ce0();
    void thread_alphaMem2_V_1_we0();
    void thread_alphaMem2_V_2_address0();
    void thread_alphaMem2_V_2_ce0();
    void thread_alphaMem2_V_2_we0();
    void thread_alphaMem2_V_3_address0();
    void thread_alphaMem2_V_3_ce0();
    void thread_alphaMem2_V_3_we0();
    void thread_alphaMem2_V_4_address0();
    void thread_alphaMem2_V_4_ce0();
    void thread_alphaMem2_V_4_we0();
    void thread_alphaMem2_V_5_address0();
    void thread_alphaMem2_V_5_ce0();
    void thread_alphaMem2_V_5_we0();
    void thread_alphaMem2_V_6_address0();
    void thread_alphaMem2_V_6_ce0();
    void thread_alphaMem2_V_6_we0();
    void thread_alphaMem2_V_7_address0();
    void thread_alphaMem2_V_7_ce0();
    void thread_alphaMem2_V_7_we0();
    void thread_alphaMem2_V_8_address0();
    void thread_alphaMem2_V_8_ce0();
    void thread_alphaMem2_V_8_we0();
    void thread_alphaMem2_V_9_address0();
    void thread_alphaMem2_V_9_ce0();
    void thread_alphaMem2_V_9_we0();
    void thread_alphaMem3_V_0_address0();
    void thread_alphaMem3_V_0_ce0();
    void thread_alphaMem3_V_0_we0();
    void thread_alphaMem3_V_10_address0();
    void thread_alphaMem3_V_10_ce0();
    void thread_alphaMem3_V_10_we0();
    void thread_alphaMem3_V_11_address0();
    void thread_alphaMem3_V_11_ce0();
    void thread_alphaMem3_V_11_we0();
    void thread_alphaMem3_V_12_address0();
    void thread_alphaMem3_V_12_ce0();
    void thread_alphaMem3_V_12_we0();
    void thread_alphaMem3_V_13_address0();
    void thread_alphaMem3_V_13_ce0();
    void thread_alphaMem3_V_13_we0();
    void thread_alphaMem3_V_14_address0();
    void thread_alphaMem3_V_14_ce0();
    void thread_alphaMem3_V_14_we0();
    void thread_alphaMem3_V_15_address0();
    void thread_alphaMem3_V_15_ce0();
    void thread_alphaMem3_V_15_we0();
    void thread_alphaMem3_V_1_address0();
    void thread_alphaMem3_V_1_ce0();
    void thread_alphaMem3_V_1_we0();
    void thread_alphaMem3_V_2_address0();
    void thread_alphaMem3_V_2_ce0();
    void thread_alphaMem3_V_2_we0();
    void thread_alphaMem3_V_3_address0();
    void thread_alphaMem3_V_3_ce0();
    void thread_alphaMem3_V_3_we0();
    void thread_alphaMem3_V_4_address0();
    void thread_alphaMem3_V_4_ce0();
    void thread_alphaMem3_V_4_we0();
    void thread_alphaMem3_V_5_address0();
    void thread_alphaMem3_V_5_ce0();
    void thread_alphaMem3_V_5_we0();
    void thread_alphaMem3_V_6_address0();
    void thread_alphaMem3_V_6_ce0();
    void thread_alphaMem3_V_6_we0();
    void thread_alphaMem3_V_7_address0();
    void thread_alphaMem3_V_7_ce0();
    void thread_alphaMem3_V_7_we0();
    void thread_alphaMem3_V_8_address0();
    void thread_alphaMem3_V_8_ce0();
    void thread_alphaMem3_V_8_we0();
    void thread_alphaMem3_V_9_address0();
    void thread_alphaMem3_V_9_ce0();
    void thread_alphaMem3_V_9_we0();
    void thread_alphaMem4_V_0_address0();
    void thread_alphaMem4_V_0_ce0();
    void thread_alphaMem4_V_0_we0();
    void thread_alphaMem4_V_1_address0();
    void thread_alphaMem4_V_1_ce0();
    void thread_alphaMem4_V_1_we0();
    void thread_alphaMem4_V_2_address0();
    void thread_alphaMem4_V_2_ce0();
    void thread_alphaMem4_V_2_we0();
    void thread_alphaMem4_V_3_address0();
    void thread_alphaMem4_V_3_ce0();
    void thread_alphaMem4_V_3_we0();
    void thread_alphaMem5_V_0_address0();
    void thread_alphaMem5_V_0_ce0();
    void thread_alphaMem5_V_0_we0();
    void thread_alphaMem6_V_0_address0();
    void thread_alphaMem6_V_0_ce0();
    void thread_alphaMem6_V_0_we0();
    void thread_alphaMem7_V_0_address0();
    void thread_alphaMem7_V_0_ce0();
    void thread_alphaMem7_V_0_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_grp_DoCompute_fu_715_ap_done();
    void thread_ap_sync_grp_DoCompute_fu_715_ap_ready();
    void thread_doInit_read_read_fu_690_p2();
    void thread_grp_DoCompute_fu_715_ap_continue();
    void thread_grp_DoCompute_fu_715_ap_start();
    void thread_hostmem_ARVALID();
    void thread_hostmem_AWVALID();
    void thread_hostmem_BREADY();
    void thread_hostmem_RREADY();
    void thread_hostmem_WVALID();
    void thread_thresMem0_V_0_address0();
    void thread_thresMem0_V_0_ce0();
    void thread_thresMem0_V_0_we0();
    void thread_thresMem0_V_10_address0();
    void thread_thresMem0_V_10_ce0();
    void thread_thresMem0_V_10_we0();
    void thread_thresMem0_V_11_address0();
    void thread_thresMem0_V_11_ce0();
    void thread_thresMem0_V_11_we0();
    void thread_thresMem0_V_12_address0();
    void thread_thresMem0_V_12_ce0();
    void thread_thresMem0_V_12_we0();
    void thread_thresMem0_V_13_address0();
    void thread_thresMem0_V_13_ce0();
    void thread_thresMem0_V_13_we0();
    void thread_thresMem0_V_14_address0();
    void thread_thresMem0_V_14_ce0();
    void thread_thresMem0_V_14_we0();
    void thread_thresMem0_V_15_address0();
    void thread_thresMem0_V_15_ce0();
    void thread_thresMem0_V_15_we0();
    void thread_thresMem0_V_1_address0();
    void thread_thresMem0_V_1_ce0();
    void thread_thresMem0_V_1_we0();
    void thread_thresMem0_V_2_address0();
    void thread_thresMem0_V_2_ce0();
    void thread_thresMem0_V_2_we0();
    void thread_thresMem0_V_3_address0();
    void thread_thresMem0_V_3_ce0();
    void thread_thresMem0_V_3_we0();
    void thread_thresMem0_V_4_address0();
    void thread_thresMem0_V_4_ce0();
    void thread_thresMem0_V_4_we0();
    void thread_thresMem0_V_5_address0();
    void thread_thresMem0_V_5_ce0();
    void thread_thresMem0_V_5_we0();
    void thread_thresMem0_V_6_address0();
    void thread_thresMem0_V_6_ce0();
    void thread_thresMem0_V_6_we0();
    void thread_thresMem0_V_7_address0();
    void thread_thresMem0_V_7_ce0();
    void thread_thresMem0_V_7_we0();
    void thread_thresMem0_V_8_address0();
    void thread_thresMem0_V_8_ce0();
    void thread_thresMem0_V_8_we0();
    void thread_thresMem0_V_9_address0();
    void thread_thresMem0_V_9_ce0();
    void thread_thresMem0_V_9_we0();
    void thread_thresMem1_V_0_address0();
    void thread_thresMem1_V_0_ce0();
    void thread_thresMem1_V_0_we0();
    void thread_thresMem1_V_10_address0();
    void thread_thresMem1_V_10_ce0();
    void thread_thresMem1_V_10_we0();
    void thread_thresMem1_V_11_address0();
    void thread_thresMem1_V_11_ce0();
    void thread_thresMem1_V_11_we0();
    void thread_thresMem1_V_12_address0();
    void thread_thresMem1_V_12_ce0();
    void thread_thresMem1_V_12_we0();
    void thread_thresMem1_V_13_address0();
    void thread_thresMem1_V_13_ce0();
    void thread_thresMem1_V_13_we0();
    void thread_thresMem1_V_14_address0();
    void thread_thresMem1_V_14_ce0();
    void thread_thresMem1_V_14_we0();
    void thread_thresMem1_V_15_address0();
    void thread_thresMem1_V_15_ce0();
    void thread_thresMem1_V_15_we0();
    void thread_thresMem1_V_16_address0();
    void thread_thresMem1_V_16_ce0();
    void thread_thresMem1_V_16_we0();
    void thread_thresMem1_V_17_address0();
    void thread_thresMem1_V_17_ce0();
    void thread_thresMem1_V_17_we0();
    void thread_thresMem1_V_18_address0();
    void thread_thresMem1_V_18_ce0();
    void thread_thresMem1_V_18_we0();
    void thread_thresMem1_V_19_address0();
    void thread_thresMem1_V_19_ce0();
    void thread_thresMem1_V_19_we0();
    void thread_thresMem1_V_1_address0();
    void thread_thresMem1_V_1_ce0();
    void thread_thresMem1_V_1_we0();
    void thread_thresMem1_V_20_address0();
    void thread_thresMem1_V_20_ce0();
    void thread_thresMem1_V_20_we0();
    void thread_thresMem1_V_21_address0();
    void thread_thresMem1_V_21_ce0();
    void thread_thresMem1_V_21_we0();
    void thread_thresMem1_V_22_address0();
    void thread_thresMem1_V_22_ce0();
    void thread_thresMem1_V_22_we0();
    void thread_thresMem1_V_23_address0();
    void thread_thresMem1_V_23_ce0();
    void thread_thresMem1_V_23_we0();
    void thread_thresMem1_V_24_address0();
    void thread_thresMem1_V_24_ce0();
    void thread_thresMem1_V_24_we0();
    void thread_thresMem1_V_25_address0();
    void thread_thresMem1_V_25_ce0();
    void thread_thresMem1_V_25_we0();
    void thread_thresMem1_V_26_address0();
    void thread_thresMem1_V_26_ce0();
    void thread_thresMem1_V_26_we0();
    void thread_thresMem1_V_27_address0();
    void thread_thresMem1_V_27_ce0();
    void thread_thresMem1_V_27_we0();
    void thread_thresMem1_V_28_address0();
    void thread_thresMem1_V_28_ce0();
    void thread_thresMem1_V_28_we0();
    void thread_thresMem1_V_29_address0();
    void thread_thresMem1_V_29_ce0();
    void thread_thresMem1_V_29_we0();
    void thread_thresMem1_V_2_address0();
    void thread_thresMem1_V_2_ce0();
    void thread_thresMem1_V_2_we0();
    void thread_thresMem1_V_30_address0();
    void thread_thresMem1_V_30_ce0();
    void thread_thresMem1_V_30_we0();
    void thread_thresMem1_V_31_address0();
    void thread_thresMem1_V_31_ce0();
    void thread_thresMem1_V_31_we0();
    void thread_thresMem1_V_3_address0();
    void thread_thresMem1_V_3_ce0();
    void thread_thresMem1_V_3_we0();
    void thread_thresMem1_V_4_address0();
    void thread_thresMem1_V_4_ce0();
    void thread_thresMem1_V_4_we0();
    void thread_thresMem1_V_5_address0();
    void thread_thresMem1_V_5_ce0();
    void thread_thresMem1_V_5_we0();
    void thread_thresMem1_V_6_address0();
    void thread_thresMem1_V_6_ce0();
    void thread_thresMem1_V_6_we0();
    void thread_thresMem1_V_7_address0();
    void thread_thresMem1_V_7_ce0();
    void thread_thresMem1_V_7_we0();
    void thread_thresMem1_V_8_address0();
    void thread_thresMem1_V_8_ce0();
    void thread_thresMem1_V_8_we0();
    void thread_thresMem1_V_9_address0();
    void thread_thresMem1_V_9_ce0();
    void thread_thresMem1_V_9_we0();
    void thread_thresMem2_V_0_address0();
    void thread_thresMem2_V_0_ce0();
    void thread_thresMem2_V_0_we0();
    void thread_thresMem2_V_10_address0();
    void thread_thresMem2_V_10_ce0();
    void thread_thresMem2_V_10_we0();
    void thread_thresMem2_V_11_address0();
    void thread_thresMem2_V_11_ce0();
    void thread_thresMem2_V_11_we0();
    void thread_thresMem2_V_12_address0();
    void thread_thresMem2_V_12_ce0();
    void thread_thresMem2_V_12_we0();
    void thread_thresMem2_V_13_address0();
    void thread_thresMem2_V_13_ce0();
    void thread_thresMem2_V_13_we0();
    void thread_thresMem2_V_14_address0();
    void thread_thresMem2_V_14_ce0();
    void thread_thresMem2_V_14_we0();
    void thread_thresMem2_V_15_address0();
    void thread_thresMem2_V_15_ce0();
    void thread_thresMem2_V_15_we0();
    void thread_thresMem2_V_1_address0();
    void thread_thresMem2_V_1_ce0();
    void thread_thresMem2_V_1_we0();
    void thread_thresMem2_V_2_address0();
    void thread_thresMem2_V_2_ce0();
    void thread_thresMem2_V_2_we0();
    void thread_thresMem2_V_3_address0();
    void thread_thresMem2_V_3_ce0();
    void thread_thresMem2_V_3_we0();
    void thread_thresMem2_V_4_address0();
    void thread_thresMem2_V_4_ce0();
    void thread_thresMem2_V_4_we0();
    void thread_thresMem2_V_5_address0();
    void thread_thresMem2_V_5_ce0();
    void thread_thresMem2_V_5_we0();
    void thread_thresMem2_V_6_address0();
    void thread_thresMem2_V_6_ce0();
    void thread_thresMem2_V_6_we0();
    void thread_thresMem2_V_7_address0();
    void thread_thresMem2_V_7_ce0();
    void thread_thresMem2_V_7_we0();
    void thread_thresMem2_V_8_address0();
    void thread_thresMem2_V_8_ce0();
    void thread_thresMem2_V_8_we0();
    void thread_thresMem2_V_9_address0();
    void thread_thresMem2_V_9_ce0();
    void thread_thresMem2_V_9_we0();
    void thread_thresMem3_V_0_address0();
    void thread_thresMem3_V_0_ce0();
    void thread_thresMem3_V_0_we0();
    void thread_thresMem3_V_10_address0();
    void thread_thresMem3_V_10_ce0();
    void thread_thresMem3_V_10_we0();
    void thread_thresMem3_V_11_address0();
    void thread_thresMem3_V_11_ce0();
    void thread_thresMem3_V_11_we0();
    void thread_thresMem3_V_12_address0();
    void thread_thresMem3_V_12_ce0();
    void thread_thresMem3_V_12_we0();
    void thread_thresMem3_V_13_address0();
    void thread_thresMem3_V_13_ce0();
    void thread_thresMem3_V_13_we0();
    void thread_thresMem3_V_14_address0();
    void thread_thresMem3_V_14_ce0();
    void thread_thresMem3_V_14_we0();
    void thread_thresMem3_V_15_address0();
    void thread_thresMem3_V_15_ce0();
    void thread_thresMem3_V_15_we0();
    void thread_thresMem3_V_1_address0();
    void thread_thresMem3_V_1_ce0();
    void thread_thresMem3_V_1_we0();
    void thread_thresMem3_V_2_address0();
    void thread_thresMem3_V_2_ce0();
    void thread_thresMem3_V_2_we0();
    void thread_thresMem3_V_3_address0();
    void thread_thresMem3_V_3_ce0();
    void thread_thresMem3_V_3_we0();
    void thread_thresMem3_V_4_address0();
    void thread_thresMem3_V_4_ce0();
    void thread_thresMem3_V_4_we0();
    void thread_thresMem3_V_5_address0();
    void thread_thresMem3_V_5_ce0();
    void thread_thresMem3_V_5_we0();
    void thread_thresMem3_V_6_address0();
    void thread_thresMem3_V_6_ce0();
    void thread_thresMem3_V_6_we0();
    void thread_thresMem3_V_7_address0();
    void thread_thresMem3_V_7_ce0();
    void thread_thresMem3_V_7_we0();
    void thread_thresMem3_V_8_address0();
    void thread_thresMem3_V_8_ce0();
    void thread_thresMem3_V_8_we0();
    void thread_thresMem3_V_9_address0();
    void thread_thresMem3_V_9_ce0();
    void thread_thresMem3_V_9_we0();
    void thread_thresMem4_V_0_ce0();
    void thread_thresMem4_V_0_ce1();
    void thread_thresMem4_V_0_we1();
    void thread_thresMem4_V_1_ce0();
    void thread_thresMem4_V_1_ce1();
    void thread_thresMem4_V_1_we1();
    void thread_thresMem4_V_2_ce0();
    void thread_thresMem4_V_2_ce1();
    void thread_thresMem4_V_2_we1();
    void thread_thresMem4_V_3_ce0();
    void thread_thresMem4_V_3_ce1();
    void thread_thresMem4_V_3_we1();
    void thread_thresMem5_V_0_ce0();
    void thread_thresMem5_V_0_ce1();
    void thread_thresMem5_V_0_we1();
    void thread_thresMem6_V_0_ce0();
    void thread_thresMem6_V_0_ce1();
    void thread_thresMem6_V_0_we1();
    void thread_thresMem7_V_0_address0();
    void thread_thresMem7_V_0_ce0();
    void thread_thresMem7_V_0_we0();
    void thread_weightMem0_V_0_address0();
    void thread_weightMem0_V_0_ce0();
    void thread_weightMem0_V_0_we0();
    void thread_weightMem0_V_10_address0();
    void thread_weightMem0_V_10_ce0();
    void thread_weightMem0_V_10_we0();
    void thread_weightMem0_V_11_address0();
    void thread_weightMem0_V_11_ce0();
    void thread_weightMem0_V_11_we0();
    void thread_weightMem0_V_12_address0();
    void thread_weightMem0_V_12_ce0();
    void thread_weightMem0_V_12_we0();
    void thread_weightMem0_V_13_address0();
    void thread_weightMem0_V_13_ce0();
    void thread_weightMem0_V_13_we0();
    void thread_weightMem0_V_14_address0();
    void thread_weightMem0_V_14_ce0();
    void thread_weightMem0_V_14_we0();
    void thread_weightMem0_V_15_address0();
    void thread_weightMem0_V_15_ce0();
    void thread_weightMem0_V_15_we0();
    void thread_weightMem0_V_1_address0();
    void thread_weightMem0_V_1_ce0();
    void thread_weightMem0_V_1_we0();
    void thread_weightMem0_V_2_address0();
    void thread_weightMem0_V_2_ce0();
    void thread_weightMem0_V_2_we0();
    void thread_weightMem0_V_3_address0();
    void thread_weightMem0_V_3_ce0();
    void thread_weightMem0_V_3_we0();
    void thread_weightMem0_V_4_address0();
    void thread_weightMem0_V_4_ce0();
    void thread_weightMem0_V_4_we0();
    void thread_weightMem0_V_5_address0();
    void thread_weightMem0_V_5_ce0();
    void thread_weightMem0_V_5_we0();
    void thread_weightMem0_V_6_address0();
    void thread_weightMem0_V_6_ce0();
    void thread_weightMem0_V_6_we0();
    void thread_weightMem0_V_7_address0();
    void thread_weightMem0_V_7_ce0();
    void thread_weightMem0_V_7_we0();
    void thread_weightMem0_V_8_address0();
    void thread_weightMem0_V_8_ce0();
    void thread_weightMem0_V_8_we0();
    void thread_weightMem0_V_9_address0();
    void thread_weightMem0_V_9_ce0();
    void thread_weightMem0_V_9_we0();
    void thread_weightMem1_V_0_address0();
    void thread_weightMem1_V_0_ce0();
    void thread_weightMem1_V_0_we0();
    void thread_weightMem1_V_10_address0();
    void thread_weightMem1_V_10_ce0();
    void thread_weightMem1_V_10_we0();
    void thread_weightMem1_V_11_address0();
    void thread_weightMem1_V_11_ce0();
    void thread_weightMem1_V_11_we0();
    void thread_weightMem1_V_12_address0();
    void thread_weightMem1_V_12_ce0();
    void thread_weightMem1_V_12_we0();
    void thread_weightMem1_V_13_address0();
    void thread_weightMem1_V_13_ce0();
    void thread_weightMem1_V_13_we0();
    void thread_weightMem1_V_14_address0();
    void thread_weightMem1_V_14_ce0();
    void thread_weightMem1_V_14_we0();
    void thread_weightMem1_V_15_address0();
    void thread_weightMem1_V_15_ce0();
    void thread_weightMem1_V_15_we0();
    void thread_weightMem1_V_16_address0();
    void thread_weightMem1_V_16_ce0();
    void thread_weightMem1_V_16_we0();
    void thread_weightMem1_V_17_address0();
    void thread_weightMem1_V_17_ce0();
    void thread_weightMem1_V_17_we0();
    void thread_weightMem1_V_18_address0();
    void thread_weightMem1_V_18_ce0();
    void thread_weightMem1_V_18_we0();
    void thread_weightMem1_V_19_address0();
    void thread_weightMem1_V_19_ce0();
    void thread_weightMem1_V_19_we0();
    void thread_weightMem1_V_1_address0();
    void thread_weightMem1_V_1_ce0();
    void thread_weightMem1_V_1_we0();
    void thread_weightMem1_V_20_address0();
    void thread_weightMem1_V_20_ce0();
    void thread_weightMem1_V_20_we0();
    void thread_weightMem1_V_21_address0();
    void thread_weightMem1_V_21_ce0();
    void thread_weightMem1_V_21_we0();
    void thread_weightMem1_V_22_address0();
    void thread_weightMem1_V_22_ce0();
    void thread_weightMem1_V_22_we0();
    void thread_weightMem1_V_23_address0();
    void thread_weightMem1_V_23_ce0();
    void thread_weightMem1_V_23_we0();
    void thread_weightMem1_V_24_address0();
    void thread_weightMem1_V_24_ce0();
    void thread_weightMem1_V_24_we0();
    void thread_weightMem1_V_25_address0();
    void thread_weightMem1_V_25_ce0();
    void thread_weightMem1_V_25_we0();
    void thread_weightMem1_V_26_address0();
    void thread_weightMem1_V_26_ce0();
    void thread_weightMem1_V_26_we0();
    void thread_weightMem1_V_27_address0();
    void thread_weightMem1_V_27_ce0();
    void thread_weightMem1_V_27_we0();
    void thread_weightMem1_V_28_address0();
    void thread_weightMem1_V_28_ce0();
    void thread_weightMem1_V_28_we0();
    void thread_weightMem1_V_29_address0();
    void thread_weightMem1_V_29_ce0();
    void thread_weightMem1_V_29_we0();
    void thread_weightMem1_V_2_address0();
    void thread_weightMem1_V_2_ce0();
    void thread_weightMem1_V_2_we0();
    void thread_weightMem1_V_30_address0();
    void thread_weightMem1_V_30_ce0();
    void thread_weightMem1_V_30_we0();
    void thread_weightMem1_V_31_address0();
    void thread_weightMem1_V_31_ce0();
    void thread_weightMem1_V_31_we0();
    void thread_weightMem1_V_3_address0();
    void thread_weightMem1_V_3_ce0();
    void thread_weightMem1_V_3_we0();
    void thread_weightMem1_V_4_address0();
    void thread_weightMem1_V_4_ce0();
    void thread_weightMem1_V_4_we0();
    void thread_weightMem1_V_5_address0();
    void thread_weightMem1_V_5_ce0();
    void thread_weightMem1_V_5_we0();
    void thread_weightMem1_V_6_address0();
    void thread_weightMem1_V_6_ce0();
    void thread_weightMem1_V_6_we0();
    void thread_weightMem1_V_7_address0();
    void thread_weightMem1_V_7_ce0();
    void thread_weightMem1_V_7_we0();
    void thread_weightMem1_V_8_address0();
    void thread_weightMem1_V_8_ce0();
    void thread_weightMem1_V_8_we0();
    void thread_weightMem1_V_9_address0();
    void thread_weightMem1_V_9_ce0();
    void thread_weightMem1_V_9_we0();
    void thread_weightMem2_V_0_address0();
    void thread_weightMem2_V_0_ce0();
    void thread_weightMem2_V_0_we0();
    void thread_weightMem2_V_10_address0();
    void thread_weightMem2_V_10_ce0();
    void thread_weightMem2_V_10_we0();
    void thread_weightMem2_V_11_address0();
    void thread_weightMem2_V_11_ce0();
    void thread_weightMem2_V_11_we0();
    void thread_weightMem2_V_12_address0();
    void thread_weightMem2_V_12_ce0();
    void thread_weightMem2_V_12_we0();
    void thread_weightMem2_V_13_address0();
    void thread_weightMem2_V_13_ce0();
    void thread_weightMem2_V_13_we0();
    void thread_weightMem2_V_14_address0();
    void thread_weightMem2_V_14_ce0();
    void thread_weightMem2_V_14_we0();
    void thread_weightMem2_V_15_address0();
    void thread_weightMem2_V_15_ce0();
    void thread_weightMem2_V_15_we0();
    void thread_weightMem2_V_1_address0();
    void thread_weightMem2_V_1_ce0();
    void thread_weightMem2_V_1_we0();
    void thread_weightMem2_V_2_address0();
    void thread_weightMem2_V_2_ce0();
    void thread_weightMem2_V_2_we0();
    void thread_weightMem2_V_3_address0();
    void thread_weightMem2_V_3_ce0();
    void thread_weightMem2_V_3_we0();
    void thread_weightMem2_V_4_address0();
    void thread_weightMem2_V_4_ce0();
    void thread_weightMem2_V_4_we0();
    void thread_weightMem2_V_5_address0();
    void thread_weightMem2_V_5_ce0();
    void thread_weightMem2_V_5_we0();
    void thread_weightMem2_V_6_address0();
    void thread_weightMem2_V_6_ce0();
    void thread_weightMem2_V_6_we0();
    void thread_weightMem2_V_7_address0();
    void thread_weightMem2_V_7_ce0();
    void thread_weightMem2_V_7_we0();
    void thread_weightMem2_V_8_address0();
    void thread_weightMem2_V_8_ce0();
    void thread_weightMem2_V_8_we0();
    void thread_weightMem2_V_9_address0();
    void thread_weightMem2_V_9_ce0();
    void thread_weightMem2_V_9_we0();
    void thread_weightMem3_V_0_address0();
    void thread_weightMem3_V_0_ce0();
    void thread_weightMem3_V_0_we0();
    void thread_weightMem3_V_10_address0();
    void thread_weightMem3_V_10_ce0();
    void thread_weightMem3_V_10_we0();
    void thread_weightMem3_V_11_address0();
    void thread_weightMem3_V_11_ce0();
    void thread_weightMem3_V_11_we0();
    void thread_weightMem3_V_12_address0();
    void thread_weightMem3_V_12_ce0();
    void thread_weightMem3_V_12_we0();
    void thread_weightMem3_V_13_address0();
    void thread_weightMem3_V_13_ce0();
    void thread_weightMem3_V_13_we0();
    void thread_weightMem3_V_14_address0();
    void thread_weightMem3_V_14_ce0();
    void thread_weightMem3_V_14_we0();
    void thread_weightMem3_V_15_address0();
    void thread_weightMem3_V_15_ce0();
    void thread_weightMem3_V_15_we0();
    void thread_weightMem3_V_1_address0();
    void thread_weightMem3_V_1_ce0();
    void thread_weightMem3_V_1_we0();
    void thread_weightMem3_V_2_address0();
    void thread_weightMem3_V_2_ce0();
    void thread_weightMem3_V_2_we0();
    void thread_weightMem3_V_3_address0();
    void thread_weightMem3_V_3_ce0();
    void thread_weightMem3_V_3_we0();
    void thread_weightMem3_V_4_address0();
    void thread_weightMem3_V_4_ce0();
    void thread_weightMem3_V_4_we0();
    void thread_weightMem3_V_5_address0();
    void thread_weightMem3_V_5_ce0();
    void thread_weightMem3_V_5_we0();
    void thread_weightMem3_V_6_address0();
    void thread_weightMem3_V_6_ce0();
    void thread_weightMem3_V_6_we0();
    void thread_weightMem3_V_7_address0();
    void thread_weightMem3_V_7_ce0();
    void thread_weightMem3_V_7_we0();
    void thread_weightMem3_V_8_address0();
    void thread_weightMem3_V_8_ce0();
    void thread_weightMem3_V_8_we0();
    void thread_weightMem3_V_9_address0();
    void thread_weightMem3_V_9_ce0();
    void thread_weightMem3_V_9_we0();
    void thread_weightMem4_V_0_address0();
    void thread_weightMem4_V_0_ce0();
    void thread_weightMem4_V_0_we0();
    void thread_weightMem4_V_1_address0();
    void thread_weightMem4_V_1_ce0();
    void thread_weightMem4_V_1_we0();
    void thread_weightMem4_V_2_address0();
    void thread_weightMem4_V_2_ce0();
    void thread_weightMem4_V_2_we0();
    void thread_weightMem4_V_3_address0();
    void thread_weightMem4_V_3_ce0();
    void thread_weightMem4_V_3_we0();
    void thread_weightMem5_V_0_address0();
    void thread_weightMem5_V_0_ce0();
    void thread_weightMem5_V_0_we0();
    void thread_weightMem6_V_0_address0();
    void thread_weightMem6_V_0_ce0();
    void thread_weightMem6_V_0_we0();
    void thread_weightMem7_V_0_address0();
    void thread_weightMem7_V_0_ce0();
    void thread_weightMem7_V_0_we0();
    void thread_weightMem8_V_0_address0();
    void thread_weightMem8_V_0_ce0();
    void thread_weightMem8_V_0_we0();
    void thread_weightMem8_V_1_address0();
    void thread_weightMem8_V_1_ce0();
    void thread_weightMem8_V_1_we0();
    void thread_weightMem8_V_2_address0();
    void thread_weightMem8_V_2_ce0();
    void thread_weightMem8_V_2_we0();
    void thread_weightMem8_V_3_address0();
    void thread_weightMem8_V_3_ce0();
    void thread_weightMem8_V_3_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
