Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 26 16:04:34 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UPzynq20_test_design_wrapper_timing_summary_routed.rpt -pb UPzynq20_test_design_wrapper_timing_summary_routed.pb -rpx UPzynq20_test_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UPzynq20_test_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.009        0.000                      0                14676        0.071        0.000                      0                14676        8.950        0.000                       0                  5892  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.009        0.000                      0                14676        0.071        0.000                      0                14676        8.950        0.000                       0                  5892  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.027ns (12.075%)  route 7.478ns (87.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 22.103 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.584    10.766    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.244    22.103    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[24]/C
                         clock pessimism              0.094    22.196    
                         clock uncertainty           -0.302    21.894    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.119    21.775    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[24]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.027ns (12.075%)  route 7.478ns (87.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 22.103 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.584    10.766    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.244    22.103    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[25]/C
                         clock pessimism              0.094    22.196    
                         clock uncertainty           -0.302    21.894    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.119    21.775    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[25]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.027ns (12.075%)  route 7.478ns (87.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 22.103 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.584    10.766    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.244    22.103    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[26]/C
                         clock pessimism              0.094    22.196    
                         clock uncertainty           -0.302    21.894    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.119    21.775    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[26]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.027ns (12.075%)  route 7.478ns (87.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 22.103 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.584    10.766    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.244    22.103    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y122        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[27]/C
                         clock pessimism              0.094    22.196    
                         clock uncertainty           -0.302    21.894    
    SLICE_X38Y122        FDRE (Setup_fdre_C_CE)      -0.119    21.775    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[27]
  -------------------------------------------------------------------
                         required time                         21.775    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 1.027ns (12.254%)  route 7.354ns (87.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 22.099 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.460    10.642    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X48Y123        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.240    22.099    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y123        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[3]/C
                         clock pessimism              0.094    22.192    
                         clock uncertainty           -0.302    21.890    
    SLICE_X48Y123        FDRE (Setup_fdre_C_CE)      -0.150    21.740    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMdirection_reg[3]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 1.027ns (12.254%)  route 7.354ns (87.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 22.099 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.460    10.642    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X48Y123        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.240    22.099    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y123        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[2]/C
                         clock pessimism              0.094    22.192    
                         clock uncertainty           -0.302    21.890    
    SLICE_X48Y123        FDRE (Setup_fdre_C_CE)      -0.150    21.740    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[2]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.098ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 1.027ns (12.254%)  route 7.354ns (87.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 22.099 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.460    10.642    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X48Y123        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.240    22.099    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y123        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[3]/C
                         clock pessimism              0.094    22.192    
                         clock uncertainty           -0.302    21.890    
    SLICE_X48Y123        FDRE (Setup_fdre_C_CE)      -0.150    21.740    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMsource_reg[3]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 11.098    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 1.027ns (12.255%)  route 7.353ns (87.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 22.106 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.459    10.641    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X44Y118        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.247    22.106    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y118        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[27]/C
                         clock pessimism              0.094    22.199    
                         clock uncertainty           -0.302    21.897    
    SLICE_X44Y118        FDRE (Setup_fdre_C_CE)      -0.150    21.747    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[27]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 1.027ns (12.255%)  route 7.353ns (87.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 22.106 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.459    10.641    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X44Y118        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.247    22.106    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y118        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[28]/C
                         clock pessimism              0.094    22.199    
                         clock uncertainty           -0.302    21.897    
    SLICE_X44Y118        FDRE (Setup_fdre_C_CE)      -0.150    21.747    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[28]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 1.027ns (12.255%)  route 7.353ns (87.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 22.106 - 20.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.319     2.261    UPzynq20_test_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.833     3.094 f  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=14, routed)          1.685     4.779    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y90         LUT5 (Prop_lut5_I4_O)        0.097     4.876 f  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=4, routed)           0.210     5.086    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X45Y91         LUT4 (Prop_lut4_I2_O)        0.097     5.183 r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMstarting[0]_i_1/O
                         net (fo=650, routed)         5.459    10.641    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/axi_awready_reg_1
    SLICE_X44Y118        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        1.247    22.106    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y118        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[29]/C
                         clock pessimism              0.094    22.199    
                         clock uncertainty           -0.302    21.897    
    SLICE_X44Y118        FDRE (Setup_fdre_C_CE)      -0.150    21.747    UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[29]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 11.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.402%)  route 0.114ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.569     0.905    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/Q
                         net (fo=17, routed)          0.114     1.159    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/ADDRD5
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.836     1.202    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/WCLK
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.089    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.402%)  route 0.114ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.569     0.905    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/Q
                         net (fo=17, routed)          0.114     1.159    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/ADDRD5
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.836     1.202    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/WCLK
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.089    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.402%)  route 0.114ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.569     0.905    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/Q
                         net (fo=17, routed)          0.114     1.159    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/ADDRD5
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.836     1.202    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/WCLK
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.089    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.402%)  route 0.114ns (44.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.569     0.905    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/numberArrayElement_reg[5]/Q
                         net (fo=17, routed)          0.114     1.159    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/ADDRD5
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.836     1.202    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/WCLK
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.089    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/addressReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.570     0.906    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y79         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/addressReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/addressReg_reg[0]/Q
                         net (fo=1, routed)           0.097     1.143    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/DIA
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.836     1.202    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/WCLK
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.066    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/addressReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.570     0.906    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y79         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/addressReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/addressReg_reg[1]/Q
                         net (fo=1, routed)           0.097     1.143    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/DIB
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.836     1.202    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/WCLK
    SLICE_X62Y78         RAMD64E                                      r  UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X62Y78         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.065    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.659     0.995    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.169     1.305    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X28Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.350 r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.350    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X28Y98         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.845     1.211    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y98         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    UPzynq20_test_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.137%)  route 0.171ns (47.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.639     0.975    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.171     1.287    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/slv_reg0[27]
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.332 r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.332    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X44Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.825     1.191    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y99         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    UPzynq20_test_design_i/IP_AXI_LEDS_1/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.453ns (78.717%)  route 0.122ns (21.283%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.578     0.914    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[6]/Q
                         net (fo=2, routed)           0.122     1.199    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[6]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.355 r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.355    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[4]_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.395 r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[8]_i_1_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.435 r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.436    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[12]_i_1_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.489 r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.489    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[16]_i_1_n_7
    SLICE_X58Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.934     1.300    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y100        FDRE                                         r  UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[16]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.134     1.399    UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/countError2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.575     0.911    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.154     1.206    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    UPzynq20_test_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5892, routed)        0.843     1.209    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    UPzynq20_test_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { UPzynq20_test_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  UPzynq20_test_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X40Y88    UPzynq20_test_design_i/IP_AXI_LEDS_0/U0/IP_AXI_LEDS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y91    UPzynq20_test_design_i/IP_AXI_LedController_0/U0/IP_AXI_LedController_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X46Y88    UPzynq20_test_design_i/IP_AXI_LedController_0/U0/IP_AXI_LedController_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X46Y88    UPzynq20_test_design_i/IP_AXI_LedController_0/U0/IP_AXI_LedController_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X45Y88    UPzynq20_test_design_i/IP_AXI_LedController_0/U0/IP_AXI_LedController_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X46Y88    UPzynq20_test_design_i/IP_AXI_LedController_0/U0/IP_AXI_LedController_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X57Y116   UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWM_OUT_buf_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X50Y116   UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X52Y116   UPzynq20_test_design_i/IP_AXI_PWM_0/U0/IP_AXI_PWM_v1_0_S00_AXI_inst/PWMcounterMax_reg[8]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y76    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y76    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y76    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y76    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y77    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y77    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y77    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y77    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y77    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y77    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         10.000      8.950      SLICE_X62Y78    UPzynq20_test_design_i/IP_AXI_ParallelBus_0/U0/IP_AXI_ParallelBus_v2_0_S00_AXI_inst/arrayAddressAndReg_reg_0_63_0_2/RAMB/CLK



