{"Source Block": ["oh/elink/dv/elink_e16_model.v@1517:1527@HdlIdDef", "   wire [FAD:0]    rd_binary_next; // next value of the read pointer\n   wire \t   fifo_write; // write into the fifo\n   wire [FAD-1:0]  wr_addr; // write address of the fifo\n   wire [FAD-1:0]  rd_addr; // read address of the fifo\n   wire \t   fifo_empty; // indication of the empty fifo\n   wire \t   stop_fifo_read; //one of the secondary fifos is full (stop reading)\n   \n   // ####################################################\n   // #        Sample input transaction\n   // # The positive edge FFs work all the time\n   // # while the negative edge FFs can be disabled\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2183:2193", "\n   wire [FAD-1:0]     rd_addr;\n   wire [FAD:0]       rd_binary_next;\n   wire [FAD:0]       rd_gray_next;\n   wire \t      fifo_empty_next;\n   wire [FAD:0]       wr_gray_pointer;\n\n   /*AUTOWIRE*/\n   /*AUTOINPUT*/\n  \n   //##################################################################\n"], ["oh/elink/dv/elink_e16_model.v@1516:1526", "   wire [FAD:0]\t   wr_binary_next; // next value of the write pointer\n   wire [FAD:0]    rd_binary_next; // next value of the read pointer\n   wire \t   fifo_write; // write into the fifo\n   wire [FAD-1:0]  wr_addr; // write address of the fifo\n   wire [FAD-1:0]  rd_addr; // read address of the fifo\n   wire \t   fifo_empty; // indication of the empty fifo\n   wire \t   stop_fifo_read; //one of the secondary fifos is full (stop reading)\n   \n   // ####################################################\n   // #        Sample input transaction\n   // # The positive edge FFs work all the time\n"], ["oh/elink/dv/elink_e16_model.v@1515:1525", "   wire [2*LW:0]   fifo_data_out;// output of the fifo\n   wire [FAD:0]\t   wr_binary_next; // next value of the write pointer\n   wire [FAD:0]    rd_binary_next; // next value of the read pointer\n   wire \t   fifo_write; // write into the fifo\n   wire [FAD-1:0]  wr_addr; // write address of the fifo\n   wire [FAD-1:0]  rd_addr; // read address of the fifo\n   wire \t   fifo_empty; // indication of the empty fifo\n   wire \t   stop_fifo_read; //one of the secondary fifos is full (stop reading)\n   \n   // ####################################################\n   // #        Sample input transaction\n"]], "Diff Content": {"Delete": [[1522, "   wire \t   stop_fifo_read; //one of the secondary fifos is full (stop reading)\n"]], "Add": [[1522, "   input             reset;     //reset input\n"], [1522, "   input [3:0] \t     ext_yid_k; //external y-id \n"], [1522, "   input [3:0] \t     ext_xid_k; //external x-id\n"]]}}