/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  reg [5:0] _01_;
  reg [14:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_2z[5] & celloutsig_1_3z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[8] & celloutsig_0_6z[0]);
  assign celloutsig_1_7z = celloutsig_1_4z | ~(in_data[152]);
  assign celloutsig_0_25z = ~(celloutsig_0_12z[1] ^ celloutsig_0_0z);
  assign celloutsig_0_6z = in_data[73:65] + { celloutsig_0_3z, celloutsig_0_1z, _00_[6:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[63:57], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } + { celloutsig_0_6z[0], celloutsig_0_6z };
  reg [9:0] _09_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 10'h000;
    else _09_ <= { celloutsig_0_6z[3], celloutsig_0_35z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_23z };
  assign out_data[9:0] = _09_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_1_1z[9:6], celloutsig_1_7z, celloutsig_1_5z };
  reg [4:0] _11_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= { in_data[2:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign _00_[6:2] = _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 15'h0000;
    else _02_ <= { celloutsig_0_14z[3:0], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[168:155] & in_data[189:176];
  assign celloutsig_1_2z = celloutsig_1_1z[9:2] & celloutsig_1_0z[13:6];
  assign celloutsig_1_8z = { in_data[154:153], celloutsig_1_3z } & { celloutsig_1_1z[9:8], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_2z[6:3], celloutsig_1_14z } & { _01_[3:0], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z } == { celloutsig_0_7z[9:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[53:46] > in_data[53:46];
  assign celloutsig_0_17z = celloutsig_0_6z[7:0] > { celloutsig_0_7z[7:6], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[28:19], celloutsig_0_0z } > { in_data[36:34], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_6z > { celloutsig_0_15z[6:5], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } > { in_data[14:13], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_27z = ! { celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:0] < in_data[180:176];
  assign celloutsig_1_10z = celloutsig_1_0z[7] & ~(celloutsig_1_5z);
  assign celloutsig_1_11z = celloutsig_1_8z[1] & ~(celloutsig_1_3z);
  assign celloutsig_0_22z = celloutsig_0_18z[6] & ~(in_data[6]);
  assign celloutsig_1_1z = celloutsig_1_0z[12:2] % { 1'h1, in_data[144:135] };
  assign celloutsig_0_39z = ~ { _00_[3:2], celloutsig_0_9z };
  assign celloutsig_0_41z = { celloutsig_0_39z, celloutsig_0_4z } | { in_data[79:77], celloutsig_0_11z };
  assign celloutsig_0_18z = in_data[80:68] | { celloutsig_0_16z[5:1], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_5z = & celloutsig_1_0z[9:7];
  assign celloutsig_0_34z = | { celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_9z = | { _00_[6:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_18z[2] & celloutsig_0_6z[1];
  assign celloutsig_1_14z = | celloutsig_1_2z[7:2];
  assign celloutsig_0_21z = | celloutsig_0_18z[7:5];
  assign celloutsig_0_35z = ~^ { celloutsig_0_6z[5:1], celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_22z };
  assign celloutsig_1_18z = ~^ { in_data[166:148], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_0z = ^ in_data[42:34];
  assign celloutsig_0_14z = { celloutsig_0_7z[8:6], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_6z } >> { in_data[18:14], _00_[6:2], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_14z[17:11], celloutsig_0_9z, celloutsig_0_11z } >> { celloutsig_0_6z[4:2], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_15z[2], celloutsig_0_21z, celloutsig_0_23z } <<< { _02_[8:7], celloutsig_0_27z };
  assign celloutsig_0_12z = celloutsig_0_6z[2:0] ~^ { celloutsig_0_8z[1:0], celloutsig_0_10z };
  assign celloutsig_0_16z = in_data[77:72] ~^ { celloutsig_0_7z[4:1], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_8z = celloutsig_0_7z[4:2] ^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_4z = ~((in_data[39] & celloutsig_0_2z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_0_13z = ~((_00_[6] & celloutsig_0_10z) | (celloutsig_0_9z & celloutsig_0_12z[1]));
  assign celloutsig_0_29z = ~((celloutsig_0_18z[2] & celloutsig_0_11z) | (celloutsig_0_14z[14] & celloutsig_0_7z[6]));
  assign { _00_[8:7], _00_[1:0] } = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign { out_data[128], out_data[100:96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z };
endmodule
