Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Thu Apr 21 12:00:25 2022
| Host         : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file video_cp_wrapper_utilization_synth.rpt -pb video_cp_wrapper_utilization_synth.pb
| Design       : video_cp_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |    0 |     0 |     53200 |  0.00 |
|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |    0 |     0 |    106400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   14 |     0 |       125 | 11.20 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    8 |                  IO |
| OBUF     |    6 |                  IO |
| OBUFT    |    2 |                  IO |
+----------+------+---------------------+


8. Black Boxes
--------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| video_cp_xbar_1                    |    1 |
| video_cp_xbar_0                    |    1 |
| video_cp_vtc_out_0                 |    1 |
| video_cp_vtc_in_0                  |    1 |
| video_cp_v_vid_in_axi4s_0_0        |    1 |
| video_cp_v_axi4s_vid_out_0         |    1 |
| video_cp_tier2_xbar_3_0            |    1 |
| video_cp_tier2_xbar_2_0            |    1 |
| video_cp_tier2_xbar_1_0            |    1 |
| video_cp_tier2_xbar_0_0            |    1 |
| video_cp_system_interrupts_0       |    1 |
| video_cp_switches_gpio_0           |    1 |
| video_cp_s00_regslice_0            |    1 |
| video_cp_rst_ps7_0_fclk1_0         |    1 |
| video_cp_rst_ps7_0_fclk0_0         |    1 |
| video_cp_rgb2hsv_accel_0           |    1 |
| video_cp_rgb2gray_accel_0          |    1 |
| video_cp_ps_user_soft_reset_0      |    1 |
| video_cp_ps7_0_0                   |    1 |
| video_cp_proc_sys_reset_pixelclk_0 |    1 |
| video_cp_pr_1_out1_0               |    1 |
| video_cp_pr_1_out0_0               |    1 |
| video_cp_pr_1_in1_0                |    1 |
| video_cp_pr_1_in0_0                |    1 |
| video_cp_pr_0_out1_0               |    1 |
| video_cp_pr_0_out0_0               |    1 |
| video_cp_pr_0_in1_0                |    1 |
| video_cp_pr_0_in0_0                |    1 |
| video_cp_pixel_unpack_0            |    1 |
| video_cp_pixel_pack_0              |    1 |
| video_cp_pipeline_control_0        |    1 |
| video_cp_m09_regslice_0            |    1 |
| video_cp_m08_regslice_0            |    1 |
| video_cp_m07_regslice_0            |    1 |
| video_cp_m06_regslice_0            |    1 |
| video_cp_m05_regslice_0            |    1 |
| video_cp_m04_regslice_0            |    1 |
| video_cp_m03_regslice_0            |    1 |
| video_cp_m02_regslice_0            |    1 |
| video_cp_m01_regslice_0            |    1 |
| video_cp_m00_regslice_0            |    1 |
| video_cp_leds_gpio_0               |    1 |
| video_cp_hdmi_tx_0                 |    1 |
| video_cp_hdmi_out_hpd_video_0      |    1 |
| video_cp_gray2rgb_accel_0          |    1 |
| video_cp_dvi2rgb_0                 |    1 |
| video_cp_dfx_decoupler_pr_1_0      |    1 |
| video_cp_dfx_decoupler_pr_0_0      |    1 |
| video_cp_color_swap_0              |    1 |
| video_cp_color_convert_1           |    1 |
| video_cp_color_convert_0           |    1 |
| video_cp_btns_gpio_0               |    1 |
| video_cp_axis_switch_0             |    1 |
| video_cp_axis_register_slice_1     |    1 |
| video_cp_axis_register_slice_0     |    1 |
| video_cp_axis_fifo_hdmi_out_0      |    1 |
| video_cp_axis_dwidth_48_24_0       |    1 |
| video_cp_axis_dwidth_24_48_0       |    1 |
| video_cp_axi_vdma_0                |    1 |
| video_cp_axi_gpio_hdmiin_0         |    1 |
| video_cp_axi_dynclk_0              |    1 |
| video_cp_auto_us_0                 |    1 |
| video_cp_auto_pc_9                 |    1 |
| video_cp_auto_pc_8                 |    1 |
| video_cp_auto_pc_7                 |    1 |
| video_cp_auto_pc_6                 |    1 |
| video_cp_auto_pc_5                 |    1 |
| video_cp_auto_pc_4                 |    1 |
| video_cp_auto_pc_3                 |    1 |
| video_cp_auto_pc_2                 |    1 |
| video_cp_auto_pc_10                |    1 |
| video_cp_auto_pc_1                 |    1 |
| video_cp_auto_pc_0                 |    1 |
| video_cp_auto_cc_9                 |    1 |
| video_cp_auto_cc_8                 |    1 |
| video_cp_auto_cc_7                 |    1 |
| video_cp_auto_cc_6                 |    1 |
| video_cp_auto_cc_5                 |    1 |
| video_cp_auto_cc_4                 |    1 |
| video_cp_auto_cc_3                 |    1 |
| video_cp_auto_cc_2                 |    1 |
| video_cp_auto_cc_12                |    1 |
| video_cp_auto_cc_11                |    1 |
| video_cp_auto_cc_10                |    1 |
| video_cp_auto_cc_1                 |    1 |
| video_cp_auto_cc_0                 |    1 |
| composable_pr_1_dilate_erode       |    1 |
| composable_pr_0_dilate_erode       |    1 |
+------------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


