Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec 21 14:43:42 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I46F5SPSoCTOP_control_sets_placed.rpt
| Design       : RV32I46F5SPSoCTOP
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    56 |
|    Minimum number of control sets                        |    56 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    56 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             153 |           48 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             495 |          156 |
| Yes          | No                    | Yes                    |            1571 |          656 |
| Yes          | Yes                   | No                     |              43 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                           |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                    | reset                                       |                1 |              1 |         1.00 |
|  clk_50mhz     | uart_tx/tx_i_1_n_0                                                 | reset_sync_reg_n_0_[2]                      |                1 |              1 |         1.00 |
|  clk_50mhz     |                                                                    | reset                                       |                2 |              3 |         1.50 |
|  clk_50mhz     | uart_tx/bit_counter[3]_i_1_n_0                                     | reset_sync_reg_n_0_[2]                      |                1 |              4 |         4.00 |
|  clk_50mhz     | debug_uart_controller/byte_cnt[5]_i_1_n_0                          | reset_sync_reg_n_0_[2]                      |                2 |              6 |         3.00 |
|  clk_50mhz     | debug_uart_controller/tx_data[6]_i_1_n_0                           |                                             |                2 |              7 |         3.50 |
|  clk_50mhz     | uart_tx/shift_reg[8]_i_1_n_0                                       | reset_sync_reg_n_0_[2]                      |                3 |              9 |         3.00 |
|  clk_50mhz     | uart_tx/baud_counter[8]_i_1_n_0                                    | reset_sync_reg_n_0_[2]                      |                3 |              9 |         3.00 |
|  clk_50mhz     | uart_tx/tx_busy_reg_0                                              | debug_uart_controller/send_buf[313]_i_1_n_0 |               10 |             18 |         1.80 |
|  clk_50mhz     | uart_tx/tx_busy_reg_0                                              | debug_uart_controller/send_buf[214]_i_1_n_0 |                6 |             25 |         4.17 |
|  clk_50mhz     | rv32i46f_5sp_debug/csr_file/csr_read_out[31]_i_1_n_0               | reset_sync_reg_n_0_[2]                      |               16 |             32 |         2.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/WB_raw_imm_reg[0]_0[0]          | reset_sync_reg_n_0_[2]                      |                9 |             32 |         3.56 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/E[0]                            | reset_sync_reg_n_0_[2]                      |               11 |             32 |         2.91 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/WB_raw_imm_reg[0][0]            | reset_sync_reg_n_0_[2]                      |                8 |             32 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/csr_file/minstret                               | reset_sync_reg_n_0_[2]                      |               16 |             64 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/cpu_clk_enable_reg[0]           | reset_sync_reg_n_0_[2]                      |               38 |             96 |         2.53 |
|  clk_50mhz     | benchmark_controller/start_cycles[51]_i_1_n_0                      |                                             |               24 |            116 |         4.83 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/E[0]                            |                                             |               29 |            116 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/debug_reg_addr_q0               |                                             |               27 |            125 |         4.63 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[10]_rep__8_6 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[10]_rep__8_1 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[10]_rep__8_2 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[10]_rep__8_5 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_1 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[13]_1        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[13]_4        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_3 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_5    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[14]_0        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[13]_2        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[13]_3        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[13]_5        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_7    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_8 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_3    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_4 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_7 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_2    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_4    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[14]_2        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_8    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[14]_1        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_6    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[14]_3        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_6 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[12]_rep_1    |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_5 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[13]_0        |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[10]_rep__8_3 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[10]_rep__8_4 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[11]_rep__8_2 |                                             |               32 |            128 |         4.00 |
|  clk_50mhz     |                                                                    | reset_sync_reg_n_0_[2]                      |               45 |            149 |         3.31 |
|  clk_50mhz     | led_OBUF[0]                                                        | reset_sync_reg_n_0_[2]                      |               83 |            189 |         2.28 |
|  clk_50mhz     | uart_tx/tx_busy_reg_0                                              |                                             |               85 |            219 |         2.58 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/cpu_clk_enable_reg_0[0]         | reset_sync_reg_n_0_[2]                      |               88 |            272 |         3.09 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/cpu_clk_enable_reg_1            | reset_sync_reg_n_0_[2]                      |              377 |            793 |         2.10 |
+----------------+--------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


