--- /device/Config.in.clk	2024-07-11 14:31:06.478449364 +0000
+++ /device/Config.in.clk	2024-07-11 19:05:42.418340179 +0000
@@ -111,6 +111,10 @@
 	bool "348 MHz"
 	depends on ALLOW_CPU_CLK_348MHZ
 
+config  CPU_CLK_372MHZ
+        bool "372 MHz"
+        depends on ALLOW_CPU_CLK_372MHZ
+
 config	CPU_CLK_396MHZ
 	bool "396 MHz"
 	depends on ALLOW_CPU_CLK_396MHZ
@@ -163,6 +167,9 @@
 config	ALLOW_CPU_CLK_348MHZ
 	bool
 
+config  ALLOW_CPU_CLK_372MHZ
+        bool
+
 config	ALLOW_CPU_CLK_396MHZ
 	bool
 
@@ -213,7 +220,7 @@
 
 config BUS_SPEED_124MHZ
 	bool "124 MHz"
-	depends on SUPPORT_BUS_SPEED_124MHZ && CPU_CLK_498MHZ
+	depends on SUPPORT_BUS_SPEED_124MHZ && (CPU_CLK_372MHZ || CPU_CLK_498MHZ)
 
 config BUS_SPEED_133MHZ
 	bool "133 MHz"
--- /device/sama5d2/Config.in.device	2024-07-11 14:18:48.117404678 +0000
+++ /device/sama5d2/Config.in.device	2024-07-11 19:02:11.954546584 +0000
@@ -26,11 +26,15 @@
 	select CPU_HAS_QSPI_IOSET
 	select CPU_V7
 	select CPU_HAS_DDRC
+	select ALLOW_CPU_CLK_372MHZ
+	select ALLOW_CPU_CLK_396MHZ
 	select ALLOW_CPU_CLK_492MHZ
 	select ALLOW_CPU_CLK_498MHZ
 	select SUPPORT_BUS_SPEED_164MHZ
 	select SUPPORT_BUS_SPEED_166MHZ
 	select SUPPORT_BUS_SPEED_116MHZ
+	select SUPPORT_BUS_SPEED_124MHZ
+	select SUPPORT_BUS_SPEED_133MHZ
 	select ALLOW_CRYSTAL_12_000MHZ
 	select ALLOW_CRYSTAL_24_000MHZ
 	select ALLOW_BOOT_FROM_DATAFLASH_CS0
--- /device/sama5d2/sama5d2_board.h	2024-07-11 14:18:48.117404678 +0000
+++ /device/sama5d2/sama5d2_board.h	2024-07-11 19:00:35.027536764 +0000
@@ -19,6 +19,18 @@
 #define MASTER_CLOCK		116000000
 #endif
 
+/* PCK: 372MHz, MCK: 124MHz */
+#ifdef CONFIG_BUS_SPEED_124MHZ
+#define BOARD_PLLA_MULA         61
+#define MASTER_CLOCK            124000000
+#endif
+
+/* PCK: 396MHz, MCK: 133MHz */
+#ifdef CONFIG_BUS_SPEED_133MHZ
+#define BOARD_PLLA_MULA         65
+#define MASTER_CLOCK            132000000
+#endif
+
 #elif (BOARD_MAINOSC==24000000)
 /* PCK: 492MHz, MCK: 164MHz */
 #define BOARD_PLLA_MULA		40
--- /driver/Config.in.dram	2024-07-11 14:31:06.478449364 +0000
+++ /driver/Config.in.dram	2024-07-11 15:42:52.001422203 +0000
@@ -32,6 +32,11 @@
 choice
 	prompt "DRAM parts"
 	depends on DDR_SET_BY_DEVICE
+config DDR_D1216ECMDXGJD
+	bool "DDR3L D1216ECMDXGJD Kingston 2gbit"
+	depends on DDRC
+        help
+                D1216ECMDXGJD 2Gbit 128Mx16 DDR3L
 config DDR_MT41K128M16_D2
 	bool "DDR3 MT41K128M16(SAMA5D2 Xplained)"
 	depends on DDRC
--- /driver/ddramc.c	2024-07-11 14:18:48.121404142 +0000
+++ /driver/ddramc.c	2024-07-11 16:08:40.965829643 +0000
@@ -32,7 +32,37 @@
 #endif
 
 #if defined(CONFIG_DDR_SET_BY_DEVICE)
-#if defined(CONFIG_DDR_MT41K128M16_D2)
+#if defined(CONFIG_DDR_D1216ECMDXGJD)
+	type = AT91C_DDRC2_MD_DDR3_SDRAM;
+        dbw = AT91C_DDRC2_DBW_16_BITS;
+        col = AT91C_DDRC2_NC_DDR10_SDR9;
+        row = AT91C_DDRC2_NR_14;
+        cas = AT91C_DDRC2_CAS_5;
+        bank = AT91C_DDRC2_NB_BANKS_8;
+	ddramc_config->tim_calr = AT91C_DDRC2_ZQCS(215);
+#if defined(CONFIG_DDR_EXT_TEMP_RANGE)
+#if defined(CONFIG_BUS_SPEED_124MHZ)
+        ddramc_config->rtr = 0x1e3;
+#elif defined(CONFIG_BUS_SPEED_133MHZ)
+        ddramc_config->rtr = 0x1e3;
+#elif defined(CONFIG_BUS_SPEED_166MHZ)
+	ddramc_config->rtr = 0x288;
+#else
+        #error "No CLK setting defined"
+#endif /* BUS_SPEED */
+#else /* No CONFIG_DDR_EXT_TEMP_RANGE */
+#if defined(CONFIG_BUS_SPEED_124MHZ)
+        ddramc_config->rtr = 0x1e3;
+#elif defined(CONFIG_BUS_SPEED_133MHZ)
+        ddramc_config->rtr = 0x1e3;
+#elif defined(CONFIG_BUS_SPEED_166MHZ)
+        ddramc_config->rtr = 0x288;
+#else
+        #error "No CLK setting defined"
+#endif /* BUS_SPEED */
+#endif /* CONFIG_DDR_EXT_TEMP_RANGE */
+
+#elif defined(CONFIG_DDR_MT41K128M16_D2)
 /* Two DDR3L(MT41H128M16JT-125-K = 16 Mbit x 16 x 8 banks), total 4Gbit on SAMA5D2 Xplained Ultra Evaluation Kit*/
 	type = AT91C_DDRC2_MD_DDR3_SDRAM;
 	dbw = AT91C_DDRC2_DBW_32_BITS;
@@ -546,6 +576,8 @@
 #if defined(CONFIG_DDR_SET_BY_JEDEC)
 #ifdef CONFIG_BUS_SPEED_116MHZ
 	mck = 116;
+#elif CONFIG_BUS_SPEED_124MHZ
+        mck = 124;
 #elif CONFIG_BUS_SPEED_133MHZ
 	mck = 133;
 #elif CONFIG_BUS_SPEED_148MHZ
@@ -712,6 +744,8 @@
 	/* TZQIO field must be set to 600ns */
 #ifdef CONFIG_BUS_SPEED_116MHZ
 	reg |= AT91C_MPDDRC_TZQIO_(70);
+#elif CONFIG_BUS_SPEED_124MHZ
+        reg |= AT91C_MPDDRC_TZQIO_(75);
 #elif CONFIG_BUS_SPEED_166MHZ
 	reg |= AT91C_MPDDRC_TZQIO_(100);
 #elif CONFIG_BUS_SPEED_164MHZ
--- /driver/driver_cpp.mk	2024-07-11 14:31:06.478449364 +0000
+++ /driver/driver_cpp.mk	2024-06-27 03:06:27.000000000 +0000
@@ -78,6 +78,9 @@
 ifeq ($(CONFIG_DDR_MT41K256M16TW_107), y)
 CPPFLAGS += -DCONFIG_DDR3 -DCONFIG_DDR3_SPEED_BIN_1866K -DCONFIG_DDR_4_GBIT -DCONFIG_DBW_16
 endif
+ifeq ($(CONFIG_DDR_D1216ECMDXGJD), y)
+CPPFLAGS += -DCONFIG_DDR3 -DCONFIG_DDR3_SPEED_BIN_1866K -DCONFIG_DDR_2_GBIT -DCONFIG_DBW_16
+endif
 ifeq ($(CONFIG_DDR_MT41K128M16JT_125),y)
 CPPFLAGS += -DCONFIG_DDR3 -DCONFIG_DDR3_SPEED_BIN_1600K -DCONFIG_DDR_2_GBIT -DCONFIG_DBW_16
 endif
--- /driver/nandflash.c	2024-07-11 14:31:06.478449364 +0000
+++ /driver/nandflash.c	2024-07-05 16:31:30.000000000 +0000
@@ -711,6 +711,7 @@
 		 "NAND: ECC Correctability Bits: %d, ECC Sector Bytes: %d\n",
 		 chip->pagesize, chip->oobsize,
 		 chip->eccbits, chip->eccwordsize);
+	dbg_info("NAND: Timing Mode: %x\n",chip->timingmode);
 
 	return 0;
 }
--- /include/ddr_device.h	2024-07-11 14:18:48.129403070 +0000
+++ /include/ddr_device.h	2024-07-11 19:22:54.116071817 +0000
@@ -13,7 +13,49 @@

 #if defined(CONFIG_DDR_SET_BY_DEVICE)
 static const struct ddram_timings ddr_ddram_timings = {
-#if defined(CONFIG_DDR_MT41K128M16_D2)
+#if defined(CONFIG_DDR_D1216ECMDXGJD)
+#if defined(CONFIG_BUS_SPEED_124MHZ) || defined(CONFIG_BUS_SPEED_133MHZ)
+
+        .tras = 5,
+        .trcd = 2,
+        .twr = 4, // 1-15. JEDEC:15
+        .trc = 6,
+        .trp = 2,
+        .trrd = 4,
+        .twtr = 4, // 1-7
+        .tmrd = 4, // 0-15. JEDEC=4
+        .trfc = 29,
+        .txsnr = 21,
+        .txsrd = 0, // disbled
+        .txp = 10, // 0-15
+        .txard = 0,
+        .txards = 0,
+        .trpa = 0, // disabled
+        .trtp = 4, // 0-7
+        .tfaw = 5,
+#elif defined(CONFIG_BUS_SPEED_166MHZ)
+        .tras = 6,
+        .trcd = 3,
+        .twr = 4,
+        .trc = 9,
+        .trp = 3,
+        .trrd = 4,
+        .twtr = 4,
+        .tmrd = 4,
+        .trfc = 243,
+        .txsnr = 29,
+        .txsrd = 0,
+        .txp = 3,
+        .txard = 0,
+        .txards = 0,
+        .trpa = 0,
+        .trtp = 4,
+        .tfaw = 33,
+#else
+        #error "No CLK setting defined"
+#endif /* Endif of CONFIG_BUS_SPEED_124MHZ */
+
+#elif defined(CONFIG_DDR_MT41K128M16_D2)
 /* Two DDR3L(MT41H128M16JT-125-K = 16 Mbit x 16 x 8 banks), total 4Gbit on SAMA5D2 Xplained Ultra Evaluation Kit*/
 #if defined(CONFIG_BUS_SPEED_116MHZ)
 	.tras = 5,
