// Seed: 2126104877
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output uwire id_8,
    input supply1 id_9
);
  assign id_1 = -1 < id_6;
  wire id_11;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output tri id_7,
    input supply1 id_8,
    output tri id_9,
    output supply1 id_10,
    input uwire id_11,
    input wire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_12,
      id_5,
      id_8,
      id_11,
      id_9,
      id_4,
      id_2
  );
  uwire id_15 = id_11 - id_1;
  always id_9 = 1 + -1;
endmodule
