#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 13:51:34 2020
# Process ID: 12692
# Current directory: C:/eFPGA/16_AXI_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4924 C:\eFPGA\16_AXI_IP\16_AXI_IP.xpr
# Log file: C:/eFPGA/16_AXI_IP/vivado.log
# Journal file: C:/eFPGA/16_AXI_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/16_AXI_IP/16_AXI_IP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_peripheral xilinx.com user AXI_CALCULATOR 1.0 -dir C:/eFPGA/16_AXI_IP/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:AXI_CALCULATOR:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:AXI_CALCULATOR:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:AXI_CALCULATOR:1.0]
set_property  ip_repo_paths  C:/eFPGA/16_AXI_IP/../ip_repo/AXI_CALCULATOR_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_AXI_CALCULATOR_v1_0 -directory C:/eFPGA/16_AXI_IP/../ip_repo c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close [ open C:/eFPGA/16_AXI_IP/VHDL.vhd w ]
add_files C:/eFPGA/16_AXI_IP/VHDL.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\eFPGA\ip_repo\AXI_CALCULATOR_1.0\xilinx.com_user_AXI_CALCULATOR_1.0.zip} [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5330] Component Referenced File 'c:/eFPGA/16_AXI_IP/VHDL.vhd' is outside of Component Directory: cannot archive the component.
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/eFPGA/ip_repo/AXI_CALCULATOR_1.0'
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/eFPGA/16_AXI_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
create_bd_design "design_1"
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1167.207 ; gain = 49.441
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 AXI_CALCULATOR_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AXI_CALCULATOR_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AXI_CALCULATOR_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </AXI_CALCULATOR_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
make_wrapper -files [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.566 ; gain = 111.988
add_files -norecurse C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'c:/eFPGA/16_AXI_IP/16_AXI_IP/VHDL.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'c:/eFPGA/16_AXI_IP/16_AXI_IP/VHDL.vhd' to 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/16_AXI_IP/VHDL.vhd'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'AXI_CALCULATOR_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'AXI_CALCULATOR_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block AXI_CALCULATOR_0 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/eFPGA/16_AXI_IP/ip_repo/AXI_CALCULATOR_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
Upgrading 'C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_CALCULATOR_0_0 (AXI_CALCULATOR_v1.0 1.0) from revision 2 to revision 6
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 's00_axi_aclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_AXI_CALCULATOR_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_AXI_CALCULATOR_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/eFPGA/16_AXI_IP/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/eFPGA/16_AXI_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\eFPGA\16_AXI_IP\16_AXI_IP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_CALCULATOR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_AXI_CALCULATOR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 24 {design_1_rst_ps7_0_50M_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_AXI_CALCULATOR_0_0_synth_1 design_1_auto_pc_0_synth_1}
[Tue Jun  2 14:18:34 2020] Launched design_1_rst_ps7_0_50M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_AXI_CALCULATOR_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_rst_ps7_0_50M_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_AXI_CALCULATOR_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files -ipstatic_source_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/modelsim} {questa=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/questa} {riviera=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/riviera} {activehdl=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_1_AXI_CALCULATOR_0_0_synth_1
launch_runs impl_1 -jobs 24
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  2 14:19:00 2020] Launched design_1_rst_ps7_0_50M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_AXI_CALCULATOR_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_50M_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_AXI_CALCULATOR_0_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/synth_1/runme.log
[Tue Jun  2 14:19:00 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  2 14:20:05 2020...
