<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__rcc__ex_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_hal_rcc_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   65</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">   67</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;   </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">   70</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;  </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">   73</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">PLLM</a>;       </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">   76</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">PLLN</a>;       </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">   79</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">PLLP</a>;       </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">   82</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">PLLQ</a>;       </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  uint32_t PLLR;       </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;   </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">   94</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">   96</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">PLLI2SN</a>;    </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">  100</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">PLLI2SR</a>;    </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">  104</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">PLLI2SQ</a>;    </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint32_t PLLI2SP;    </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">  119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">  121</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">PLLSAIN</a>;    </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">  125</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">PLLSAIQ</a>;    </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  uint32_t PLLSAIR;    </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">  136</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">PLLSAIP</a>;    </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html">  144</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">  146</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">PeriphClockSelection</a>; </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">  149</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">PLLI2S</a>;  </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">  152</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a> <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">PLLSAI</a>;  </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">  155</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">PLLI2SDivQ</a>;           </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">  159</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">PLLSAIDivQ</a>;           </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">  163</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">PLLSAIDivR</a>;           </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">  166</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RTCClockSelection</a>;      </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">  169</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">I2sClockSelection</a>;      </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">  172</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">TIMPresSelection</a>;      </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">  175</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">Sai1ClockSelection</a>;     </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">  178</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">Sai2ClockSelection</a>;     </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">  181</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">Usart1ClockSelection</a>; </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">  184</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">Usart2ClockSelection</a>; </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">  187</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">Usart3ClockSelection</a>; </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">  190</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">Uart4ClockSelection</a>;  </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">  193</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">Uart5ClockSelection</a>;  </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">  196</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">Usart6ClockSelection</a>;  </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">  199</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">Uart7ClockSelection</a>;  </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">  202</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">Uart8ClockSelection</a>;  </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">  205</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">I2c1ClockSelection</a>;   </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">  208</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">I2c2ClockSelection</a>;   </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">  211</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">I2c3ClockSelection</a>;   </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">  214</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">I2c4ClockSelection</a>;   </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">  217</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">Lptim1ClockSelection</a>;   </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">  220</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">CecClockSelection</a>;      </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">  223</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">Clk48ClockSelection</a>;    </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">  226</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">Sdmmc1ClockSelection</a>;     </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  uint32_t Sdmmc2ClockSelection;     </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  uint32_t Dfsdm1ClockSelection;     </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  uint32_t Dfsdm1AudioClockSelection; </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga9434a99ec49907a6d2ce7ee7e29deb75">  255</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LTDC            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">  259</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">  260</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga45390869c206531ea6d98baefb2315ac">  261</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga5d259e3e1607db6e547d525043246387">  262</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga8640cec93bf5d59d0f1beddd3bd7ec21">  263</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga14d9516d88f0e5a4726ca8d38efd8902">  264</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4           ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gad571f04faa1c97e8371741187c2275ed">  265</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5           ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga4f1256bcdac1f0b12fa934dfc989ec4a">  266</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART6          ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gaf4db7b92efb0cae82484c0ed97ee6766">  267</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART7           ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gaff1fa6d45f717fb7ce045eb08685766d">  268</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART8           ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gafe21bb1cd8d7004373b236a8dd90fd92">  269</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1            ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gad3ca02c3ca6c548484cd1302c8adbb53">  270</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2            ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga9fa8ac7959aeb5b76fdd780fbc1754f3">  271</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C3            ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga43446cae0c5716620fd3bb0ab129715b">  272</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C4            ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">  273</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">  274</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI1            ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga7030f1b97abf4c891da0506fbd5df96b">  275</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI2            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gab023056d0d10d8d3bd1013a88e0bebce">  276</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CLK48           ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gae7b08ed2b8df3517d5de1013e2f4ac8e">  277</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CEC             ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga8fc99091c35bb2c4d6de5f59647deced">  278</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDMMC1          ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#gae696b64cfe8a0c2ba96030c427fa77d5">  279</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SPDIFRX         ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___periph___clock___selection.html#ga31b35acf124831881c39c31f4bed5de2">  280</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDMMC2          ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1           ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1_AUDIO      ((uint32_t)0x10000000U)    </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV2                  ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV4                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV6                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV8                  ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#gaf32bded5c13110387b977fb25024d4cf">  311</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV2                  ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#ga176e48faeb322f27e6b9da22c8e2df1f">  312</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV4                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#ga4387724f1e8b5a239b0de3ad3f9beb38">  313</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV6                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html#ga77e54744760b65a5422868294e45f302">  314</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV8                  ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#gaa982ada83c0104fa63c18d07edc57e6a">  322</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_2                ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#ga31afbd678ec2b1bb3cc61971e59f4200">  323</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_4                RCC_DCKCFGR1_PLLSAIDIVR_0</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#ga5744d352d7815517bbfe46b872497334">  324</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_8                RCC_DCKCFGR1_PLLSAIDIVR_1</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r.html#ga5e4b0cae8d6c2f0257b161576d497c77">  325</a></span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_16               RCC_DCKCFGR1_PLLSAIDIVR</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_s___clock___source.html#ga77d2d5726213f7452c87251cfddc9d6a">  333</a></span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_PLLI2S             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_s___clock___source.html#gaf36ed164172cd329651775784798a3ba">  334</a></span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT                RCC_CFGR_I2SSRC</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga5dac6fab738e864e0ae930f7f853c223">  344</a></span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSAI             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga0b1b38441bc359af567e8202e1b8480d">  345</a></span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLI2S             RCC_DCKCFGR1_SAI1SEL_0</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga29ce7333b6f1e3430d2ba46b58513ba9">  346</a></span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PIN                RCC_DCKCFGR1_SAI1SEL_1</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSRC             RCC_DCKCFGR1_SAI1SEL</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_a_i2___clock___source.html#ga67bde078276b61538dfda6a109341baf">  357</a></span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSAI             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_a_i2___clock___source.html#gad19397ddc9049869dc7b8f3eb7f3aa1a">  358</a></span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLI2S             RCC_DCKCFGR1_SAI2SEL_0</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_a_i2___clock___source.html#ga30c62785a27705f182090d04b147dc3d">  359</a></span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PIN                RCC_DCKCFGR1_SAI2SEL_1</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSRC             RCC_DCKCFGR1_SAI2SEL</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___c_e_c___clock___source.html#ga0ce76c7cbd6575550c7dc4d9397d934a">  370</a></span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_LSE             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___c_e_c___clock___source.html#ga0b52eebb2bb87574a7cfba782e59b482">  371</a></span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_HSI             RCC_DCKCFGR2_CECSEL </span><span class="comment">/* CEC clock is HSI/488*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">  379</a></span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK2      ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">  380</a></span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK     RCC_DCKCFGR2_USART1SEL_0</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">  381</a></span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI        RCC_DCKCFGR2_USART1SEL_1</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">  382</a></span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE        RCC_DCKCFGR2_USART1SEL</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">  390</a></span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">  391</a></span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_SYSCLK     RCC_DCKCFGR2_USART2SEL_0</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">  392</a></span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_HSI        RCC_DCKCFGR2_USART2SEL_1</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">  393</a></span>&#160;<span class="preprocessor">#define RCC_USART2CLKSOURCE_LSE        RCC_DCKCFGR2_USART2SEL</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga62af493f9ff89147905aa00531380a91">  401</a></span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga1275a7c4534a87c8892c5fc795316393">  402</a></span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_SYSCLK     RCC_DCKCFGR2_USART3SEL_0</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga30b33821af3544a53ec417077be17d5a">  403</a></span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_HSI        RCC_DCKCFGR2_USART3SEL_1</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga423ec12947162063f7f460798274793a">  404</a></span>&#160;<span class="preprocessor">#define RCC_USART3CLKSOURCE_LSE        RCC_DCKCFGR2_USART3SEL</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#gaff82e747965b83222e9a26cd4ddba10d">  412</a></span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#ga4a5e6664b7443bb073f8bc56ee434ef8">  413</a></span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_SYSCLK       RCC_DCKCFGR2_UART4SEL_0</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#ga784a4f3f93b632fc639af377fd22d209">  414</a></span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_HSI          RCC_DCKCFGR2_UART4SEL_1</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t4___clock___source.html#gaae30868211d2839e9975c496332c23fd">  415</a></span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_LSE          RCC_DCKCFGR2_UART4SEL</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#ga11924edfaf7870ecf910ce751863254e">  423</a></span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#gaf703f61ac42f329c33891e89ffe4e0bc">  424</a></span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_SYSCLK       RCC_DCKCFGR2_UART5SEL_0</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#ga04b78012371f9aa8e9993fdcec09142c">  425</a></span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_HSI          RCC_DCKCFGR2_UART5SEL_1</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t5___clock___source.html#gadc9f986ea62a5adb4fa6777fd9d7219a">  426</a></span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_LSE          RCC_DCKCFGR2_UART5SEL</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#ga63551599c74fbf7b99590526121cdf45">  434</a></span>&#160;<span class="preprocessor">#define RCC_USART6CLKSOURCE_PCLK2       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#gaf442599bb922ccecc5bbca84f6395871">  435</a></span>&#160;<span class="preprocessor">#define RCC_USART6CLKSOURCE_SYSCLK      RCC_DCKCFGR2_USART6SEL_0</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#ga23a3c393f53c54bfda6344a0105437e0">  436</a></span>&#160;<span class="preprocessor">#define RCC_USART6CLKSOURCE_HSI         RCC_DCKCFGR2_USART6SEL_1</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_s_a_r_t6___clock___source.html#gad1c7cb7a9b496f577bc87bda61534313">  437</a></span>&#160;<span class="preprocessor">#define RCC_USART6CLKSOURCE_LSE         RCC_DCKCFGR2_USART6SEL</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#gad8a055b15806cead0eeb191a6d8f0e65">  445</a></span>&#160;<span class="preprocessor">#define RCC_UART7CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#ga8ff9bf57f6f1fbb372ad9e20ceaae1e7">  446</a></span>&#160;<span class="preprocessor">#define RCC_UART7CLKSOURCE_SYSCLK      RCC_DCKCFGR2_UART7SEL_0</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#ga3111806bfc93535645e7097bfd446151">  447</a></span>&#160;<span class="preprocessor">#define RCC_UART7CLKSOURCE_HSI         RCC_DCKCFGR2_UART7SEL_1</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t7___clock___source.html#ga391e0c8bbbb17d9c9d4776c8fedc374c">  448</a></span>&#160;<span class="preprocessor">#define RCC_UART7CLKSOURCE_LSE         RCC_DCKCFGR2_UART7SEL</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#gafde5f45b5bc2cc741f5dbf287db7fc96">  456</a></span>&#160;<span class="preprocessor">#define RCC_UART8CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#ga4dd061fe7a540902326817dee097dc5a">  457</a></span>&#160;<span class="preprocessor">#define RCC_UART8CLKSOURCE_SYSCLK      RCC_DCKCFGR2_UART8SEL_0</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#ga76309a914b9bde64d471c5bc0c227d46">  458</a></span>&#160;<span class="preprocessor">#define RCC_UART8CLKSOURCE_HSI         RCC_DCKCFGR2_UART8SEL_1</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___u_a_r_t8___clock___source.html#gaea73a8609e9c51acce01c6980623bfde">  459</a></span>&#160;<span class="preprocessor">#define RCC_UART8CLKSOURCE_LSE         RCC_DCKCFGR2_UART8SEL</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">  467</a></span>&#160;<span class="preprocessor">#define RCC_I2C1CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">  468</a></span>&#160;<span class="preprocessor">#define RCC_I2C1CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C1SEL_0</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">  469</a></span>&#160;<span class="preprocessor">#define RCC_I2C1CLKSOURCE_HSI          RCC_DCKCFGR2_I2C1SEL_1</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c2___clock___source.html#ga8aad93752b3933f771ef44ad53afd6b7">  477</a></span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c2___clock___source.html#ga6c973611f0026e17e06e140f708168d5">  478</a></span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C2SEL_0</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c2___clock___source.html#gab2d1849bb1ec2df29cab79843441e3cc">  479</a></span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_HSI          RCC_DCKCFGR2_I2C2SEL_1</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c3___clock___source.html#ga32cf2e3b0c2d7988833577547ba5ad76">  488</a></span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c3___clock___source.html#ga3d4bde7e23e661154eee079f3ef57c09">  489</a></span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C3SEL_0</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c3___clock___source.html#ga15d4072c90a04b2393e49f05dc3c8fd2">  490</a></span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_HSI          RCC_DCKCFGR2_I2C3SEL_1</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c4___clock___source.html#gaf9b67501660628577dd542c187b58d29">  498</a></span>&#160;<span class="preprocessor">#define RCC_I2C4CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c4___clock___source.html#ga7b38b1dbd180a2e0c6a97a0c8a3f068c">  499</a></span>&#160;<span class="preprocessor">#define RCC_I2C4CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C4SEL_0</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i2_c4___clock___source.html#gab3544835d7916cd3316a12bd1d9a6f11">  500</a></span>&#160;<span class="preprocessor">#define RCC_I2C4CLKSOURCE_HSI          RCC_DCKCFGR2_I2C4SEL_1</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">  508</a></span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">  509</a></span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI        RCC_DCKCFGR2_LPTIM1SEL_0</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">  510</a></span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI        RCC_DCKCFGR2_LPTIM1SEL_1</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">  511</a></span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE        RCC_DCKCFGR2_LPTIM1SEL</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___c_l_k48___clock___source.html#gaf4cf9f569dde5acd749d49e19f64796a">  520</a></span>&#160;<span class="preprocessor">#define RCC_CLK48SOURCE_PLL         ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___c_l_k48___clock___source.html#ga3e0b8965f1c67887486e9201c0384cbc">  521</a></span>&#160;<span class="preprocessor">#define RCC_CLK48SOURCE_PLLSAIP     RCC_DCKCFGR2_CK48MSEL</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#ga8151264a427f3eec6e6b641b8bbcbafa">  529</a></span>&#160;<span class="preprocessor">#define RCC_TIMPRES_DESACTIVATED        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">  530</a></span>&#160;<span class="preprocessor">#define RCC_TIMPRES_ACTIVATED           RCC_DCKCFGR1_TIMPRE</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_d_m_m_c1___clock___source.html#ga81222c2a958eb074fd79dce5650e5742">  538</a></span>&#160;<span class="preprocessor">#define RCC_SDMMC1CLKSOURCE_CLK48              ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___s_d_m_m_c1___clock___source.html#ga88caf00e619ba2e5dc55a346ff8dbccb">  539</a></span>&#160;<span class="preprocessor">#define RCC_SDMMC1CLKSOURCE_SYSCLK             RCC_DCKCFGR2_SDMMC1SEL</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define RCC_SDMMC2CLKSOURCE_CLK48              ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define RCC_SDMMC2CLKSOURCE_SYSCLK             RCC_DCKCFGR2_SDMMC2SEL</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)      </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_PCLK2             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_SYSCLK           RCC_DCKCFGR1_DFSDM1SEL</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_SAI1        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_SAI2        RCC_DCKCFGR1_ADFSDM1SEL</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define RCC_DSICLKSOURCE_DSIPHY             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR2_DSISEL)      </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0e00f0ad54ffe188998d9fa4dbc211f2">  608</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                      </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab78b8f70151109b2c5b1de20e5cb652b">  616</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DTCMRAMEN);\</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DTCMRAMEN);\</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                      </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">  624</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6cd90a27bee2a971a2d4db353eeef8bb">  632</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8405636136663e172da7d578d8e861b4">  640</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">  648</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">  656</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">  664</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">  672</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">  680</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">  688</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf0816a01f8153700ff758c8783e84e9e">  696</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">  704</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9ae57792f686037858b05cf7da84c909">  712</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                        </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga99d6bde82e92bd4b7f45fde7fd0a6760">  747</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga513814e098695e070035414285a0eb39">  748</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_CLK_DISABLE()       (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DTCMRAMEN))</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">  749</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()            (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2EN))</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga222a9bad41499b041c5dbd0e64e78a2d">  750</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0dab1b49a8c36801028f0d7dccd9aedd">  751</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">  752</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOAEN))</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">  753</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOBEN))</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">  754</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOCEN))</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaeaefe364dafdc0c22353969595421422">  755</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad8982750e98b22493ae0677b3021b01b">  756</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">  757</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9d4578e9566823639e049fe69cbaba69">  758</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">  759</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOHEN))</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gacd0be8e0abc7a66d55f5bb663df1098a">  760</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOJEN))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOKEN))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2DEN))</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                                        </div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                      </div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE()       do {                            \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                                     __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">                                     __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">                                     __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                                    } while(0)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                                      __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                                      __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">                                      __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">                                     } while(0)</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                     </div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)      </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)                                        </span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_JPEGEN);\</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_JPEGEN);\</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_JPEGEN))                                        </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">                                       </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">  852</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gade1fdadf89ca65cdaf8fc75de7a3aa1e">  860</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_OTGFSEN);\</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_OTGFSEN);\</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">                                        __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">                                      } while(0) </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8f885339c99130e538e4d7474933d470">  869</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))                                        </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2564a1cc04e854a0aa895416f11e32a6">  871</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                      </div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN)) </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F756x || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                        </div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                      </div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_AESEN)) </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                                        </div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4f95da0bcb204e40ca556b27290a7541">  910</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5d05bd0bea3df92036c0195d5fb7f5ef">  918</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga96dffcf5a982b89e776d0011e2904c28">  926</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()   (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabea7af5741c00891980da84022e945c0">  927</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">  934</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">  942</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">  950</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab6669f7a9f892e39fb22b349c1afd78d">  958</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga669982035ad2dd6cf095fd8b281f9dab">  966</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga92313068bbe6883497ca424b24f31d44">  974</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga72597483d0d6da14553329d2da3ad45e">  982</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gade7a5313eb8b50127a40c5c130c7f3e1">  990</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga28c0bd63fbc7500f9c209ef42c0931b6">  998</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7e1e013e28c2c8049e057d5f797ef077"> 1006</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">    defined (STM32F779xx)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCEN);\</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCEN);\</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                                        </div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga12352adbb876f2b827d6ac3a04d94e26"> 1037</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga16612e19c1a7d4cd3c601bf2be916026"> 1045</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d"> 1053</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga34a7bf921d694c001b67dcd531c807a3"> 1061</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4a09294d81a526606fb6e2a8bd8f2955"> 1069</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga801a26037f0fd4fa1bad78fefe677f89"> 1077</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb"> 1085</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7826848ae938c7f59984d12bc883a6f0"> 1093</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1c510498725fb0c1245edaae3d9b1e53"> 1101</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                                        </div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga886a8892d3ad60d020ccb1e0d2d6f06c"> 1109</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabf537ba2ca2f41342fdfb724b1f3f260"> 1117</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaa03f5b5b0959fbd6989d04516dafa7e"> 1125</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gac55d407e224e9aae78e7a8f8ae55fcbf"> 1133</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                                        </div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C4EN);\</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C4EN);\</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad2def81b1df0e62cd322ab60b31ba59f"> 1176</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23"> 1177</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8888dfd8a1e50f8019f581506ec776d8"> 1178</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga44f246a1407fadc350e416e4c3256f6e"> 1179</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1ee14a6e314a50eee7a1a09482a25abf"> 1180</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9"> 1181</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga40b70e57e0b7741e6f62d1f2a25b0a3e"> 1182</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga501dca0467cb5d6119144dbab79243f6"> 1183</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga492911cce1e54350519e7793c897102b"> 1184</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaed03071c92bed23b141d05c8409893aa"> 1185</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">    defined (STM32F779xx)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCEN))</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN3EN))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabb56a85a6424a60da8edc681f3a1c918"> 1195</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gadc6ab93c1c538a7f2ee24a85a6831274"> 1196</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04"> 1197</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga5b0866dac14f73ddeafa6308ac447bec"> 1198</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0c7d9a072dd5ad3f28220667001bfc08"> 1199</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga8a95ee8616f039fd0b00b0efa7297e6c"> 1200</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8"> 1201</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22"> 1202</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab015d6340996f59fa36354ddcc10759d"> 1203</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad8f3d2055731b09adc0e9588a1dce823"> 1204</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6817d8397756e235e5d29e980c7dbb47"> 1205</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga9938ea115b1c865b757f54673ca8c97b"> 1206</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga741b1908bd8c5ba1822dd87d507510a7"> 1207</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_DISABLE()(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPDIFRXEN))</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C4EN))</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358"> 1221</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaa5393a02b936b1d6de896a6c09103a4"> 1229</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e"> 1237</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga840be8a915492c85d968faec688c73ea"> 1245</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC2EN);\</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC2EN);\</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1"> 1264</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga39066209e4e4386d4924bb8ee31ff761"> 1272</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaeceb46d7b24fd1147ce660ba21a8c9c6"> 1280</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6608439910ba24a3f1ca91223fef67f2"> 1288</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC1EN);\</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC1EN);\</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d"> 1296</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2ad5daf60ee8a66825b91afa3eb7f75c"> 1304</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4af6c3c30271fa16eb113e5c0a89d953"> 1312</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4e340e8887d84210e36db6903643ea27"> 1320</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab13c6974274c609546b93847b8bf42ae"> 1328</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga7a70c26339bbcffc2ecd3d7b61066b2c"> 1336</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabf2662a3a1baa7261e1bfa1aae10b90f"> 1344</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf00544b52c47b22490cd0bdf32c8ccfb"> 1352</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga06606a3cfe265f742a918426385a17fc"> 1360</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                        </div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)                                        </span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">                                      } while(0)                                                                            </span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;                                        </div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)                                        </span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">                                      } while(0)    </span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_MDIOEN);\</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_MDIOEN);\</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGPHYC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_OTGPHYCEN);\</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_OTGPHYCEN);\</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;                                        </div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2"> 1415</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabb93b1527822da05736d8fcae78597c9"> 1416</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6"> 1417</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gac4b142412ef1e3dab8dcf5d5f7ca4d92"> 1418</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART6EN))</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDMMC2EN))</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga80a9e4852bac07d3d9cc6390a361302a"> 1423</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab85790f59a2033b43e7b58e2bfd91aa7"> 1424</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaaf239c6212b26796bb449f240bcc1045"> 1425</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gab94e29d67ee313b4fbdbb491114a412e"> 1426</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDMMC1EN))</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe"> 1427</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga85678767f2c727a545b1095d9ef69a67"> 1428</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga6c858a3c7df429051fe4459a8a22da43"> 1429</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga33f3e5d6b2c337d84ae550b701e37455"> 1430</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2ea675ace35a7a536c9f4cec522f28bc"> 1431</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga68c2a52fef447801cb641586a57d15e5"> 1432</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gabab1133742baef14e8d76e1b6cba9926"> 1433</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI6EN))</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga1f8e5c20350d611721053981830bbb12"> 1434</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga86941cfe8c189143837806bd4f486da5"> 1435</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI2EN))</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_LTDCEN))</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)                                        </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DSIEN))</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)                                        </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DFSDM1EN))</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_MDIOEN))</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGPHYC_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_OTGPHYCEN))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                                        </div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga71189681029c9b592e24f61de213ff29"> 1468</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacb9b2ee99a11b3e0c4ef39bcf1d07600"> 1469</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DTCMRAMEN)) != RESET)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad0ccdaf669ea327e80c455db4dc36177"> 1470</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2EN)) != RESET)  </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gafdd0ec36a385956cd1985a6595e366d8"> 1471</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga512dfe593947d251c924b586c9fc59fb"> 1472</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4"> 1473</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOAEN)) != RESET)</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f"> 1474</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOBEN)) != RESET)</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe"> 1475</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOCEN)) != RESET)</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7a8a0e334d69163b25692f0450dc569a"> 1476</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET)</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2c0dd8ae5cf2026dab691c05f55fa384"> 1477</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d"> 1478</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET)</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3770796716f63a656285dcfedf8c0651"> 1479</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8e182ed43301e2586bc198a729b50436"> 1480</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOHEN)) != RESET)</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga00e483b835f0fb709a98aefa63bf5b44"> 1481</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) != RESET)</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) != RESET)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) != RESET)</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) != RESET)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga87b77dc5cf8c1ead0609710cdd07e1b4"> 1489</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga176be7a655dcbdc84be1155758ce8e3a"> 1490</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DTCMRAMEN)) == RESET)</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga725d2a38d8519867922438d48a5885cf"> 1491</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2EN)) == RESET)</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5f60d9108d0ac35b86d18119f3370bcd"> 1492</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga22ba871dc6c91cf2f44de1ac4d2727eb"> 1493</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd"> 1494</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOAEN)) == RESET)</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb"> 1495</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOBEN)) == RESET)</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81"> 1496</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOCEN)) == RESET)</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76"> 1497</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET)</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga04deb9fe7c5fad8f1644682c1114613f"> 1498</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga843a7fcc2441b978cadacbea548dff93"> 1499</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET)</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga56838183bdecd8b53c8b23bfcad5b28f"> 1500</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9c405e3a8e5219c98d0262e18bd0eed9"> 1501</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOHEN)) == RESET)</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga46d368ee1021d0e9e3939bc714fc5c2b"> 1502</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) == RESET)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) == RESET)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) == RESET)</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) == RESET)</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) != RESET)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) != RESET)</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) != RESET)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &amp;&amp; \</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">                                               __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &amp;&amp; \</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">                                               __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) == RESET)</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) == RESET)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) == RESET)</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &amp;&amp; \</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">                                                __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &amp;&amp; \</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">                                                __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb083459b7bbd56c9b89db59bb75fdc2"> 1540</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET)</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaa4b2148406841d5459e86a25c277e0a3"> 1541</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;                                   </div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9b17b31dc3e560ead96b7d8a74c8c679"> 1543</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET)                                        </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaba93147e1e153d37a4a82e979de6d53e"> 1544</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) != RESET)</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) != RESET)</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) == RESET)</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) == RESET) </span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) != RESET)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) == RESET)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET)</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_JPEGEN)) != RESET)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_JPEGEN)) == RESET)</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga93863872b8bedab2b9714ad82f672f3d"> 1574</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) != RESET)</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga041cb673a0d3d614577723362110f81b"> 1575</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET)</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaa10a685a46de1822cc3004073ff47f65"> 1577</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) == RESET)</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8b55c72b44466fa1ddcd9681b6cbd61f"> 1578</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadee5016adb1c8b62a5bb05f055859de0"> 1585</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf6090239db6a8a6917b3f3accea15ed0"> 1586</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga62bee605d886067f86f890ee3af68eb5"> 1587</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga76f0a16fed0812fbab8bf15621939c8b"> 1588</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb273361eaae66c857b5db26b639ff45"> 1589</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5642c4226ce18792efeca9d39cb0c5e0"> 1590</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7afed5bd30e0175ae5e46e78173b112f"> 1591</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaeb7cf0d708375a807c690fbb070298dd"> 1592</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf40a1f6a134b09aaa211ad159e613d1a"> 1593</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9c3c0f83528521d1122fe9436271ec70"> 1594</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) != RESET)</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) != RESET)</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga282522dda9557cf715be3ee13c031a5b"> 1598</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3de049f8b2ad6c2d4561863021f9e2f9"> 1599</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad3bbe0639658ed2cc56f8328b26373ea"> 1600</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga5addec8b6604857d81c1386cad21c391"> 1601</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga76b47e85a8669651c01256ec11ebdc3f"> 1602</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb2b7e20045558372779949fb841ae00"> 1603</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906"> 1604</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga2ae540056d72f4230da38c082b6c34c1"> 1605</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gae291bd8b020dff7ea7f52fec61aa3f9d"> 1606</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga33330d380c0f0c7b3122e86aa3a1ae2c"> 1607</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga22c9af6855a6f9f9c947497908adcc9f"> 1608</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf6beaa399462e32b4052ff3428f17710"> 1609</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) != RESET)</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gab3b6d673061453f062ba13bf6a28742a"> 1610</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) != RESET)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacaaa75c78c8ef4cf85f30fb20d522054"> 1612</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga50f8e043a42eaf534c1efa2477078c0a"> 1613</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga30913be6e4b95cf2ebdf79647af18f34"> 1614</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacbe7ae446991adf3d9d6102549a3faac"> 1615</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2"> 1616</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac230813514cd9ee769f8f46b83d83f23"> 1617</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga211c8274b7043802f9c746ac4f18e0fd"> 1618</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3b40e8e614be95d4a667a3f924ac1bb7"> 1619</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga89072bbdf8efacb3d243c50711f60766"> 1620</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga82602c2897dd670f007aea02f3a36dc8"> 1621</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) == RESET)</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) == RESET)</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaab213cf8807d6e7e8b3867ffb404d763"> 1625</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga625e04cf32d6c74d418ba29368f680d4"> 1626</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga61e4b1f3e82831cdc7508d4c38312eab"> 1627</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga9c6b66352f998564a6492d3e5d6aa536"> 1628</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga1384af5e720a24c083a2154c22e60391"> 1629</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga1e5611011911ef745b5e9d2c8d3160f6"> 1630</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de"> 1631</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gae051ecb26de5c5b44f1827923c9837a5"> 1632</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8b791b360bab639782613994e9ef0aa6"> 1633</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga817f67e1c99ce380a0e399efd8d32db0"> 1634</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadb2c1ec9bfcc21993094506a39e08f33"> 1635</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga347b2b22378634cdeeef11daa132aa84"> 1636</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) == RESET)</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga3db2e9bae86ff5f5e376ce47599673c7"> 1637</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) == RESET)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) != RESET)</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C4EN)) != RESET)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED()((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) == RESET)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C4EN)) == RESET)</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;      </div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">    defined (STM32F779xx)</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCEN)) != RESET)</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCEN)) == RESET)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a"> 1664</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadbc388ef3676e37b227320df83e9d1f2"> 1665</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27"> 1666</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga639ccb1e63662b309fc875bc608aa7e6"> 1667</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) != RESET)</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga66eb89f7d856d9107e814efc751e8996"> 1668</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga15b3a60ca51c76fa9da900d5cbcd4234"> 1669</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga57679c13a42654a4c1d73fb3ec347d13"> 1670</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET)</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga146964bf211aad404f4fd87b1a1efd60"> 1671</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC1EN)) != RESET)</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e"> 1672</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga875c081e76f456494d5e06dae3581281"> 1673</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gafab635405d33757b42a3df0d89416e8a"> 1674</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7a4890d9368f8ea8c87c64d48f09686d"> 1675</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7db5f2ab1e44c7ebd59a56d3bdd2a517"> 1676</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga8a762d7f473a98f820faa57284626b28"> 1677</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET)</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac972718836d2c4e0d3bc477ee2c8a6fc"> 1678</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) != RESET)</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga64dcc05f8484e6a139d0f6f4e1531fff"> 1679</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET)</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadaadbe8243cce3a024b50c710314af58"> 1680</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) != RESET)</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) != RESET)</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) != RESET)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC2EN)) != RESET)</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) != RESET)</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_MDIOEN)) != RESET)</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGPHYC_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_OTGPHYCEN)) != RESET)</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga7116893adbb7fc144102af49de55350b"> 1699</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gae8d9acd515c3fa3a3607c4d527d431c5"> 1700</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd"> 1701</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga0c3fd42d5fb38243e195ed04d7390672"> 1702</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) == RESET)</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07"> 1703</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga0768b7e93fe5c5d335e4da3cac2218b6"> 1704</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga671297f1622638efa2acc4951639a95b"> 1705</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga4f1420c6464c2c914b150c52ce7e551d"> 1706</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC1EN)) == RESET)</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df"> 1707</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac16a7c0d1778ba7cee83c45143f81c9b"> 1708</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga83b7ae4eea41d7c7914716157b4072f4"> 1709</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf9ec8a421c88ea172a5f3cb13c220672"> 1710</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gacee7220c840db84ec10d0b89ab20fa1e"> 1711</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga01d92a5d361dde16cf9b69e93d93f94c"> 1712</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gaf1478d44aef81f3e94f06eb3790cb94c"> 1713</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) == RESET)</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga6ab9ff98419017940fdd2c608e2f4db0"> 1714</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gac15c475c402488b4244e0cb18814708f"> 1715</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) == RESET)</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) == RESET)  </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) == RESET)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC2EN)) == RESET)</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) == RESET)</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_MDIOEN)) == RESET)</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGPHYC_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_OTGPHYCEN)) == RESET)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0be736e6cdebf31eeded223acc25613"> 1745</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabae5d5cc27063a2a963a69c131b426c5"> 1746</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab329bd497cccffd979bcca9fd42bbc79"> 1747</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf"> 1748</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"> 1749</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6"> 1750</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga00bf47b2dc642a42de9c96477db2a2c3"> 1751</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaddfca42e493e7c163e9decf0462183df"> 1752</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf9d186d1ede1071931d87645bddb07d0"> 1753</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4f05c575d762edf40a6d17f88671b68d"> 1754</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9570ddd4e5237c67654ffa3ef32a1a3a"> 1755</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab7d22b3d82cd2616c8e3fa930e437757"> 1757</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2RST))</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3a66bffab4f38d4ee9dfd9271209b32d"> 1758</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad56e47c2eacd972491f94296053d0cc3"> 1759</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOARST))</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf03da3b36478071844fbd77df618a686"> 1760</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOBRST))</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1df0e3536d3450435bdccdbe9c878736"> 1761</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOCRST))</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d"> 1762</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga38fcc37f656d6f5e5698d9eb01d4c552"> 1763</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27"> 1764</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae5e39d5fdc6dee36bba521d096ca320d"> 1765</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaaf11aa8bacb98c4e567bbaa58635acec"> 1766</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOHRST))</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7a6122d3d983a29c94568dd6229d897a"> 1767</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2DRST))</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOJRST))</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOKRST))</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae82cd541f933be46ec8d6c3ea50d402c"> 1784</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad5f1fa1feca39e3aaa09aee9a14015b9"> 1785</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaaa1c3a6f5933e1a0c7335a20b34b6f4d"> 1786</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae5bd400860d81b996fafa310df1f2eec"> 1788</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabdd1350e70f9c77e25ea67c9929003e8"> 1789</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaa6020376afc45814f682e039aa1248e7"> 1790</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_JPEGRST))</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_JPEGRST))</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      </div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_AESRST))</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_AESRST))</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga230a57ed6c129076b4fd17bdb07d79f6"> 1817</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gacc5e9454e3e387166d5caf94e91dfdf2"> 1818</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga74a4afc21ca89d872351c19d2dee2f4d"> 1819</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga200c904f6644fc13da81eed085bc6850"> 1821</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U)</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga191d8277915b05918cc1d9a79269f025"> 1822</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaba6a441e1c8f8ae009f51d7d9fa8233d"> 1823</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET() (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160; </div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1010b7c4a9122449860babb341f01d7b"> 1827</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4"> 1828</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga16ff4de009e6cf02e8bfff068866837a"> 1829</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga20ca12317dd14485d79902863aad063b"> 1830</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10"> 1831</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga350e60b0e21e094ff1624e1da9855e65"> 1832</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1c4fa1efafbaad1e9ac513412df04f21"> 1833</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac3ec3222d8441040695cb64a7be91026"> 1834</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaee5b3b45c9e419c7dc2815fea8ca131f"> 1835</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga76cc40a6695938f9b0fb602a68a4ac31"> 1836</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN3RST))</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga869e4f5c1132e3dfce084099cf454c51"> 1840</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gafb0c679992eba330a2d47ac722a5c143"> 1841</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab4de80173ffa0e599baab0e76d562cc3"> 1842</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga8902e16d49b4335d213b6a115c19127b"> 1843</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga462f7bbb84307a5841556d43d7932d83"> 1844</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga326264be9dae134e1bdccdd0161b23d1"> 1845</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga551c171f88af86ca985db634ac9e3275"> 1846</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaed404dfdc9bc032cf718b7ed17f664f0"> 1847</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0d824c0c76161daaefa6fd7ba2c0302"> 1848</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9cadd1984daacca632f99a6f77677c28"> 1849</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad8ea14ca039a7298fecf64b829dc6384"> 1850</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga01ea883740306b58beb1a7413bc41109"> 1851</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac9bb36a0223b0dedf911cfb6fe4aeef1"> 1852</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4b1b3b45c95788edb29ccd2bf6994826"> 1854</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c"> 1855</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaab43d37f4682740d15c4b1fadb908d51"> 1856</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360"> 1857</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7eba1763b83169bc7cec3e10bfbccf20"> 1858</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4451d9cbc82223d913fae1f6b8187996"> 1859</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab26147981205dd120cfc129d3031459c"> 1860</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad95dc322d87913d9bee93a1f41ff5403"> 1861</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga241bf274a6fba46a49b50aedaf1e08d3"> 1862</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga70b1086ae23902e74a5a2a596a848430"> 1863</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN3RST))</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7"> 1867</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1fb7a5367cfed25545058af0eb4f55f1"> 1868</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga8baebf28a2739de5f3c5ef72519b9499"> 1869</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga25b71d0f7fb3b9455fb360fcb780c492"> 1870</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabbfb393dffbb0652bbd581302f4de609"> 1871</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7009cc550412874444d1d519b0b56b07"> 1872</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"> 1873</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga2fa8cc909b285813af86c253ec110356"> 1874</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga383f01978613c3b08659efab5153b4b9"> 1875</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga4b2e677ba2e3a39f1c8f0c074ce50664"> 1876</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1ac476b29c9395378bc16a7c4df08c7c"> 1877</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaeee4f925c087fe23254850891330c5b5"> 1878</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabb419c2b0ac65b965ccdba4645ef9ff5"> 1879</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C4RST))</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;      </div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_RELEASE_RESET()(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPDIFRXRST))</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C4RST))</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac423d6a52fa42423119844e4a7d68c7b"> 1896</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gabec722f05fbf534feb64a767b1bac1ba"> 1897</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad"> 1898</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga36242e7bdc7abbbdc33c06e72c4b45c7"> 1899</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART6RST))</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga915c2f73eef5fc0e95d76219280ef6c0"> 1900</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADCRST))</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gadb5820aecbb63af340610bab9370c544"> 1901</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDMMC1RST))</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4"> 1902</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga79eef5116f30b60d64a7ef5bce8fca05"> 1903</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga9a62b264dec3df075dc7207993a9650e"> 1904</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaa40d4e3fd1261bb0cd239575a433e8e8"> 1905</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaeaf6b459cfeb85e2e098b78825e476f2"> 1906</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac704a83b1296914d004b6c915758eaeb"> 1907</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga3c63279f892ce515d74ee8facfee1345"> 1908</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI6RST))</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga08adabe36014364464e61606606e184d"> 1909</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae126c8da64cf14a57e439731fe8393b2"> 1910</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI2RST))</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_LTDCRST))</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGPHYC_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_OTGPHYCRST))</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1857f223177c9548ce1bae9753e0a7b4"> 1918</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1eb65ddc0b32886b140d71e252dc4727"> 1919</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga243061674e38d05d222697046d43813a"> 1920</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga6b60ae1fd712732bea57de27f79a20d3"> 1921</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART6RST))</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga06411259bd987c32186d5851815cbd59"> 1922</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADCRST))</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga5ace3308265d0972961560ac0bb6c320"> 1923</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDMMC1RST))</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5"> 1924</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga8ac40732e63db2fff9e31d57b841c633"> 1925</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga71fee37e3aff2c5040e2e9f4e153f4ff"> 1926</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga704b80ff2f733e161d30e4138f90614d"> 1927</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gab66378d2b26c2c47522f268e129b6709"> 1928</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaffa4ac19e4880063de6fe38ec07ef993"> 1929</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gadc8c017d7fa2e91725be59bd017ae940"> 1930</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI6RST))</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga6f43cdb59c0bf2f5315ff8a576db05ef"> 1931</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga7f4ac1e4ce92656c91279b64c8aae985"> 1932</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI2RST))</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_LTDCRST))</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGPHYC_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_OTGPHYCRST))</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DSIRST))</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DSIRST))</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDMMC2RST))</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDMMC2RST))</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_MDIORST))</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DFSDM1RST))</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_MDIORST))</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga13e370f94b39c72876a321cdc5b31915"> 1972</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6f8081c628233d5adef1f81c19eb4d62"> 1973</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AXI_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_AXILPEN))</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga94b6e96c9d5058f9bf0e0c1aaf19ab37"> 1974</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga485ced56558657be69e01a48e5d62f6d"> 1975</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaa68382ab65f37deee2b43712fd819ace"> 1976</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga50a59244cf0d43211057b36b2138fadc"> 1977</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCM_CLK_SLEEP_ENABLE()       (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DTCMLPEN))</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga16c048816a705de87bb5fd3ce4003a82"> 1978</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()       (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gabb43476c09deccb66a55a2fbdc2176cd"> 1979</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac62a3a9510d500e6ed32dc925f7ef028"> 1980</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b"> 1981</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a"> 1982</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421"> 1983</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5f04963ee5709230888d50574008372f"> 1984</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga18d20464a11db42973a0cc6df21b0e22"> 1985</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac520a0043affccd819818a11b19523a2"> 1986</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gab1d4773e76bae0871b8dace747971fc4"> 1987</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3e9419b44e83ed1e6951801c390a69ad"> 1988</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga303d0d577afc9d9c30883f9559e3ad1b"> 1989</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3d776af7d892a32ea3c68edf7891e4f5"> 1991</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga1f10eb651d6a25c8b9182aca04b86eeb"> 1992</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AXI_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_AXILPEN))</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga725f14ee455c726c2a99be4714180dac"> 1993</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6313cca024215b6681c273ea588e2ecf"> 1994</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga4138d3bc751d640d5841655554acb574"> 1995</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga019f911e3c1d4cd92ad8059a816ddcfb"> 1996</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCM_CLK_SLEEP_DISABLE()      (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DTCMLPEN))</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6af5c50e1a578bcc17c9514c5ab976c9"> 1997</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()      (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2LPEN))</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga340ec5b29760feb901ae6b7ed86c243e"> 1998</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()      (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gacf24f1f20b4159bafb67e7d7d3dc0fe0"> 1999</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942"> 2000</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOALPEN))</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44"> 2001</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOBLPEN))</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83"> 2002</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOCLPEN))</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga8520028c77aa2ecdd497c313665fa381"> 2003</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2204e5cccaf75bc541f901fd2beb7381"> 2004</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga035d018d1c3984de9cc06dcb661fff60"> 2005</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga296c8414e577cab553cc903752315a88"> 2006</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3150a9552cca2ec7e0f00d799fc52adb"> 2007</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOHLPEN))</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5cbe09217a8512d6a29763cb3e387607"> 2008</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2DLPEN))</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOJLPEN))</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOKLPEN))</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_JPEGLPEN))</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_JPEGLPEN))</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga03ec704e7309312630b3a572fb6f8856"> 2046</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()         (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae85e4ea41a2b365ee27c459ddcb9a3a1"> 2047</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()        (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga043ce43b32ec91f2b032f746509079cd"> 2049</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga4d8498985e2b924e443065da8a2890b2"> 2050</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                                         </div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;      </div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_AESLPEN))</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_AESLPEN))</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga387cf373f0b77ef8d434a3a6f93bbd11"> 2071</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6b5acf19e24d90165eb5bd6bee84f5be"> 2072</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaaa7ac6f21ab0318d7fa79968ddfbff78"> 2074</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga89f565eece1302ef852333fb1ccf063d"> 2075</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d"> 2083</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2e165dd342f4ab6ea9b2edab08723cf8"> 2084</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga7911836a0e66ab2e4719b298f74b783b"> 2085</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae99e46f9e40655dc9b5c07b03fdc4a4e"> 2086</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368"> 2087</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2a1c22a18251e0dac7f77ba8398af543"> 2088</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad8b3e0a9f9cb30a02d3c3e5070a9ee29"> 2089</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae00ec905f6763aaaa93e6ed69afbd48c"> 2090</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaabdcae7edf493254fee3064775ab5023"> 2091</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7"> 2092</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga8a281ca72aff1c9fa87755c3854cc316"> 2096</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gae6fb9249362d38de5191ea0bf8bb1922"> 2097</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495"> 2098</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2a18798b0e216c3ccc3caa76e741a689"> 2099</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac2ea0bded521d6ef463f543719ac6bc2"> 2100</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga81daeac46390e57328957a5b2d020b1b"> 2101</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917"> 2102</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac0167c77fa1c00add900bb1cf788e68c"> 2103</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db"> 2104</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga60947e98578d8436243e286349cbbd4c"> 2105</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad50feef6d1bdd1d254d96ce2786a502b"> 2106</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga619f901afe8c514f0782a0ab22465519"> 2107</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga649a26c04fcad09ba3597c8829f8e9eb"> 2108</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e"> 2110</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf380a14a537b7a6e1c0e20fea72d65aa"> 2111</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6d1fd6d4f7375b4abf93bd2ec4948d1d"> 2112</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaac91e3596950c8d33760debce6b0e416"> 2113</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM5LPEN))</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb"> 2114</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga65016901a197f433425aca0a206b0c77"> 2115</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga505a2a0607d8b7993e365d169aa9b53a"> 2116</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga329e7011f85631cd41cfaa2dc7467934"> 2117</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga7f7d650bc39949c0612a553fecd46fa7"> 2118</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304"> 2119</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN3LPEN))</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga4fff9b3416d2940cac20962e6d5655ec"> 2123</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf53bea66d100b5039d4db0140a9948bf"> 2124</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17"> 2125</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaa395d9d235caf02cac62e5dfb1d0c957"> 2126</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gad07183bab161bd0524036c2dcce2ab9c"> 2127</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6425e05b7e3d30a060b075575740a9bb"> 2128</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a"> 2129</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga46fe2d4331320cfe49b751b5488fc0cd"> 2130</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18"> 2131</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaa4222e958047e126f69e2ee362196a16"> 2132</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gab24893ba4a827492272e611d2756d928"> 2133</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaee0e23b484918cc87d4f7f902b737dae"> 2134</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga10a9bf8a3752536b50ebda7a812b63f6"> 2135</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">    defined (STM32F779xx)</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCLPEN))</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCLPEN))</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C4LPEN))</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CECLPEN))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPDIFRXLPEN))</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C4LPEN))</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CECLPEN))   </span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4"> 2164</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0b7b3e090b53ddcf951239d450c5d23e"> 2165</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga454514918be60a95069da332eb212712"> 2166</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga47fc15bdbf943a0b7164d888f1811184"> 2167</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga37931819af9a7b1a05385e0ae6c984b6"> 2168</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gafbb316ea37b8d92f7260c2bba7e47e3a"> 2169</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga0063ad56c493dee710421f620332db05"> 2170</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga864140e8659290a56eea3230bbb2ecc2"> 2171</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDMMC1LPEN))</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga41997855b2cc7563c8ed0c9873d32daf"> 2172</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf66efe83b28ede4592f8bc8c4e10b8d3"> 2173</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga8fb59f888889fc998d1f7e64e370c9d1"> 2174</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gac1215603b81a7d52b7225ec8f628e51d"> 2175</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2d808a429ceb72c79908770e79ff3cfa"> 2176</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf0183ac6107344a8dcc43e1ab795644b"> 2177</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaeb86a4570fd6d66626d25d45b7e9d86e"> 2178</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga367f58b538b321e6b931b0157e116873"> 2179</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga990bf7664ac6c430c239eab292ec7ed5"> 2184</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM1LPEN))</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga95ea11d39c41c23f619668ce078d4d8d"> 2185</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50"> 2186</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga7df7a1b0a2e5d8b9318cf68de7665b3b"> 2187</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART6LPEN))</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga9534ddc24145ef6335d76b35632b7fe2"> 2188</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2ab85836860965c7c7292e9e5f930faf"> 2189</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga05450a8b04c1d2cdd122af78eeaad99a"> 2190</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gabe72608d1927f58cffdec6c56c51f002"> 2191</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDMMC1LPEN))</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga2abe90eeb15890f45e28e8926bf70838"> 2192</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6953cffe3f6f2c92414df6c3ff07bb95"> 2193</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga531cefe824de1fa7461b34030d30d75f"> 2194</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga884747bf8ec12a16a37c512c6979fb4d"> 2195</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#gaf9c48fd8cd99db0e44d5427afe10c383"> 2196</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga282b97b01275b2926059e1a9469c3aef"> 2197</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga443ab84b0451a65d63416c0b8750a238"> 2198</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga5e39d751b1846122c50ff1058f93737c"> 2199</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI2LPEN))</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_LTDCLPEN))</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DSILPEN))</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DSILPEN))</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_MDIOLPEN))</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DFSDM1LPEN))</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_MDIOLPEN))</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDMMC2LPEN))</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDMMC2LPEN))</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI6LPEN))  </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga968fb378568454a2913e11a238131ae4"> 2243</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_FLITFLPEN)) != RESET)</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaefc08586153c9d0366dfdf1e93f2c5b7"> 2244</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_AXILPEN)) != RESET)</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2efc49cf2ff318aa9ce6300b77b01a6c"> 2245</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM1LPEN)) != RESET)</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga39511ffeafa47299604652cb2603e519"> 2246</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM2LPEN)) != RESET)</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga65777dbcb6c89e0cc94790283c904915"> 2247</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_BKPSRAMLPEN)) != RESET)</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga027c46509182e700d0dd1251ad22c3b9"> 2248</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DTCMLPEN)) != RESET)</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaffd54b2e17f88a7dbf9f3d30c728d8f1"> 2249</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2LPEN)) != RESET)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8d69e2d620f4a3ec7123068d5bf4bc53"> 2250</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSLPEN)) != RESET)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga279241e2312097f8ca4030331cbc45aa"> 2251</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSULPILPEN)) != RESET)</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabfca340e2266b35f9eb8bda9f24fb272"> 2252</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOALPEN)) != RESET)</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265"> 2253</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOBLPEN)) != RESET)</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e"> 2254</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOCLPEN)) != RESET)</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9be4e7cb3610f3242eedb2c38f05cafe"> 2255</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIODLPEN)) != RESET)</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaaaf7c0b082ec2d976c4ac33c4f1fd461"> 2256</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOELPEN)) != RESET)</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab2fca3cfeeeb50539e2c5702cff4d719"> 2257</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOFLPEN)) != RESET)</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga6696a0a055bb4707b05e237c8a10334b"> 2258</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOGLPEN)) != RESET)</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac60e430f28a40aecfc376ad9c00e94f5"> 2259</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOHLPEN)) != RESET)</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9342ae94bf90d2c966e75214755c2a20"> 2260</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOILPEN)) != RESET)</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga06858d9e8310f1d9d2763472d37e9d9c"> 2262</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_FLITFLPEN)) == RESET)</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gacf8d2f4a34aa0308700e92acc535e992"> 2263</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_AXILPEN)) == RESET)</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga80892166d5a107df14d2420859bbd4e0"> 2264</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM1LPEN)) == RESET)</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga78941ee33c71aa732c6e865048574d37"> 2265</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM2LPEN)) == RESET)</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabdd24f8df73719bdebf692b490e57cd3"> 2266</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_BKPSRAMLPEN)) == RESET)</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga96f30a32ec59f6043743e8cf692ec0e9"> 2267</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DTCMLPEN)) == RESET)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaef7e3ef7b34fec8e351c0d35a0c0b914"> 2268</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2LPEN)) == RESET)</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafbf2bdc7f1694ec4d193c0a3d729dd3c"> 2269</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSLPEN)) == RESET)</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5a248f5fa1b10b3bae1f840395d52812"> 2270</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSULPILPEN)) == RESET)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafb90a4c788e0b1e1dee61e462ada7f17"> 2271</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOALPEN)) == RESET)</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2eac033c5d40d9e6eda85985322ece6f"> 2272</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOBLPEN)) == RESET)</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga4dd6a13690da372d5ea52476d0f972c8"> 2273</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOCLPEN)) == RESET)</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafdc54fb0d223358257ea5c9f2d9c2db6"> 2274</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIODLPEN)) == RESET)</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf8ff1048471b8b380eed743946d73b73"> 2275</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOELPEN)) == RESET)</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac1d248974d2d16be159c52beb41bb648"> 2276</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOFLPEN)) == RESET)</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga965ed6d910633d0f9006e287f96bbc68"> 2277</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOGLPEN)) == RESET)</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gae53e66bfd35d315af80f7d33a811de7c"> 2278</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOHLPEN)) == RESET)</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa36c8ec6073b3e4c1f6ddf5c21bd66da"> 2279</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOILPEN)) == RESET)</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2DLPEN)) != RESET)</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACLPEN)) != RESET)</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACTXLPEN)) != RESET)</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACRXLPEN)) != RESET)</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACPTPLPEN)) != RESET)</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOJLPEN)) != RESET)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOKLPEN)) != RESET)</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2DLPEN)) == RESET)</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACLPEN)) == RESET)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACTXLPEN)) == RESET)</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACRXLPEN)) == RESET)</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACPTPLPEN)) == RESET)</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOJLPEN)) == RESET)</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOKLPEN)) == RESET)</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_DCMILPEN)) != RESET)</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_DCMILPEN)) == RESET)</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#if defined(STM32F767xx) || defined(STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) </span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_JPEGLPEN)) != RESET)</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_JPEGLPEN)) == RESET)</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;                                         </div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42"> 2317</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED()         ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_RNGLPEN)) != RESET)</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac7b5c1c60774ca2af36591d897eb352b"> 2318</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_RNGLPEN)) == RESET)</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gae909235d04d1d7f80c39ce1f1f7c1ca9"> 2320</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_OTGFSLPEN)) != RESET)</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga024f17028026c6c954378beeb1deca10"> 2321</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_OTGFSLPEN)) == RESET)</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) </span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_CRYPLPEN)) != RESET)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_HASHLPEN)) != RESET)</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;                                         </div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_CRYPLPEN)) == RESET)</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_HASHLPEN)) == RESET)</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;      </div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AESLPEN)) != RESET)</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AESLPEN)) == RESET)</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga48c04810c9a18c1a80f14361b3c421c6"> 2342</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_FMCLPEN)) != RESET)</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab0219202590eeb28176221cfdfdb0a36"> 2343</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_FMCLPEN)) == RESET)</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga6045813cfc84282f250adc5fbc24e394"> 2345</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_QSPILPEN)) != RESET)</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga54b93ecc117368deda75a46dd019df49"> 2346</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_QSPILPEN)) == RESET)</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf38181befdeecf6a61c03885d3645bf1"> 2354</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM2LPEN)) != RESET)</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabe8c0a343d9bb288dae09aadbab028a6"> 2355</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM3LPEN)) != RESET)</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga57a6fc55a53a8c9d8cc0303ec5d7177e"> 2356</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM4LPEN)) != RESET)</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa32ba6dea54de9af4f8f9eaadbd90df8"> 2357</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM5LPEN)) != RESET)</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8d5d8a349946a4c0698d754ee107c3cf"> 2358</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM6LPEN)) != RESET)</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab1c825aefb8ae4ab199150ce061e7a8e"> 2359</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM7LPEN)) != RESET)</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac4317d5e98fb245f87ecea642732c7fd"> 2360</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM12LPEN)) != RESET)</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga800d326a63101506b52340cc38990f8c"> 2361</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM13LPEN)) != RESET)</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa280dfb85ebcc1d58d93cb9ced93a86f"> 2362</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM14LPEN)) != RESET)</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaffbc4ed076ab667f6d48b734a8d2220e"> 2363</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_LPTIM1LPEN)) != RESET)</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">    defined (STM32F779xx)</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_RTCLPEN)) != RESET)</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN3LPEN)) != RESET)</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad6ee3d390b2b2748575725f5b0c42cfc"> 2373</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI2LPEN)) != RESET)</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga817817bac995cdace960abeeea6a26b6"> 2374</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI3LPEN)) != RESET)</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga91dc6d0fdf5c1c70158336df3bf5e097"> 2375</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART2LPEN)) != RESET)</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga998cffc84c7d5866a7e4cfae1f764327"> 2376</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART3LPEN)) != RESET)</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5504a1aef7fbc81176238cc55e180e61"> 2377</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART4LPEN)) != RESET)</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga02d346b69a45b942d0e7eeb5e31d597b"> 2378</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART5LPEN)) != RESET)</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga39a3efabea0fb3cffae7be7726dd668e"> 2379</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C1LPEN)) != RESET)</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaffe9902aa539eca59920b6b165bd1c71"> 2380</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C2LPEN)) != RESET)</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaae09cbe8d45bdf89178a4adfed223f4b"> 2381</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C3LPEN)) != RESET)</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga505f485ab0cbc82525211be50fc4b9af"> 2382</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN1LPEN)) != RESET)</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad97aab0cffdef7edd52e48e0e5bef9dc"> 2383</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_DACLPEN)) != RESET)</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga50fe316bea792eb1ae49c13445496193"> 2384</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART7LPEN)) != RESET)</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2ae6d306df3dcdc37c26446506f948c2"> 2385</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART8LPEN)) != RESET)</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;</div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0a89c97a19d5057d710e475ff24b71ec"> 2387</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM2LPEN)) == RESET)</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gade73c47dc34e5841b826a0e641220801"> 2388</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM3LPEN)) == RESET)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaa138ce5c7fcfcfd42726b03e7de02c41"> 2389</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM4LPEN)) == RESET)</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaae1f723dc4b64657e58112c53514e8bc"> 2390</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM5LPEN)) == RESET)</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaafa07cf3cfeac5be4071e52201dfcc7d"> 2391</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM6LPEN)) == RESET)</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga64c55482f4bb2cdb236796b18c28d786"> 2392</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM7LPEN)) == RESET)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5cc99570c53f54e236d951d4e00525ee"> 2393</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM12LPEN)) == RESET)</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab81e27646b973bb95acac933c79c4522"> 2394</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM13LPEN)) == RESET)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad93c4faee8e545c41c29bdf53aa866a6"> 2395</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM14LPEN)) == RESET)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga4b5d0c823a0efc995389abaa7e8bef4a"> 2396</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_LPTIM1LPEN)) == RESET)</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">    defined (STM32F779xx)</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_RTCLPEN)) == RESET)</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN3LPEN)) == RESET)</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga38ba0cbb661739ca615881f2ecfcd1c4"> 2406</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI2LPEN)) == RESET)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga1cb97681bfd048c5adda494d33b18392"> 2407</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI3LPEN)) == RESET)</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad83f4e02928278fc0d9373020a82f4e0"> 2408</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART2LPEN)) == RESET)</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gad5c5c2cf7612ea68ae679de26f0bc26e"> 2409</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART3LPEN)) == RESET)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf8226e0579e9204a426d86d21e6c1ee0"> 2410</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART4LPEN)) == RESET)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab5d9590d92d52ff1aaa141bc565c6f84"> 2411</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART5LPEN)) == RESET)</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga133208873edc0be1774bf4f3c224a2ac"> 2412</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C1LPEN)) == RESET)</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga901cecc03cce495d9f01a7228a3bce1c"> 2413</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C2LPEN)) == RESET)</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga06401c2fc03285cb8a484569d0ec2f3a"> 2414</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C3LPEN)) == RESET)</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaeee7db1bdbc5961b955b9530a15e0545"> 2415</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN1LPEN)) == RESET)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga12790e0adb572f2cd2c1b643906aa377"> 2416</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_DACLPEN)) == RESET)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0b97aa0da40ed7519b3ddeb8267cccd8"> 2417</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART7LPEN)) == RESET)</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf2de27f622cf9f740a925dcf1b533bdd"> 2418</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART8LPEN)) == RESET)</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPDIFRXLPEN)) != RESET)</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C4LPEN)) != RESET)</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN2LPEN)) != RESET)</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CECLPEN)) != RESET)</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;      </div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED()((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPDIFRXLPEN)) == RESET)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C4LPEN)) == RESET)</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN2LPEN)) == RESET)</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CECLPEN)) == RESET)</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0b265851c7557da6b372ff462819caa9"> 2439</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM1LPEN)) != RESET)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9a9f2ce9884285efd81f5fa66242cc9f"> 2440</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM8LPEN)) != RESET)</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga1059a391a514543547809a524b4cdf0d"> 2441</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART1LPEN)) != RESET)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga7699273dbae6749ce8debf9971c72ffc"> 2442</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART6LPEN)) != RESET)</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf477ab254684bdedec1dd28ddd7585ed"> 2443</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC1LPEN)) != RESET)</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga095fae973278057aca5c989eb325ac61"> 2444</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC2LPEN)) != RESET)</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gadbde7fb4a644ed42f33f415902711d6b"> 2445</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC3LPEN)) != RESET)</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8669fae9cd9180844501db82f72f3b4f"> 2446</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC1LPEN)) != RESET)</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2db4e1edb831584a39e791c16edfea28"> 2447</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI1LPEN)) != RESET)</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga56ffeb3ac3595705bd1e8be895242943"> 2448</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI4LPEN)) != RESET)</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga255709a840c9a7e6f894df4f40ee6e64"> 2449</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM9LPEN)) != RESET)</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga420cca0cf8e74d769361540b398154ea"> 2450</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM10LPEN)) != RESET)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga4eb8d9a7dcfdba9b830f54c0f19c87c4"> 2451</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM11LPEN)) != RESET)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga25d02f053a40bef81c45562486cbaf8d"> 2452</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI5LPEN)) != RESET)</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga9104ce5c4edc990dbea591e10e221d76"> 2453</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI1LPEN)) != RESET)</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga00caa3045e1ac7a34706a44ba4a1c65b"> 2454</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI2LPEN)) != RESET)</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_LTDCLPEN)) != RESET)</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DSILPEN)) != RESET)</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC2LPEN)) != RESET)</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DFSDM1LPEN)) != RESET)</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_MDIOLPEN)) != RESET)</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga78a957797ebffd3e539bb4c833c29a3d"> 2470</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM1LPEN)) == RESET)</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga605970ce7bf7802eba14e5edf27973f6"> 2471</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM8LPEN)) == RESET)</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga2123ed8a27c8cf060899c1e7a923b8c8"> 2472</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART1LPEN)) == RESET)</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga3fe070ff84207cc0827889954947815d"> 2473</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART6LPEN)) == RESET)</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga5b3baade56bc0603ac5b3ae3bf3b7da9"> 2474</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC1LPEN)) == RESET)</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gac440620a8ec2cbeb45fc57ff74901d4f"> 2475</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC2LPEN)) == RESET)</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga443125428852ea38a7e59eabd07b9b6b"> 2476</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC3LPEN)) == RESET)</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8b41f06ce1b40fd1e0481be7e364e6f6"> 2477</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC1LPEN)) == RESET)</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gab9a82b96c7950398956ee6f58c3d5dda"> 2478</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI1LPEN)) == RESET)</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gafaac663897775c9d6c6ed2f8dadafcf8"> 2479</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI4LPEN)) == RESET)</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga8b043bd22bd1c6aa4617d37e5565f8c6"> 2480</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM9LPEN)) == RESET)</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga6fe0d52321bc2c97d649ddcc335bffc4"> 2481</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM10LPEN)) == RESET)</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gabf2f10634fa4a6a8b4957e46611d2824"> 2482</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM11LPEN)) == RESET)</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga87122c894f691156d000537b3e963e5d"> 2483</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI5LPEN)) == RESET)</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga260939535e89c796b23f9c79a23967e6"> 2484</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI1LPEN)) == RESET)</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga22103da2b2c092a0be896cce875d5da7"> 2485</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI2LPEN)) == RESET)</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_LTDCLPEN)) == RESET)</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DSILPEN)) == RESET)</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC2LPEN)) == RESET)</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DFSDM1LPEN)) == RESET)</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_MDIOLPEN)) == RESET)</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI6LPEN)) != RESET)</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI6LPEN)) == RESET) </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">/*------------------------------- PLL Configuration --------------------------*/</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">                            (RCC-&gt;PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">                            ((__PLLN__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLN))                      | \</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLP))          | \</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">                            ((__PLLQ__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLQ))                      | \</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">                            ((__PLLR__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLR))))</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431"> 2575</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">                            (RCC-&gt;PLLCFGR = (0x20000000 | (__RCC_PLLSource__) | (__PLLM__)| \</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">                            ((__PLLN__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLN))                | \</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLP))    | \</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">                            ((__PLLQ__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLQ))))</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333"> 2595</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC-&gt;DCKCFGR1 &amp;= ~(RCC_DCKCFGR1_TIMPRE);\</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">                                                 RCC-&gt;DCKCFGR1 |= (__PRESC__);           \</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">                                                }while(0)</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga829deb86fa0bf2b9303599f25143bb83"> 2602</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE() (RCC-&gt;CR |= (RCC_CR_PLLSAION))</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga8ec70b1740682f5145ac93c17eb87ce8"> 2603</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE() (RCC-&gt;CR &amp;= ~(RCC_CR_PLLSAION))</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__)                        \</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIN__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN)) |\</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">                               ((__PLLSAIP__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP))                    |\</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)))</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)                        \</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN)) |\</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ))                    |\</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR)))</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#else                                                  </span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaceef24f97e3781b61c14681fb7cc7346"> 2659</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)                        \</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIN__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN)) |\</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">                               ((__PLLSAIP__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP))                    |\</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ))                    |\</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">                               ((__PLLSAIR__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR)))</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;</div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9aafdab89de4a330a682731e28e535eb"> 2682</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)                        \</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN)) |\</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">                               ((__PLLI2SP__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP))                    |\</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ))                    |\</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR)))</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx */</span><span class="preprocessor">                               </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    </div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gafc7cf4dd4c7859bcefe0d46cc56426bb"> 2695</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gad4fc19bc8f6c50dca02f9d0b14fc41fd"> 2703</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__)\</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">                            MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVR, (uint32_t)(__PLLSAIDivR__))</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga57c7909a2eb8ee312705c224607d00c6"> 2732</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CONFIG(__SOURCE__)\</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">                             MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e"> 2747</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga18ab74d31998863f042a39d50f27c163"> 2765</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CONFIG(__SOURCE__)\</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">                            MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gac12f70a6d677938196f8d8a64d0c743e"> 2781</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;</div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga8948d01638a1ff52529310a1eba70caa"> 2786</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga90647b25667347150cdf62a0f580736e"> 2790</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9e755ee880ecfa4142683029c601a296"> 2794</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga478a4064faa2f2f1fa7320fe6b60b5ba"> 2799</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_IT() ((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga573e020db1ec841ff9c9d36da2b82a6b"> 2804</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga4a027bee91b86bd6c280265c43624fc6"> 2811</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2SCLKSOURCE() (READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC))</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2"> 2821</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7"> 2830</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab"> 2840</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852"> 2849</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee"> 2859</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) \</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e"> 2868</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga5ef626e39760793f37dd107f633c1404"> 2878</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) \</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9"> 2887</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0"> 2898</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e"> 2908</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca"> 2919</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;</div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7"> 2929</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d"> 2940</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378"> 2950</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab9ffca069f4dfc371811e084170998c5"> 2961</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) \</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;</div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga91d2925bf5e1d3dad19e77d620591ae0"> 2971</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_UART4_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga3115ed733d8be4b363e3324a024479b5"> 2982</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) \</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga8c0fc64b4ab3fbb914788d1f5731f28e"> 2992</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_UART5_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga43e1d7400af3a191b3fc89d461799f3d"> 3003</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__) \</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga544fa1b282526a1e12562e35bea55d13"> 3013</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USART6_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaccf73dcde838afb32d15e578e2097607"> 3024</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__) \</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga50e3e434918cccde0b2a78df2c25ffed"> 3034</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_UART7_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga2d9185e53c66b1b79d117988487093a2"> 3045</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__) \</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gace745b2a77de9c74e19d6d029869fe5b"> 3055</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_UART8_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4"> 3066</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb"> 3076</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9e0aa37c13e7e0751abf5c271ff0affb"> 3085</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) \</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f"> 3093</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL)))</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga24e95e53683115f1e978ad1bff021a77"> 3102</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__) \</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9b3a77cb4bb659160407d3dcf96b6915"> 3110</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab0f67736ba0c44c47e38b83ceedd3c17"> 3119</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) \</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaec0b9b20a99feaf35a2b072485b82b83"> 3127</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDMMC1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC2_CONFIG(__SDMMC2_CLKSOURCE__) \</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL, (uint32_t)(__SDMMC2_CLKSOURCE__))</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDMMC2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL)))</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;                    </div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) \</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL, (uint32_t)(__DFSDM1_CLKSOURCE__))</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL)))</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) \</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL, (uint32_t)(__DFSDM1AUDIO_CLKSOURCE__))</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL)))                   </span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_DSISEL, (uint32_t)(__DSI_CLKSOURCE__)))</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_DSISEL))                    </span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor">                    </span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___r_c_c_ex___exported___functions___group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a>(<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c_ex___exported___functions___group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a>(<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;uint32_t <a class="code" href="group___r_c_c_ex___exported___functions___group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a>(uint32_t PeriphClk);</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#if defined(STM32F756xx) || defined(STM32F746xx)</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LTDC)        == RCC_PERIPHCLK_LTDC)    || \</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#elif defined(STM32F745xx)</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#elif defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LTDC)        == RCC_PERIPHCLK_LTDC)    || \</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC2)      == RCC_PERIPHCLK_SDMMC2)  || \</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1)       == RCC_PERIPHCLK_DFSDM1)   || \</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || \</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))                </span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#elif defined (STM32F765xx)</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC2)      == RCC_PERIPHCLK_SDMMC2)  || \</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1)       == RCC_PERIPHCLK_DFSDM1)   || \</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || \</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC)) </span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#elif defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx)</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC2)      == RCC_PERIPHCLK_SDMMC2)  || \</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC)) </span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx */</span><span class="preprocessor">                 </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac30fb7f6fe9f22a7d6c5585909db5c3c"> 3347</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) ||\</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">                                     ((VALUE) == RCC_PLLI2SP_DIV4) ||\</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">                                     ((VALUE) == RCC_PLLI2SP_DIV6) ||\</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">                                     ((VALUE) == RCC_PLLI2SP_DIV8))</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gafedb34faed940069eb7485776e5875c5"> 3355</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa2fece4b24f6219b423e1b092b7705c8"> 3356</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga400e5231409376eba690f252db7b2a19"> 3358</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga791ec63459670d689176cdd9b70a9661"> 3359</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">                                     ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">                                     ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">                                     ((VALUE) == RCC_PLLSAIP_DIV8))</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga505ad7125d7fbf79e8520912e4bbd761"> 3363</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga62ec96fd175b9eaa54709bf76f5a344b"> 3364</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))  </span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;</div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gade1d727f609c44d4b13a57261edffaf9"> 3366</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac5c5714485768563fbfc6aafaf1084b7"> 3368</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac6e3736031b122076e3831cc57da4efe"> 3370</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) ||\</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_4) ||\</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_8) ||\</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_16))</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga7295b3452c4055afd3928a588d5ed9de"> 3374</a></span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SCLKSOURCE_PLLI2S) || \</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_I2SCLKSOURCE_EXT))</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;</div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga88ebd64a677165d98835aaa07f5c4ae7"> 3377</a></span>&#160;<span class="preprocessor">#define IS_RCC_SDMMC1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_SDMMC1CLKSOURCE_CLK48))</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga007960aa04439c47fd14e2d2226681a5"> 3380</a></span>&#160;<span class="preprocessor">#define IS_RCC_CECCLKSOURCE(SOURCE)  (((SOURCE) == RCC_CECCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_CECCLKSOURCE_LSE))</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga828f9258a850973f6ee939e325e239c3"> 3382</a></span>&#160;<span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2)  || \</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga36b5ab7748dc62f1f8dc5f82359d04ff"> 3388</a></span>&#160;<span class="preprocessor">#define IS_RCC_USART2CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_USART2CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART2CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART2CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART2CLKSOURCE_HSI))</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gabe38dcde09511137c21b6f71ac2ae66f"> 3393</a></span>&#160;<span class="preprocessor">#define IS_RCC_USART3CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_USART3CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART3CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART3CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART3CLKSOURCE_HSI))</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaea7135b652e0031769de0fbeed229e34"> 3399</a></span>&#160;<span class="preprocessor">#define IS_RCC_UART4CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART4CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART4CLKSOURCE_HSI))</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga524a449fc0038d8d8cb5d6ece08bbecc"> 3405</a></span>&#160;<span class="preprocessor">#define IS_RCC_UART5CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART5CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART5CLKSOURCE_HSI))</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;</div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gace2db76eeea59d1b23ed270cf20d9cf2"> 3411</a></span>&#160;<span class="preprocessor">#define IS_RCC_USART6CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_USART6CLKSOURCE_PCLK2)  || \</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART6CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART6CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_USART6CLKSOURCE_HSI))</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga08c6ce993835bf5a345efcf8ef2d6bc5"> 3417</a></span>&#160;<span class="preprocessor">#define IS_RCC_UART7CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_UART7CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART7CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART7CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART7CLKSOURCE_HSI))</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga2196e372f374632181f3842f8490d1d9"> 3423</a></span>&#160;<span class="preprocessor">#define IS_RCC_UART8CLKSOURCE(SOURCE)  \</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_UART8CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART8CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART8CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_UART8CLKSOURCE_HSI))</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga8820aaf1685a3ad72352035de333e959"> 3428</a></span>&#160;<span class="preprocessor">#define IS_RCC_I2C1CLKSOURCE(SOURCE)   \</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_I2C1CLKSOURCE_PCLK1) || \</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C1CLKSOURCE_SYSCLK)|| \</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C1CLKSOURCE_HSI))</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gafe6e7fc531ad84703bdd51cfe1ade549"> 3432</a></span>&#160;<span class="preprocessor">#define IS_RCC_I2C2CLKSOURCE(SOURCE)   \</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_I2C2CLKSOURCE_PCLK1) || \</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK)|| \</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C2CLKSOURCE_HSI))</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga9e8e2558d03c4f1411649e4bea4de5fd"> 3437</a></span>&#160;<span class="preprocessor">#define IS_RCC_I2C3CLKSOURCE(SOURCE)   \</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_I2C3CLKSOURCE_PCLK1) || \</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK)|| \</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C3CLKSOURCE_HSI))</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae09979039363e6d3dd27cf28b73f3aa3"> 3441</a></span>&#160;<span class="preprocessor">#define IS_RCC_I2C4CLKSOURCE(SOURCE)   \</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_I2C4CLKSOURCE_PCLK1) || \</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C4CLKSOURCE_SYSCLK)|| \</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_I2C4CLKSOURCE_HSI))</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gabbfe812d791edf4a04afcd155b504691"> 3445</a></span>&#160;<span class="preprocessor">#define IS_RCC_LPTIM1CLK(SOURCE)  \</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) || \</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  || \</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  || \</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga3acaaa5c04c6161735068861f999f5c5"> 3450</a></span>&#160;<span class="preprocessor">#define IS_RCC_CLK48SOURCE(SOURCE)  \</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">               (((SOURCE) == RCC_CLK48SOURCE_PLLSAIP) || \</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">                ((SOURCE) == RCC_CLK48SOURCE_PLL))</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae39160e663f013f1c34faafdae884388"> 3453</a></span>&#160;<span class="preprocessor">#define IS_RCC_TIMPRES(VALUE)  \</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">               (((VALUE) == RCC_TIMPRES_DESACTIVATED) || \</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">                ((VALUE) == RCC_TIMPRES_ACTIVATED))</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F745xx) ||\</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">    defined (STM32F746xx) || defined (STM32F756xx)</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || \</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || \</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PIN))</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || \</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || \</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PIN))</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F745xx || STM32F746xx || STM32F756xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;                 </div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE)            ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;                 </div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || \</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || \</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PIN)    || \</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || \</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || \</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PIN)    || \</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_DFSDM1CLKSOURCE_PCLK2) || \</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM1AUDIOCLKSOURCE(SOURCE)  (((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || \</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI2))</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define IS_RCC_SDMMC2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SDMMC2CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_SDMMC2CLKSOURCE_CLK48))</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;                 </div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;}</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:67</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_aabce8358ea055ec42742106cc34ec3e0"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">RCC_PeriphCLKInitTypeDef::PLLSAIDivR</a></div><div class="ttdeci">uint32_t PLLSAIDivR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:163</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_ad2c422d62b056a61d7bbb599c89dbc1e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:166</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a158247326a43b3ce7eb1d2907ced6234"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">RCC_PeriphCLKInitTypeDef::PLLI2SDivQ</a></div><div class="ttdeci">uint32_t PLLI2SDivQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:155</div></div>
<div class="ttc" id="group___r_c_c_ex___exported___functions___group1_html_ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit)</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a9f564245930ae4f09c1b0e4dd29e4bce"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">RCC_PeriphCLKInitTypeDef::Uart5ClockSelection</a></div><div class="ttdeci">uint32_t Uart5ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:193</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a8497daa4d66fdc5f0033e798559f65a2"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">RCC_PeriphCLKInitTypeDef::I2c3ClockSelection</a></div><div class="ttdeci">uint32_t I2c3ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:211</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_acc2f1ab5bca1f524c6dc9f7b8dce747d"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">RCC_PeriphCLKInitTypeDef::PLLI2S</a></div><div class="ttdeci">RCC_PLLI2SInitTypeDef PLLI2S</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:149</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_aabd6a82d7fb65c1223519d96b03aa747"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">RCC_PeriphCLKInitTypeDef::Uart4ClockSelection</a></div><div class="ttdeci">uint32_t Uart4ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:190</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_aa7309f9ed0c0a9139cfb8a12cdccf40e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">RCC_PeriphCLKInitTypeDef::Uart7ClockSelection</a></div><div class="ttdeci">uint32_t Uart7ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:199</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a4ecedf3ef401fa564aa636824fc3ded0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:79</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:65</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_acb2709b2b2bede8c2399a4f2030fe86a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">RCC_PeriphCLKInitTypeDef::Usart3ClockSelection</a></div><div class="ttdeci">uint32_t Usart3ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:187</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a105ffb9ec6b544d1faae281484d9a98a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">RCC_PeriphCLKInitTypeDef::Usart2ClockSelection</a></div><div class="ttdeci">uint32_t Usart2ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:184</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_af8ae37696b35fd358c1ec1f6391158a4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:73</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a2b69dfec4b8ab52d649a71d141892691"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:82</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_abcb1d9026f5ad149b6e0d1194f82b852"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">RCC_PeriphCLKInitTypeDef::Clk48ClockSelection</a></div><div class="ttdeci">uint32_t Clk48ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:223</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a4c0d4ae0c49428a29497ed36ba2685f9"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">RCC_PeriphCLKInitTypeDef::Sdmmc1ClockSelection</a></div><div class="ttdeci">uint32_t Sdmmc1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:226</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html_ad49056bf464bd58c0c0692c36b70b473"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">RCC_PLLI2SInitTypeDef::PLLI2SR</a></div><div class="ttdeci">uint32_t PLLI2SR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:100</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a2482608639ebfffc51a41135c979369b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:76</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a52cf8098ab8dc8d9b5e56ed6c3702b89"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">RCC_PeriphCLKInitTypeDef::I2sClockSelection</a></div><div class="ttdeci">uint32_t I2sClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:169</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a16f7cf65806df3589a4bab521315d8df"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">RCC_PeriphCLKInitTypeDef::Sai2ClockSelection</a></div><div class="ttdeci">uint32_t Sai2ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:178</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:144</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_s_a_i_init_type_def_html_a8cfa7d387fc9b118e9066a63d2b845bf"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">RCC_PLLSAIInitTypeDef::PLLSAIP</a></div><div class="ttdeci">uint32_t PLLSAIP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:136</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_s_a_i_init_type_def_html_a7ec92e831b8ca06243fce02f46b76807"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">RCC_PLLSAIInitTypeDef::PLLSAIN</a></div><div class="ttdeci">uint32_t PLLSAIN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:121</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a08536f08136780e6566a68f1e33be4fb"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">RCC_PeriphCLKInitTypeDef::I2c2ClockSelection</a></div><div class="ttdeci">uint32_t I2c2ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:208</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></div><div class="ttdoc">PLLI2S Clock structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:94</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html_a158ad7609d011d8f976556479cccb646"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">RCC_PLLI2SInitTypeDef::PLLI2SQ</a></div><div class="ttdeci">uint32_t PLLI2SQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:104</div></div>
<div class="ttc" id="group___r_c_c_ex___exported___functions___group1_html_ga754fc5136c63ad52b7c459aafc8a3927"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a></div><div class="ttdeci">void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit)</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a2031adb7b4c32fe58dc9b73cfa69b908"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">RCC_PeriphCLKInitTypeDef::Usart6ClockSelection</a></div><div class="ttdeci">uint32_t Usart6ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:196</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html_a1edb776fccb621edb1405b3502ebc8eb"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">RCC_PLLI2SInitTypeDef::PLLI2SN</a></div><div class="ttdeci">uint32_t PLLI2SN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:96</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a08da65a7dcf29461768f246f37531cf5"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">RCC_PeriphCLKInitTypeDef::PLLSAIDivQ</a></div><div class="ttdeci">uint32_t PLLSAIDivQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:159</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:70</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_ab226e7c9c672d98516c16f96ca7473f6"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">RCC_PeriphCLKInitTypeDef::Usart1ClockSelection</a></div><div class="ttdeci">uint32_t Usart1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:181</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a5bfc6178ab362422276fcc36be9ba7a9"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">RCC_PeriphCLKInitTypeDef::PLLSAI</a></div><div class="ttdeci">RCC_PLLSAIInitTypeDef PLLSAI</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:152</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_adc2a83ae9e108a3f7afb01c58f3a4f1a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">RCC_PeriphCLKInitTypeDef::Sai1ClockSelection</a></div><div class="ttdeci">uint32_t Sai1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:175</div></div>
<div class="ttc" id="group___r_c_c_ex___exported___functions___group1_html_ga14acaeb88163a6bb0839470b753ba1bd"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a18502c3bdf821d335ea8687affb4c275"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">RCC_PeriphCLKInitTypeDef::TIMPresSelection</a></div><div class="ttdeci">uint32_t TIMPresSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:172</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_s_a_i_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a></div><div class="ttdoc">PLLSAI Clock structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:119</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a1fe6e3d75864d85b911eef15dfc35925"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:146</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a1a290839542d3836d0cfe98142b5f219"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">RCC_PeriphCLKInitTypeDef::Lptim1ClockSelection</a></div><div class="ttdeci">uint32_t Lptim1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:217</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:57</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a344e2489c3faf2150fafbafc86b86812"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">RCC_PeriphCLKInitTypeDef::CecClockSelection</a></div><div class="ttdeci">uint32_t CecClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:220</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_ac5531272c0509cb646c4ddac15392dbf"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">RCC_PeriphCLKInitTypeDef::I2c1ClockSelection</a></div><div class="ttdeci">uint32_t I2c1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:205</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a4c4c2ad7382843b24eda31f0d8b4bcf6"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">RCC_PeriphCLKInitTypeDef::I2c4ClockSelection</a></div><div class="ttdeci">uint32_t I2c4ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:214</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a8dfbd2d00e84d810fc683fe64b4e8374"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">RCC_PeriphCLKInitTypeDef::Uart8ClockSelection</a></div><div class="ttdeci">uint32_t Uart8ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:202</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_s_a_i_init_type_def_html_addd252bc81b5eb646803cf3e0941499c"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">RCC_PLLSAIInitTypeDef::PLLSAIQ</a></div><div class="ttdeci">uint32_t PLLSAIQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:125</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a></li>
    <li class="footer">Generated on Tue Jun 9 2020 01:17:09 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
