Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5eeee273b8044420b6ad384e7e2becec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_counter_tb_behav xil_defaultlib.down_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'count' [C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/down_counter_tb.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.down_counter
Compiling module xil_defaultlib.down_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_counter_tb_behav
