Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Dec 28 16:20:00 2018
| Host         : travis-job-180afb0e-075c-4314-a0e7-787b8863d7ba running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.220        0.000                      0                13567        0.024        0.000                      0                13563        0.264        0.000                       0                  4659  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.928        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.937        0.000                      0                  428        0.084        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.644        0.000                      0                  226        0.156        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.220        0.000                      0                12896        0.024        0.000                      0                12896        3.750        0.000                       0                  4300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.637        0.000                      0                    1                                                                        
                   eth_rx_clk               2.433        0.000                      0                    1                                                                        
                   eth_tx_clk               2.317        0.000                      0                    1                                                                        
                   sys_clk                  2.351        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.613     6.201    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.548    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.672 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.051    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X64Y68         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.613     6.201    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.548    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.672 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.051    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X64Y68         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.613     6.201    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.548    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.672 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.051    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X64Y68         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.613     6.201    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.548    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.672 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.051    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X64Y68         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.642ns (34.608%)  route 1.213ns (65.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.613     6.201    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.534    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.658 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.056    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y68         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X65Y68         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.328    11.179    
                         clock uncertainty           -0.053    11.126    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)       -0.067    11.059    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.200ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.612     6.200    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.678 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.171    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.326    11.177    
                         clock uncertainty           -0.053    11.124    
    SLICE_X64Y68         FDSE (Setup_fdse_C_S)       -0.695    10.429    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.200ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.612     6.200    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.678 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.171    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.326    11.177    
                         clock uncertainty           -0.053    11.124    
    SLICE_X64Y68         FDSE (Setup_fdse_C_S)       -0.695    10.429    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.200ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.612     6.200    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.678 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.171    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.326    11.177    
                         clock uncertainty           -0.053    11.124    
    SLICE_X64Y68         FDSE (Setup_fdse_C_S)       -0.695    10.429    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.478ns (49.227%)  route 0.493ns (50.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.200ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.612     6.200    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     6.678 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.171    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.326    11.177    
                         clock uncertainty           -0.053    11.124    
    SLICE_X64Y68         FDSE (Setup_fdse_C_S)       -0.695    10.429    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.399%)  route 1.030ns (61.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 10.851 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.613     6.201    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.518     6.719 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.030     7.749    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.124     7.873 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.873    netsoc_reset_counter0[0]
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.496    10.851    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X64Y68         FDSE (Setup_fdse_C_D)        0.077    11.225    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  3.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.584     1.864    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.197    netsoc_reset_counter[1]
    SLICE_X64Y68         LUT2 (Prop_lut2_I1_O)        0.101     2.298 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.298    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X64Y68         FDSE (Hold_fdse_C_D)         0.131     1.995    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.584     1.864    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.201    netsoc_reset_counter[1]
    SLICE_X64Y68         LUT4 (Prop_lut4_I2_O)        0.101     2.302 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.302    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X64Y68         FDSE (Hold_fdse_C_D)         0.131     1.995    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.584     1.864    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.201    netsoc_reset_counter[1]
    SLICE_X64Y68         LUT3 (Prop_lut3_I0_O)        0.098     2.299 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.299    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X64Y68         FDSE (Hold_fdse_C_D)         0.121     1.985    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.583     1.863    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.198    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.878    
    SLICE_X64Y68         FDSE (Hold_fdse_C_S)        -0.044     1.834    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.583     1.863    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.198    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.878    
    SLICE_X64Y68         FDSE (Hold_fdse_C_S)        -0.044     1.834    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.583     1.863    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.198    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.878    
    SLICE_X64Y68         FDSE (Hold_fdse_C_S)        -0.044     1.834    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.177%)  route 0.187ns (55.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.583     1.863    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.198    clk200_rst
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.878    
    SLICE_X64Y68         FDSE (Hold_fdse_C_S)        -0.044     1.834    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.584     1.864    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.134    netsoc_reset_counter[3]
    SLICE_X64Y68         LUT6 (Prop_lut6_I3_O)        0.099     2.233 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.362    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y68         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X65Y68         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.877    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.070     1.947    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.227%)  route 0.368ns (63.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.584     1.864    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.164     2.028 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.368     2.396    netsoc_reset_counter[0]
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.441 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.441    netsoc_reset_counter0[0]
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X64Y68         FDSE (Hold_fdse_C_D)         0.120     1.984    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.584     1.864    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.148     2.012 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.125    netsoc_reset_counter[3]
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.099     2.224 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.340    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.853     2.412    clk200_clk
    SLICE_X64Y68         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X64Y68         FDSE (Hold_fdse_C_CE)       -0.016     1.848    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y69     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y69     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y68     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y68     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y68     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y68     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y68     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y69     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y69     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y69     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y69     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y68     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y69     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y69     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y68     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.540ns (26.287%)  route 4.318ns (73.713%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y18         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=11, routed)          1.057     3.069    p_13_in50_in
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.150     3.219 r  ethmac_crc32_checker_crc_reg[17]_i_2/O
                         net (fo=4, routed)           0.700     3.918    ethmac_crc32_checker_crc_reg[17]_i_2_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.250 r  ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           0.598     4.849    ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I4_O)        0.150     4.999 r  ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.454     5.453    ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.328     5.781 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.517     6.298    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.422 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.992     7.414    ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.440     9.440    eth_rx_clk
    SLICE_X40Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.008     9.448    
                         clock uncertainty           -0.035     9.413    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)       -0.062     9.351    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.540ns (26.287%)  route 4.318ns (73.713%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.555     1.555    eth_rx_clk
    SLICE_X28Y18         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=11, routed)          1.057     3.069    p_13_in50_in
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.150     3.219 r  ethmac_crc32_checker_crc_reg[17]_i_2/O
                         net (fo=4, routed)           0.700     3.918    ethmac_crc32_checker_crc_reg[17]_i_2_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I2_O)        0.332     4.250 r  ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           0.598     4.849    ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I4_O)        0.150     4.999 r  ethmac_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.454     5.453    ethmac_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.328     5.781 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.517     6.298    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.422 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.992     7.414    ethmac_crc32_checker_source_source_payload_error
    SLICE_X41Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.440     9.440    eth_rx_clk
    SLICE_X41Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.008     9.448    
                         clock uncertainty           -0.035     9.413    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)       -0.062     9.351    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.338ns (24.060%)  route 4.223ns (75.940%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.701     7.122    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.436     9.436    eth_rx_clk
    SLICE_X29Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.008     9.444    
                         clock uncertainty           -0.035     9.409    
    SLICE_X29Y20         FDSE (Setup_fdse_C_CE)      -0.205     9.204    ethmac_crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.338ns (24.060%)  route 4.223ns (75.940%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.701     7.122    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X28Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.436     9.436    eth_rx_clk
    SLICE_X28Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.008     9.444    
                         clock uncertainty           -0.035     9.409    
    SLICE_X28Y20         FDSE (Setup_fdse_C_CE)      -0.205     9.204    ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.338ns (24.060%)  route 4.223ns (75.940%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.701     7.122    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.436     9.436    eth_rx_clk
    SLICE_X29Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[23]/C
                         clock pessimism              0.008     9.444    
                         clock uncertainty           -0.035     9.409    
    SLICE_X29Y20         FDSE (Setup_fdse_C_CE)      -0.205     9.204    ethmac_crc32_checker_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.338ns (24.060%)  route 4.223ns (75.940%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.701     7.122    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.436     9.436    eth_rx_clk
    SLICE_X29Y20         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.008     9.444    
                         clock uncertainty           -0.035     9.409    
    SLICE_X29Y20         FDSE (Setup_fdse_C_CE)      -0.205     9.204    ethmac_crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.338ns (24.112%)  route 4.211ns (75.888%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 9.433 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.689     7.110    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.433     9.433    eth_rx_clk
    SLICE_X31Y21         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.008     9.441    
                         clock uncertainty           -0.035     9.406    
    SLICE_X31Y21         FDSE (Setup_fdse_C_CE)      -0.205     9.201    ethmac_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.338ns (24.112%)  route 4.211ns (75.888%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 9.433 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.689     7.110    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X31Y21         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.433     9.433    eth_rx_clk
    SLICE_X31Y21         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
                         clock pessimism              0.008     9.441    
                         clock uncertainty           -0.035     9.406    
    SLICE_X31Y21         FDSE (Setup_fdse_C_CE)      -0.205     9.201    ethmac_crc32_checker_crc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.338ns (24.133%)  route 4.206ns (75.867%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.684     7.106    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y19         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.436     9.436    eth_rx_clk
    SLICE_X29Y19         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.008     9.444    
                         clock uncertainty           -0.035     9.409    
    SLICE_X29Y19         FDSE (Setup_fdse_C_CE)      -0.205     9.204    ethmac_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl7_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.338ns (24.133%)  route 4.206ns (75.867%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.561     1.561    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.980 r  xilinxmultiregimpl7_regs1_reg[0]/Q
                         net (fo=1, routed)           0.859     2.839    xilinxmultiregimpl7_regs1[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.299     3.138 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.781    storage_12_reg_i_8_n_0
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     3.905 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.621     4.527    p_2_in3_in
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.651 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.460     5.111    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.235 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.494     5.729    ethmac_crc32_checker_fifo_out
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.853 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.444     6.297    ethmac_crc32_checker_sink_sink_ready
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.421 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.684     7.106    ethmac_crc32_checker_crc_reg[31]_i_1_n_0
    SLICE_X29Y19         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.436     9.436    eth_rx_clk
    SLICE_X29Y19         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.008     9.444    
                         clock uncertainty           -0.035     9.409    
    SLICE_X29Y19         FDSE (Setup_fdse_C_CE)      -0.205     9.204    ethmac_crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  2.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.274%)  route 0.283ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X33Y18         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.283     0.979    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y19         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y19         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.146%)  route 0.327ns (69.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X40Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.327     1.023    ethmac_rx_converter_converter_source_payload_data[39]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.901%)  route 0.331ns (70.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.556     0.556    eth_rx_clk
    SLICE_X41Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_rx_converter_converter_source_payload_data_reg[34]/Q
                         net (fo=1, routed)           0.331     1.027    ethmac_rx_converter_converter_source_payload_data[34]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y15    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y15    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y18    ethmac_ps_crc_error_toggle_i_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y18    storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 3.058ns (47.419%)  route 3.391ns (52.581%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.611     1.611    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.065 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.158     5.223    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.347 r  ODDR_4_i_7/O
                         net (fo=2, routed)           1.082     6.429    ODDR_4_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.153     6.582 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.495     7.077    ODDR_4_i_4_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I3_O)        0.327     7.404 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.656     8.060    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 3.022ns (47.244%)  route 3.375ns (52.756%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.611     1.611    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.065 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.182     5.247    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.371 r  ODDR_4_i_8/O
                         net (fo=2, routed)           1.045     6.416    ODDR_4_i_8_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.118     6.534 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.492     7.026    ODDR_4_i_6_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.326     7.352 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.655     8.007    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 3.029ns (48.651%)  route 3.197ns (51.349%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.611     1.611    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.065 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.140     5.205    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.329 r  ODDR_2_i_9/O
                         net (fo=2, routed)           1.055     6.384    ODDR_2_i_9_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.119     6.503 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.308     6.811    ODDR_2_i_7_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.332     7.143 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.694     7.837    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D2)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 3.022ns (48.769%)  route 3.175ns (51.231%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.611     1.611    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.065 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.165     5.230    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     5.354 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.986     6.340    ODDR_2_i_8_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I3_O)        0.118     6.458 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.293     6.751    ODDR_2_i_4_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I3_O)        0.326     7.077 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.730     7.807    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D1)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.586ns (24.982%)  route 4.763ns (75.018%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     2.806    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.299     3.105 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.671    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.795 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     4.102    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.226 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.438     4.664    ethmac_padding_inserter_source_valid
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.788 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.436     5.224    ethmac_crc32_inserter_source_valid
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     5.348 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     5.685    ethmac_preamble_inserter_sink_ready
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.809 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.578     6.387    ethmac_tx_converter_converter_mux0
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.511 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.518     7.029    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.124     7.153 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.761     7.914    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.492     9.492    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.586    
                         clock uncertainty           -0.069     9.517    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.951    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 1.586ns (25.120%)  route 4.728ns (74.880%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     2.806    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.299     3.105 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.671    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.795 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     4.102    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.226 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.438     4.664    ethmac_padding_inserter_source_valid
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.788 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.436     5.224    ethmac_crc32_inserter_source_valid
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     5.348 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     5.685    ethmac_preamble_inserter_sink_ready
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.809 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.578     6.387    ethmac_tx_converter_converter_mux0
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.511 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.494     7.005    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     7.129 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.750     7.879    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.492     9.492    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.586    
                         clock uncertainty           -0.069     9.517    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.951    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 2.826ns (47.797%)  route 3.087ns (52.203%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.611     1.611    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.065 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.112     5.177    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     5.301 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.795     6.096    ODDR_5_i_7_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.220 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.439     6.658    ODDR_5_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     6.782 r  ODDR_5_i_2/O
                         net (fo=1, routed)           0.741     7.523    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y14         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.530     9.530    eth_tx_clk
    OLOGIC_X0Y14         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.080     9.610    
                         clock uncertainty           -0.069     9.541    
    OLOGIC_X0Y14         ODDR (Setup_oddr_C_D2)      -0.834     8.707    ODDR_5
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.586ns (25.580%)  route 4.614ns (74.420%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     2.806    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.299     3.105 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.671    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.795 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     4.102    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.226 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.438     4.664    ethmac_padding_inserter_source_valid
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.788 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.436     5.224    ethmac_crc32_inserter_source_valid
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     5.348 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     5.685    ethmac_preamble_inserter_sink_ready
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.809 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.578     6.387    ethmac_tx_converter_converter_mux0
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.511 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.523     7.034    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124     7.158 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.607     7.765    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.492     9.492    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.586    
                         clock uncertainty           -0.069     9.517    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.951    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.586ns (25.654%)  route 4.596ns (74.346%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.565     1.565    eth_tx_clk
    SLICE_X9Y12          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.821     2.806    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.299     3.105 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.567     3.671    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.795 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.307     4.102    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.226 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.438     4.664    ethmac_padding_inserter_source_valid
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124     4.788 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.436     5.224    ethmac_crc32_inserter_source_valid
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     5.348 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     5.685    ethmac_preamble_inserter_sink_ready
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.809 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.578     6.387    ethmac_tx_converter_converter_mux0
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.511 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.505     7.016    ethmac_tx_converter_converter_mux__0
    SLICE_X8Y11          LUT5 (Prop_lut5_I2_O)        0.124     7.140 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.607     7.748    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.492     9.492    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.094     9.586    
                         clock uncertainty           -0.069     9.517    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.951    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 3.210ns (47.377%)  route 3.565ns (52.623%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 9.507 - 8.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.611     1.611    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.065 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.158     5.223    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.347 r  ODDR_4_i_7/O
                         net (fo=2, routed)           1.082     6.429    ODDR_4_i_7_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I1_O)        0.124     6.553 r  ethmac_crc32_inserter_reg[31]_i_4/O
                         net (fo=10, routed)          0.658     7.211    ethmac_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.150     7.361 r  ethmac_crc32_inserter_reg[17]_i_2/O
                         net (fo=4, routed)           0.668     8.028    ethmac_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I1_O)        0.358     8.386 r  ethmac_crc32_inserter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.386    ethmac_crc32_inserter_next_reg[9]
    SLICE_X5Y18          FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.507     9.507    eth_tx_clk
    SLICE_X5Y18          FDSE                                         r  ethmac_crc32_inserter_reg_reg[9]/C
                         clock pessimism              0.080     9.587    
                         clock uncertainty           -0.069     9.518    
    SLICE_X5Y18          FDSE (Setup_fdse_C_D)        0.075     9.593    ethmac_crc32_inserter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  1.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[6]
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.831     0.831    eth_tx_clk
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.064     0.626    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[0]
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.831     0.831    eth_tx_clk
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.563     0.563    eth_tx_clk
    SLICE_X10Y12         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.782    xilinxmultiregimpl4_regs0[1]
    SLICE_X10Y12         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.832     0.832    eth_tx_clk
    SLICE_X10Y12         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.060     0.623    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X10Y14         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[3]
    SLICE_X10Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.831     0.831    eth_tx_clk
    SLICE_X10Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.561     0.561    eth_tx_clk
    SLICE_X9Y16          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.812    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.857 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.857    liteethmacgap_state_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.829     0.829    eth_tx_clk
    SLICE_X8Y16          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.574    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120     0.694    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.563     0.563    eth_tx_clk
    SLICE_X10Y12         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.782    xilinxmultiregimpl4_regs0[2]
    SLICE_X10Y12         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.832     0.832    eth_tx_clk
    SLICE_X10Y12         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.053     0.616    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X10Y14         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[4]
    SLICE_X10Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.831     0.831    eth_tx_clk
    SLICE_X10Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[5]
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.831     0.831    eth_tx_clk
    SLICE_X12Y14         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.588     0.588    eth_tx_clk
    SLICE_X3Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.174     0.903    ethmac_preamble_inserter_cnt[1]
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.948 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.948    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.855     0.855    eth_tx_clk
    SLICE_X4Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.091     0.712    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.588     0.588    eth_tx_clk
    SLICE_X3Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.145     0.874    ethmac_preamble_inserter_cnt[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.919 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.919    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.857     0.857    eth_tx_clk
    SLICE_X3Y18          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.092     0.680    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y1   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X28Y14  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X28Y14  FDPE_7/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X6Y19   ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X7Y18   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y19   ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y19   ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y19   ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y19   ethmac_crc32_inserter_reg_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y18   ethmac_crc32_inserter_reg_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y18   ethmac_crc32_inserter_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   ethmac_crc32_inserter_reg_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y18   ethmac_crc32_inserter_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y18   ethmac_crc32_inserter_reg_reg[20]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y14  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y14  FDPE_7/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y16  ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y13   ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y13   ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y13  ethmac_tx_cdc_graycounter1_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y13   ethmac_tx_cdc_graycounter1_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y13   ethmac_tx_cdc_graycounter1_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y13  ethmac_tx_cdc_graycounter1_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X13Y14  ethmac_tx_cdc_graycounter1_q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.968ns (43.125%)  route 5.233ns (56.875%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.559     8.941    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.065 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.724     9.788    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.912 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.444    10.356    picorv32/instr_retirq_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.480 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.336    10.816    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.442    11.442    picorv32/clk100
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    11.036    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.968ns (43.125%)  route 5.233ns (56.875%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.559     8.941    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.065 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.724     9.788    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.912 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.444    10.356    picorv32/instr_retirq_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.480 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.336    10.816    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.442    11.442    picorv32/clk100
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    11.036    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.968ns (43.125%)  route 5.233ns (56.875%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.559     8.941    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.065 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.724     9.788    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.912 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.444    10.356    picorv32/instr_retirq_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.480 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.336    10.816    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.442    11.442    picorv32/clk100
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    11.036    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.968ns (43.125%)  route 5.233ns (56.875%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.559     8.941    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.065 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.724     9.788    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.912 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.444    10.356    picorv32/instr_retirq_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.480 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.336    10.816    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.442    11.442    picorv32/clk100
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    11.036    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.968ns (43.125%)  route 5.233ns (56.875%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.559     8.941    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.065 f  picorv32/mem_rdata_q[2]_i_1/O
                         net (fo=11, routed)          0.724     9.788    picorv32/mem_rdata_q[2]_i_1_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.912 f  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.444    10.356    picorv32/instr_retirq_i_3_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.480 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.336    10.816    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.442    11.442    picorv32/clk100
    SLICE_X40Y32         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    11.036    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.968ns (42.941%)  route 5.273ns (57.059%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.410     8.791    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.915 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.550     9.465    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.589 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.446    10.035    picorv32/set_mem_do_wdata21_out
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.159 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.697    10.856    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  picorv32/reg_op1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.448    11.448    picorv32/clk100
    SLICE_X45Y38         FDRE                                         r  picorv32/reg_op1_reg[28]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X45Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.266    picorv32/reg_op1_reg[28]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 3.968ns (43.149%)  route 5.228ns (56.851%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.410     8.791    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.915 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.550     9.465    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.589 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.446    10.035    picorv32/set_mem_do_wdata21_out
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.159 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.652    10.811    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  picorv32/reg_op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.449    11.449    picorv32/clk100
    SLICE_X52Y34         FDRE                                         r  picorv32/reg_op1_reg[29]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X52Y34         FDRE (Setup_fdre_C_CE)      -0.169    11.303    picorv32/reg_op1_reg[29]
  -------------------------------------------------------------------
                         required time                         11.303    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 3.968ns (43.423%)  route 5.170ns (56.577%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.410     8.791    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.915 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.550     9.465    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.589 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.446    10.035    picorv32/set_mem_do_wdata21_out
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.159 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.594    10.753    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  picorv32/reg_op1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.445    11.445    picorv32/clk100
    SLICE_X47Y34         FDRE                                         r  picorv32/reg_op1_reg[18]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X47Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.263    picorv32/reg_op1_reg[18]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 3.968ns (43.423%)  route 5.170ns (56.577%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.410     8.791    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.915 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.550     9.465    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.589 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.446    10.035    picorv32/set_mem_do_wdata21_out
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.159 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.594    10.753    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  picorv32/reg_op1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.445    11.445    picorv32/clk100
    SLICE_X47Y34         FDRE                                         r  picorv32/reg_op1_reg[4]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X47Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.263    picorv32/reg_op1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 3.968ns (43.423%)  route 5.170ns (56.577%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        1.615     1.615    sys_clk
    RAMB18_X1Y16         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.069 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.174     5.243    picorv32/tag_mem_reg_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  picorv32/tag_mem_reg_i_13/O
                         net (fo=1, routed)           0.000     5.367    picorv32/tag_mem_reg_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.899 r  picorv32/tag_mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.899    picorv32/tag_mem_reg_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           1.007     7.020    picorv32/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124     7.144 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.829     7.973    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.124     8.097 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.161     8.257    picorv32/netsoc_netsoc_picorv32_mem_ready
    SLICE_X43Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.381 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=53, routed)          0.410     8.791    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.915 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.550     9.465    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.589 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.446    10.035    picorv32/set_mem_do_wdata21_out
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.159 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.594    10.753    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  picorv32/reg_op1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4300, routed)        1.445    11.445    picorv32/clk100
    SLICE_X47Y34         FDRE                                         r  picorv32/reg_op1_reg[6]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X47Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.263    picorv32/reg_op1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 memdat_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_interface8_bank_bus_dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.213ns (54.200%)  route 0.180ns (45.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.560     0.560    sys_clk
    SLICE_X34Y34         FDRE                                         r  memdat_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  memdat_3_reg[3]/Q
                         net (fo=1, routed)           0.180     0.904    memdat_3[3]
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.049     0.953 r  netsoc_interface8_bank_bus_dat_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.953    netsoc_interface8_bank_bus_dat_r[3]
    SLICE_X37Y33         FDRE                                         r  netsoc_interface8_bank_bus_dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.827     0.827    sys_clk
    SLICE_X37Y33         FDRE                                         r  netsoc_interface8_bank_bus_dat_r_reg[3]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107     0.929    netsoc_interface8_bank_bus_dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 new_master_rdata_valid5_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid6_reg_r/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.823%)  route 0.210ns (56.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.592     0.592    sys_clk
    SLICE_X64Y51         FDRE                                         r  new_master_rdata_valid5_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  new_master_rdata_valid5_reg_r/Q
                         net (fo=1, routed)           0.210     0.966    new_master_rdata_valid5_reg_r_n_0
    SLICE_X63Y48         FDRE                                         r  new_master_rdata_valid6_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.869     0.869    sys_clk
    SLICE_X63Y48         FDRE                                         r  new_master_rdata_valid6_reg_r/C
                         clock pessimism              0.000     0.869    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.066     0.935    new_master_rdata_valid6_reg_r
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 picorv32/mem_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_1_reg_1_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.321%)  route 0.484ns (74.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.566     0.566    picorv32/clk100
    SLICE_X38Y47         FDRE                                         r  picorv32/mem_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  picorv32/mem_wdata_reg[11]/Q
                         net (fo=7, routed)           0.484     1.213    netsoc_netsoc_picorv32_ibus_dat_w[11]
    RAMB36_X0Y10         RAMB36E1                                     r  mem_1_reg_1_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.874     0.874    sys_clk
    RAMB36_X0Y10         RAMB36E1                                     r  mem_1_reg_1_1/CLKARDCLK
                         clock pessimism              0.000     0.874    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.170    mem_1_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 picorv32/pcpi_div/dividend_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_div/pcpi_rd_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.260%)  route 0.254ns (57.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.559     0.559    picorv32/pcpi_div/clk100
    SLICE_X36Y54         FDRE                                         r  picorv32/pcpi_div/dividend_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  picorv32/pcpi_div/dividend_reg[23]/Q
                         net (fo=6, routed)           0.254     0.954    picorv32/pcpi_div/dividend_reg_n_0_[23]
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.999 r  picorv32/pcpi_div/pcpi_rd[23]_i_1__0/O
                         net (fo=1, routed)           0.000     0.999    picorv32/pcpi_div/pcpi_rd[23]_i_1__0_n_0
    SLICE_X30Y57         FDRE                                         r  picorv32/pcpi_div/pcpi_rd_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.826     0.826    picorv32/pcpi_div/clk100
    SLICE_X30Y57         FDRE                                         r  picorv32/pcpi_div/pcpi_rd_reg[23]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.121     0.942    picorv32/pcpi_div/pcpi_rd_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bankmachine2_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.652%)  route 0.254ns (64.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.598     0.598    sys_clk
    SLICE_X62Y49         FDRE                                         r  netsoc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  netsoc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           0.254     0.993    p_0_in8_in[5]
    SLICE_X65Y52         FDRE                                         r  netsoc_netsoc_sdram_bankmachine2_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.863     0.863    sys_clk
    SLICE_X65Y52         FDRE                                         r  netsoc_netsoc_sdram_bankmachine2_row_reg[5]/C
                         clock pessimism              0.000     0.863    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.072     0.935    netsoc_netsoc_sdram_bankmachine2_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 picorv32/pcpi_div/pcpi_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/pcpi_div/dividend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.954%)  route 0.257ns (58.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.566     0.566    picorv32/pcpi_div/clk100
    SLICE_X32Y47         FDRE                                         r  picorv32/pcpi_div/pcpi_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  picorv32/pcpi_div/pcpi_wait_reg/Q
                         net (fo=73, routed)          0.257     0.964    picorv32/pcpi_div/pcpi_wait_q_reg_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.009 r  picorv32/pcpi_div/dividend[3]_i_1/O
                         net (fo=1, routed)           0.000     1.009    picorv32/pcpi_div/dividend[3]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  picorv32/pcpi_div/dividend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.827     0.827    picorv32/pcpi_div/clk100
    SLICE_X34Y50         FDRE                                         r  picorv32/pcpi_div/dividend_reg[3]/C
                         clock pessimism              0.000     0.827    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121     0.948    picorv32/pcpi_div/dividend_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.226ns (52.353%)  route 0.206ns (47.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.563     0.563    sys_clk
    SLICE_X55Y50         FDRE                                         r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/Q
                         net (fo=9, routed)           0.206     0.896    netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg__0[2]
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.098     0.994 r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.840     0.840    sys_clk
    SLICE_X55Y49         FDRE                                         r  netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]/C
                         clock pessimism              0.000     0.840    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.091     0.931    netsoc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.071%)  route 0.273ns (65.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.570     0.570    sys_clk
    SLICE_X57Y43         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     0.983    storage_5_reg_0_7_12_17/ADDRD1
    SLICE_X54Y43         RAMD32                                       r  storage_5_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.839     0.839    storage_5_reg_0_7_12_17/WCLK
    SLICE_X54Y43         RAMD32                                       r  storage_5_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X54Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_5_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.071%)  route 0.273ns (65.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.570     0.570    sys_clk
    SLICE_X57Y43         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     0.983    storage_5_reg_0_7_12_17/ADDRD1
    SLICE_X54Y43         RAMD32                                       r  storage_5_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.839     0.839    storage_5_reg_0_7_12_17/WCLK
    SLICE_X54Y43         RAMD32                                       r  storage_5_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X54Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_5_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.071%)  route 0.273ns (65.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.570     0.570    sys_clk
    SLICE_X57Y43         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.273     0.983    storage_5_reg_0_7_12_17/ADDRD1
    SLICE_X54Y43         RAMD32                                       r  storage_5_reg_0_7_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4300, routed)        0.839     0.839    storage_5_reg_0_7_12_17/WCLK
    SLICE_X54Y43         RAMD32                                       r  storage_5_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.234     0.605    
    SLICE_X54Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_5_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   data_mem_grain10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  mem_grain3_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  mem_grain3_1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  data_mem_grain11_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   mem_1_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46  picorv32/cpuregs_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46  picorv32/cpuregs_reg_r1_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46  picorv32/cpuregs_reg_r1_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46  picorv32/cpuregs_reg_r1_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33  storage_1_reg_0_15_6_9/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33  storage_1_reg_0_15_6_9/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33  storage_1_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33  storage_1_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y33  storage_1_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y44  storage_5_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y43  storage_5_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y43  storage_5_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.637ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y69         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.583     3.863    clk200_clk
    SLICE_X64Y69         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.738    
    SLICE_X64Y69         FDPE (Setup_fdpe_C_D)       -0.035     3.703    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.703    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.637    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.433ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X30Y15         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.559     2.559    eth_rx_clk
    SLICE_X30Y15         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.025     2.534    
    SLICE_X30Y15         FDPE (Setup_fdpe_C_D)       -0.035     2.499    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.433    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y14         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.559     2.559    eth_tx_clk
    SLICE_X28Y14         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.161     2.397    
    SLICE_X28Y14         FDPE (Setup_fdpe_C_D)       -0.005     2.392    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.392    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.317    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y71         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4300, routed)        0.581     2.581    sys_clk
    SLICE_X64Y71         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.581    
                         clock uncertainty           -0.129     2.451    
    SLICE_X64Y71         FDPE (Setup_fdpe_C_D)       -0.035     2.416    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.416    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.351    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.386 (r) | FAST    |     2.922 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.530 (r) | SLOW    |    -0.288 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.368 (r) | SLOW    |    -0.394 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     1.422 (r) | SLOW    |     0.068 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.287 (r) | SLOW    |    -0.291 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      8.600 (r) | SLOW    |      2.492 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.999 (r) | SLOW    |      2.259 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.740 (r) | SLOW    |      2.540 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      8.449 (r) | SLOW    |      2.444 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.998 (r) | SLOW    |      2.256 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.282 (r) | SLOW    |      2.350 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      8.440 (r) | SLOW    |      2.441 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.848 (r) | SLOW    |      2.157 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.079 (r) | SLOW    |      1.828 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.303 (r) | SLOW    |      1.529 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.895 (r) | SLOW    |      1.773 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.295 (r) | SLOW    |      1.541 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.755 (r) | SLOW    |      1.716 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.055 (r) | SLOW    |      1.826 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.294 (r) | SLOW    |      1.522 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.915 (r) | SLOW    |      1.777 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.148 (r) | SLOW    |      2.265 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.452 (r) | SLOW    |      1.542 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.149 (r) | SLOW    |      2.269 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.453 (r) | SLOW    |      1.541 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.250 (r) | SLOW    |      3.104 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.408 (r) | SLOW    |      3.021 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.026 (r) | SLOW    |      2.798 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.108 (r) | SLOW    |      2.574 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.059 (r) | SLOW    |      3.071 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.141 (r) | SLOW    |      3.182 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.063 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.521 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.356 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.622 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.874 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.847 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.780 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.446 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.600 (r) | SLOW    |   2.492 (r) | FAST    |    2.305 |
ddram_dq[1]        |   7.999 (r) | SLOW    |   2.259 (r) | FAST    |    1.704 |
ddram_dq[2]        |   8.740 (r) | SLOW    |   2.540 (r) | FAST    |    2.446 |
ddram_dq[3]        |   8.449 (r) | SLOW    |   2.444 (r) | FAST    |    2.155 |
ddram_dq[4]        |   7.998 (r) | SLOW    |   2.256 (r) | FAST    |    1.704 |
ddram_dq[5]        |   8.282 (r) | SLOW    |   2.350 (r) | FAST    |    1.987 |
ddram_dq[6]        |   8.440 (r) | SLOW    |   2.441 (r) | FAST    |    2.145 |
ddram_dq[7]        |   7.848 (r) | SLOW    |   2.157 (r) | FAST    |    1.554 |
ddram_dq[8]        |   7.079 (r) | SLOW    |   1.828 (r) | FAST    |    0.784 |
ddram_dq[9]        |   6.303 (r) | SLOW    |   1.529 (r) | FAST    |    0.009 |
ddram_dq[10]       |   6.895 (r) | SLOW    |   1.773 (r) | FAST    |    0.600 |
ddram_dq[11]       |   6.295 (r) | SLOW    |   1.541 (r) | FAST    |    0.018 |
ddram_dq[12]       |   6.755 (r) | SLOW    |   1.716 (r) | FAST    |    0.460 |
ddram_dq[13]       |   7.055 (r) | SLOW    |   1.826 (r) | FAST    |    0.761 |
ddram_dq[14]       |   6.294 (r) | SLOW    |   1.522 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.915 (r) | SLOW    |   1.777 (r) | FAST    |    0.621 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.740 (r) | SLOW    |   1.522 (r) | FAST    |    2.446 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.696 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.148 (r) | SLOW    |   2.265 (r) | FAST    |    1.695 |
ddram_dqs_n[1]     |   6.452 (r) | SLOW    |   1.542 (r) | FAST    |    0.001 |
ddram_dqs_p[0]     |   8.149 (r) | SLOW    |   2.269 (r) | FAST    |    1.696 |
ddram_dqs_p[1]     |   6.453 (r) | SLOW    |   1.541 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.149 (r) | SLOW    |   1.541 (r) | FAST    |    1.696 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




