-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_rdc_mont_2_Pipeline_VITIS_LOOP_185_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v_025 : IN STD_LOGIC_VECTOR (63 downto 0);
    u_024 : IN STD_LOGIC_VECTOR (63 downto 0);
    i_7 : IN STD_LOGIC_VECTOR (2 downto 0);
    add_ln185 : IN STD_LOGIC_VECTOR (3 downto 0);
    mc : IN STD_LOGIC_VECTOR (8 downto 0);
    PKB_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    PKB_ce0 : OUT STD_LOGIC;
    PKB_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    empty : IN STD_LOGIC_VECTOR (2 downto 0);
    v_39_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_39_out_ap_vld : OUT STD_LOGIC;
    u_35_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_35_out_ap_vld : OUT STD_LOGIC;
    t_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    t_out_ap_vld : OUT STD_LOGIC;
    grp_fu_956_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_956_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_956_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_956_p_ce : OUT STD_LOGIC;
    grp_fu_960_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_960_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_960_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_960_p_ce : OUT STD_LOGIC;
    grp_fu_964_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_964_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_964_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_964_p_ce : OUT STD_LOGIC;
    grp_fu_968_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_968_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_968_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_968_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_rdc_mont_2_Pipeline_VITIS_LOOP_185_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln185_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p503p1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p503p1_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln185_reg_759 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_reg_759_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_763_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_301_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_780 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_334_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_16_fu_339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_824_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_824_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_824_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_31_fu_353_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_31_reg_829 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_32_fu_357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_32_reg_834 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_33_fu_361_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_33_reg_839 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_844 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_849 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_854_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_859 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_859_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_859_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_864 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_440_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_869_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_869_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_fu_450_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_reg_875 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln105_fu_477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_reg_880 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_reg_885 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln189_fu_518_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln189_reg_890 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln189_reg_890_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln189_reg_890_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_10_fu_582_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_10_reg_896 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_10_reg_896_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_reg_905 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln187_4_fu_280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln187_5_fu_291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_fu_92 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal t_2_fu_704_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal u_fu_96 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal u_2_fu_637_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_100 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_2_fu_587_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_104 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln185_4_fu_240_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_j_6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal PKB_ce0_local : STD_LOGIC;
    signal p503p1_1_ce0_local : STD_LOGIC;
    signal zext_ln185_fu_230_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln2_fu_252_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln187_fu_260_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln187_fu_264_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln5_fu_270_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln187_fu_285_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln123_fu_408_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_14_fu_411_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_414_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_15_fu_420_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_405_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_424_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_447_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_15_fu_444_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_14_fu_456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_15_fu_462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_15_fu_467_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_14_fu_459_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_10_fu_471_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln189_4_fu_498_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln189_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln_fu_491_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln189_fu_512_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln189_4_fu_509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_534_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln3_fu_527_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_39_fu_540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_59_fu_552_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_546_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_60_fu_564_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_570_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_20_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_35_fu_602_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_63_fu_612_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_62_fu_607_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_11_fu_617_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_64_fu_623_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel_fu_652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_61_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_13_fu_665_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_s_fu_668_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_fu_676_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_fu_681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_19_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln190_fu_694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_14_fu_698_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p503p1_1_U : component sikep503_kem_enc_hw_rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p503p1_1_address0,
        ce0 => p503p1_1_ce0_local,
        q0 => p503p1_1_q0);

    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln185_fu_234_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_104 <= add_ln185_4_fu_240_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_104 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    t_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    t_fu_92 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                    t_fu_92 <= t_2_fu_704_p3;
                end if;
            end if; 
        end if;
    end process;

    u_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    u_fu_96 <= u_024;
                elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                    u_fu_96 <= u_2_fu_637_p3;
                end if;
            end if; 
        end if;
    end process;

    v_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    v_fu_100 <= v_025;
                elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                    v_fu_100 <= v_2_fu_587_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln130_reg_875 <= add_ln130_fu_450_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                icmp_ln185_reg_759_pp0_iter2_reg <= icmp_ln185_reg_759_pp0_iter1_reg;
                icmp_ln185_reg_759_pp0_iter3_reg <= icmp_ln185_reg_759_pp0_iter2_reg;
                icmp_ln185_reg_759_pp0_iter4_reg <= icmp_ln185_reg_759_pp0_iter3_reg;
                icmp_ln185_reg_759_pp0_iter5_reg <= icmp_ln185_reg_759_pp0_iter4_reg;
                icmp_ln185_reg_759_pp0_iter6_reg <= icmp_ln185_reg_759_pp0_iter5_reg;
                icmp_ln185_reg_759_pp0_iter7_reg <= icmp_ln185_reg_759_pp0_iter6_reg;
                icmp_ln186_reg_763_pp0_iter2_reg <= icmp_ln186_reg_763_pp0_iter1_reg;
                icmp_ln186_reg_763_pp0_iter3_reg <= icmp_ln186_reg_763_pp0_iter2_reg;
                icmp_ln186_reg_763_pp0_iter4_reg <= icmp_ln186_reg_763_pp0_iter3_reg;
                icmp_ln186_reg_763_pp0_iter5_reg <= icmp_ln186_reg_763_pp0_iter4_reg;
                icmp_ln186_reg_763_pp0_iter6_reg <= icmp_ln186_reg_763_pp0_iter5_reg;
                icmp_ln186_reg_763_pp0_iter7_reg <= icmp_ln186_reg_763_pp0_iter6_reg;
                icmp_ln186_reg_763_pp0_iter8_reg <= icmp_ln186_reg_763_pp0_iter7_reg;
                tempReg_10_reg_896 <= tempReg_10_fu_582_p2;
                tempReg_10_reg_896_pp0_iter8_reg <= tempReg_10_reg_896;
                tmp_36_reg_864 <= temp_fu_424_p2(33 downto 32);
                tmp_37_reg_849 <= grp_fu_964_p_dout0(63 downto 32);
                tmp_38_reg_859 <= grp_fu_968_p_dout0(63 downto 32);
                tmp_38_reg_859_pp0_iter4_reg <= tmp_38_reg_859;
                tmp_38_reg_859_pp0_iter5_reg <= tmp_38_reg_859_pp0_iter4_reg;
                tmp_39_reg_885 <= temp_10_fu_471_p2(33 downto 32);
                tmp_41_reg_905 <= xor_ln105_64_fu_623_p2(63 downto 63);
                tmp_s_reg_844 <= grp_fu_956_p_dout0(63 downto 32);
                trunc_ln105_reg_880 <= trunc_ln105_fu_477_p1;
                trunc_ln106_31_reg_829 <= trunc_ln106_31_fu_353_p1;
                trunc_ln106_32_reg_834 <= trunc_ln106_32_fu_357_p1;
                trunc_ln106_33_reg_839 <= trunc_ln106_33_fu_361_p1;
                trunc_ln106_reg_824 <= trunc_ln106_fu_349_p1;
                trunc_ln106_reg_824_pp0_iter4_reg <= trunc_ln106_reg_824;
                trunc_ln106_reg_824_pp0_iter5_reg <= trunc_ln106_reg_824_pp0_iter4_reg;
                trunc_ln106_reg_824_pp0_iter6_reg <= trunc_ln106_reg_824_pp0_iter5_reg;
                trunc_ln106_s_reg_854 <= grp_fu_960_p_dout0(63 downto 32);
                trunc_ln106_s_reg_854_pp0_iter4_reg <= trunc_ln106_s_reg_854;
                trunc_ln125_reg_869 <= trunc_ln125_fu_440_p1;
                trunc_ln125_reg_869_pp0_iter5_reg <= trunc_ln125_reg_869;
                trunc_ln125_reg_869_pp0_iter6_reg <= trunc_ln125_reg_869_pp0_iter5_reg;
                xor_ln189_reg_890 <= xor_ln189_fu_518_p2;
                xor_ln189_reg_890_pp0_iter7_reg <= xor_ln189_reg_890;
                xor_ln189_reg_890_pp0_iter8_reg <= xor_ln189_reg_890_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ah_reg_790 <= PKB_q0(63 downto 32);
                al_reg_780 <= al_fu_301_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bh_reg_795 <= p503p1_1_q0(63 downto 32);
                bl_reg_785 <= bl_fu_305_p1;
                icmp_ln185_reg_759 <= icmp_ln185_fu_234_p2;
                icmp_ln185_reg_759_pp0_iter1_reg <= icmp_ln185_reg_759;
                icmp_ln186_reg_763 <= icmp_ln186_fu_246_p2;
                icmp_ln186_reg_763_pp0_iter1_reg <= icmp_ln186_reg_763;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    PKB_address0 <= zext_ln187_4_fu_280_p1(6 - 1 downto 0);
    PKB_ce0 <= PKB_ce0_local;

    PKB_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            PKB_ce0_local <= ap_const_logic_1;
        else 
            PKB_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln123_fu_414_p2 <= std_logic_vector(unsigned(zext_ln123_fu_408_p1) + unsigned(zext_ln123_14_fu_411_p1));
    add_ln130_15_fu_462_p2 <= std_logic_vector(unsigned(trunc_ln106_s_reg_854_pp0_iter4_reg) + unsigned(zext_ln106_14_fu_456_p1));
    add_ln130_fu_450_p2 <= std_logic_vector(unsigned(zext_ln130_fu_447_p1) + unsigned(zext_ln106_15_fu_444_p1));
    add_ln185_4_fu_240_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_6) + unsigned(ap_const_lv3_1));
    add_ln187_fu_264_p2 <= std_logic_vector(unsigned(zext_ln187_fu_260_p1) + unsigned(mc));
    add_ln189_fu_512_p2 <= std_logic_vector(unsigned(zext_ln189_fu_505_p1) + unsigned(and_ln_fu_491_p3));
    al_fu_301_p1 <= PKB_q0(32 - 1 downto 0);
    and_ln105_fu_676_p2 <= (xor_ln189_reg_890_pp0_iter8_reg and xor_ln105_s_fu_668_p3);
    and_ln189_4_fu_498_p3 <= (tmp_39_reg_885 & ap_const_lv32_0);
    and_ln_fu_491_p3 <= (tmp_38_reg_859_pp0_iter5_reg & ap_const_lv32_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln185_fu_234_p2)
    begin
        if (((icmp_ln185_fu_234_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter8_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_6 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_j_6 <= j_fu_104;
        end if; 
    end process;

    bit_sel_fu_652_p3 <= tempReg_10_reg_896_pp0_iter8_reg(63 downto 63);
    bl_fu_305_p1 <= p503p1_1_q0(32 - 1 downto 0);
    carry_19_fu_689_p2 <= (tmp_41_reg_905 or tmp_40_fu_681_p3);
    carry_fu_570_p3 <= xor_ln105_60_fu_564_p2(63 downto 63);
    grp_fu_956_p_ce <= ap_const_logic_1;
    grp_fu_956_p_din0 <= zext_ln105_16_fu_339_p1(32 - 1 downto 0);
    grp_fu_956_p_din1 <= zext_ln105_fu_329_p1(32 - 1 downto 0);
    grp_fu_960_p_ce <= ap_const_logic_1;
    grp_fu_960_p_din0 <= zext_ln112_fu_344_p1(32 - 1 downto 0);
    grp_fu_960_p_din1 <= zext_ln105_fu_329_p1(32 - 1 downto 0);
    grp_fu_964_p_ce <= ap_const_logic_1;
    grp_fu_964_p_din0 <= zext_ln105_16_fu_339_p1(32 - 1 downto 0);
    grp_fu_964_p_din1 <= zext_ln110_fu_334_p1(32 - 1 downto 0);
    grp_fu_968_p_ce <= ap_const_logic_1;
    grp_fu_968_p_din0 <= zext_ln112_fu_344_p1(32 - 1 downto 0);
    grp_fu_968_p_din1 <= zext_ln110_fu_334_p1(32 - 1 downto 0);
    icmp_ln185_fu_234_p2 <= "1" when (ap_sig_allocacmp_j_6 = i_7) else "0";
    icmp_ln186_fu_246_p2 <= "1" when (unsigned(zext_ln185_fu_230_p1) < unsigned(add_ln185)) else "0";
    lshr_ln5_fu_270_p4 <= add_ln187_fu_264_p2(8 downto 3);
    or_ln105_11_fu_617_p2 <= (xor_ln105_63_fu_612_p2 or xor_ln105_62_fu_607_p2);
    or_ln105_fu_558_p2 <= (xor_ln105_fu_546_p2 or xor_ln105_59_fu_552_p2);
    p503p1_1_address0 <= zext_ln187_5_fu_291_p1(3 - 1 downto 0);

    p503p1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p503p1_1_ce0_local <= ap_const_logic_1;
        else 
            p503p1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln2_fu_252_p3 <= (ap_sig_allocacmp_j_6 & ap_const_lv3_0);
    shl_ln3_fu_527_p3 <= (trunc_ln125_reg_869_pp0_iter6_reg & ap_const_lv32_0);
    sub_ln187_fu_285_p2 <= std_logic_vector(unsigned(empty) - unsigned(ap_sig_allocacmp_j_6));
    t_14_fu_698_p2 <= std_logic_vector(unsigned(t_fu_92) + unsigned(zext_ln190_fu_694_p1));
    t_2_fu_704_p3 <= 
        t_14_fu_698_p2 when (icmp_ln186_reg_763_pp0_iter8_reg(0) = '1') else 
        t_fu_92;
    t_out <= t_fu_92;

    t_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln185_reg_759_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln185_reg_759_pp0_iter7_reg = ap_const_lv1_1))) then 
            t_out_ap_vld <= ap_const_logic_1;
        else 
            t_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tempReg_10_fu_582_p2 <= std_logic_vector(unsigned(xor_ln189_reg_890) + unsigned(zext_ln105_20_fu_578_p1));
    tempReg_fu_534_p3 <= (trunc_ln125_reg_869_pp0_iter6_reg & trunc_ln106_reg_824_pp0_iter6_reg);
    temp_10_fu_471_p2 <= std_logic_vector(unsigned(zext_ln130_15_fu_467_p1) + unsigned(zext_ln130_14_fu_459_p1));
    temp_fu_424_p2 <= std_logic_vector(unsigned(zext_ln123_15_fu_420_p1) + unsigned(zext_ln106_fu_405_p1));
    tmp_40_fu_681_p3 <= and_ln105_fu_676_p2(63 downto 63);
    trunc_ln105_13_fu_665_p1 <= tempReg_10_reg_896_pp0_iter8_reg(63 - 1 downto 0);
    trunc_ln105_fu_477_p1 <= temp_10_fu_471_p2(32 - 1 downto 0);
    trunc_ln106_31_fu_353_p1 <= grp_fu_960_p_dout0(32 - 1 downto 0);
    trunc_ln106_32_fu_357_p1 <= grp_fu_964_p_dout0(32 - 1 downto 0);
    trunc_ln106_33_fu_361_p1 <= grp_fu_968_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_349_p1 <= grp_fu_956_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_440_p1 <= temp_fu_424_p2(32 - 1 downto 0);
    u_2_fu_637_p3 <= 
        u_35_fu_602_p2 when (icmp_ln186_reg_763_pp0_iter7_reg(0) = '1') else 
        u_fu_96;
    u_35_fu_602_p2 <= std_logic_vector(unsigned(tempReg_10_reg_896) + unsigned(u_fu_96));
    u_35_out <= u_fu_96;

    u_35_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln185_reg_759_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln185_reg_759_pp0_iter7_reg = ap_const_lv1_1))) then 
            u_35_out_ap_vld <= ap_const_logic_1;
        else 
            u_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    v_2_fu_587_p3 <= 
        v_39_fu_540_p2 when (icmp_ln186_reg_763_pp0_iter6_reg(0) = '1') else 
        v_fu_100;
    v_39_fu_540_p2 <= std_logic_vector(unsigned(tempReg_fu_534_p3) + unsigned(v_fu_100));
    v_39_out <= v_fu_100;

    v_39_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln185_reg_759_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln185_reg_759_pp0_iter7_reg = ap_const_lv1_1))) then 
            v_39_out_ap_vld <= ap_const_logic_1;
        else 
            v_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln105_59_fu_552_p2 <= (v_fu_100 xor shl_ln3_fu_527_p3);
    xor_ln105_60_fu_564_p2 <= (v_39_fu_540_p2 xor or_ln105_fu_558_p2);
    xor_ln105_61_fu_659_p2 <= (bit_sel_fu_652_p3 xor ap_const_lv1_1);
    xor_ln105_62_fu_607_p2 <= (u_35_fu_602_p2 xor tempReg_10_reg_896);
    xor_ln105_63_fu_612_p2 <= (u_fu_96 xor tempReg_10_reg_896);
    xor_ln105_64_fu_623_p2 <= (u_35_fu_602_p2 xor or_ln105_11_fu_617_p2);
    xor_ln105_fu_546_p2 <= (v_39_fu_540_p2 xor shl_ln3_fu_527_p3);
    xor_ln105_s_fu_668_p3 <= (xor_ln105_61_fu_659_p2 & trunc_ln105_13_fu_665_p1);
    xor_ln189_fu_518_p2 <= (zext_ln189_4_fu_509_p1 xor add_ln189_fu_512_p2);
    zext_ln105_16_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_785),64));
    zext_ln105_20_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_570_p3),64));
    zext_ln105_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_780),64));
    zext_ln106_14_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_reg_864),32));
    zext_ln106_15_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_reg_849),33));
    zext_ln106_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_844),34));
    zext_ln110_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_790),64));
    zext_ln112_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_795),64));
    zext_ln123_14_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_31_reg_829),33));
    zext_ln123_15_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_414_p2),34));
    zext_ln123_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_32_reg_834),33));
    zext_ln130_14_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_reg_875),34));
    zext_ln130_15_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_15_fu_462_p2),34));
    zext_ln130_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_33_reg_839),33));
    zext_ln185_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_6),4));
    zext_ln187_4_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_fu_270_p4),32));
    zext_ln187_5_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln187_fu_285_p2),32));
    zext_ln187_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_252_p3),9));
    zext_ln189_4_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln105_reg_880),64));
    zext_ln189_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln189_4_fu_498_p3),64));
    zext_ln190_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_19_fu_689_p2),64));
end behav;
