115
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./src/ALU.v" 21 ALU
~A 1 "./src/ALU.v" 21 ALU
~M 1 "./src/Add.v" 17 Add
~A 1 "./src/Add.v" 17 Add
~M 1 "./src/CPZero.v" 23 CPZero
~A 1 "./src/CPZero.v" 23 CPZero
~M 1 "./src/Compare.v" 22 Compare
~A 1 "./src/Compare.v" 22 Compare
~M 1 "./src/Control.v" 21 Control
~A 1 "./src/Control.v" 21 Control
~M 1 "./src/Divide.v" 21 Divide
~A 1 "./src/Divide.v" 21 Divide
~M 1 "./src/EXMEM_Stage.v" 18 EXMEM_Stage
~A 1 "./src/EXMEM_Stage.v" 18 EXMEM_Stage
~M 1 "./src/Hazard_Detection.v" 25 Hazard_Detection
~A 1 "./src/Hazard_Detection.v" 25 Hazard_Detection
~M 1 "./src/IDEX_Stage.v" 19 IDEX_Stage
~A 1 "./src/IDEX_Stage.v" 19 IDEX_Stage
~M 1 "./src/IFID_Stage.v" 19 IFID_Stage
~A 1 "./src/IFID_Stage.v" 19 IFID_Stage
~M 1 "./src/MEMWB_Stage.v" 18 MEMWB_Stage
~A 1 "./src/MEMWB_Stage.v" 18 MEMWB_Stage
~M 1 "./src/MemControl.v" 25 MemControl
~A 1 "./src/MemControl.v" 25 MemControl
~M 1 "./src/Mux2.v" 17 Mux2
~A 1 "./src/Mux2.v" 17 Mux2
~M 1 "./src/Mux4.v" 17 Mux4
~A 1 "./src/Mux4.v" 17 Mux4
~M 3 "./src/Processor.v" 21 Processor
~A 1 "./src/Processor.v" 21 Processor
~M 1 "./src/Register.v" 18 Register
~A 1 "./src/Register.v" 18 Register
~M 1 "./src/RegisterFile.v" 19 RegisterFile
~A 1 "./src/RegisterFile.v" 19 RegisterFile
~M 1 "./src/TrapDetect.v" 17 TrapDetect
~A 1 "./src/TrapDetect.v" 17 TrapDetect
