`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:23:44 CST (May 26 2023 07:23:44 UTC)

module dut_entirecomputation_alt3_0(in1, in2, in3, out1);
  input in1, in2;
  input [1:0] in3;
  output [2:0] out1;
  wire in1, in2;
  wire [1:0] in3;
  wire [2:0] out1;
  wire n_0, n_3, n_4, n_6, n_7, n_8, n_9, n_10;
  wire n_26, n_27, n_28, n_29, n_30, n_44;
  NAND2X2 g411(.A (n_26), .B (n_9), .Y (out1[1]));
  NOR2X1 g412(.A (in1), .B (n_10), .Y (out1[0]));
  NOR2X1 g416(.A (n_28), .B (n_4), .Y (n_10));
  NAND2X4 g415(.A (n_30), .B (n_6), .Y (n_9));
  INVX1 g417(.A (n_7), .Y (n_8));
  NOR2X8 g419(.A (in1), .B (n_3), .Y (n_6));
  NOR2X6 g420(.A (in1), .B (n_0), .Y (n_7));
  NOR2X2 g422(.A (in2), .B (n_3), .Y (n_4));
  CLKINVX12 g424(.A (in3[1]), .Y (n_0));
  CLKINVX16 g426(.A (in3[0]), .Y (n_3));
  NOR2X1 g428(.A (n_44), .B (n_8), .Y (out1[2]));
  NAND2X4 g430(.A (n_44), .B (n_7), .Y (n_26));
  NOR2X4 g431(.A (in3[0]), .B (n_27), .Y (n_28));
  CLKINVX8 g432(.A (in2), .Y (n_27));
  NOR2X8 g433(.A (in3[1]), .B (n_29), .Y (n_30));
  CLKINVX12 g425_dup(.A (in2), .Y (n_29));
  NAND2X8 g423_dup436(.A (in2), .B (in3[0]), .Y (n_44));
endmodule

