#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021b28fc4ca0 .scope module, "conv1_image_sink" "conv1_image_sink" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "s_tvalid";
    .port_info 3 /INPUT 24 "s_tdata";
    .port_info 4 /INPUT 1 "s_tlast";
    .port_info 5 /OUTPUT 1 "s_tready";
o0000021b28fc6e98 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b28fb47f0_0 .net "clk", 0 0, o0000021b28fc6e98;  0 drivers
v0000021b28fb4070_0 .var/i "pix", 31 0;
o0000021b28fc6ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b28fb4430_0 .net "rst_n", 0 0, o0000021b28fc6ef8;  0 drivers
o0000021b28fc6f28 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021b28fb4930_0 .net "s_tdata", 23 0, o0000021b28fc6f28;  0 drivers
o0000021b28fc6f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b28fb4110_0 .net "s_tlast", 0 0, o0000021b28fc6f58;  0 drivers
L_0000021b29030088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021b28fb49d0_0 .net "s_tready", 0 0, L_0000021b29030088;  1 drivers
o0000021b28fc6fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b28fb4bb0_0 .net "s_tvalid", 0 0, o0000021b28fc6fb8;  0 drivers
E_0000021b28fb0390/0 .event negedge, v0000021b28fb4430_0;
E_0000021b28fb0390/1 .event posedge, v0000021b28fb47f0_0;
E_0000021b28fb0390 .event/or E_0000021b28fb0390/0, E_0000021b28fb0390/1;
S_0000021b28fc1260 .scope module, "tb_axis_rgb_packer_verify" "tb_axis_rgb_packer_verify" 3 3;
 .timescale -9 -12;
P_0000021b28f42b80 .param/l "CHECK_PIXELS" 1 3 15, +C4<00000000000000000000000000010000>;
P_0000021b28f42bb8 .param/l "IMG_PIXELS" 1 3 13, +C4<00000000000000000000010000000000>;
P_0000021b28f42bf0 .param/l "LEN" 1 3 14, C4<00000000000000000000110000000000>;
v0000021b2901fd90_0 .var "clk", 0 0;
v0000021b2901f430_0 .net "done", 0 0, v0000021b29016bd0_0;  1 drivers
v0000021b29020830_0 .var/i "errors", 31 0;
v0000021b2901f6b0 .array "exp_b", 1023 0, 7 0;
v0000021b2901f750 .array "exp_g", 1023 0, 7 0;
v0000021b2901fa70 .array "exp_r", 1023 0, 7 0;
v0000021b2901f9d0_0 .net "mem_req_addr", 31 0, v0000021b29020b50_0;  1 drivers
v0000021b290203d0_0 .net "mem_req_valid", 0 0, v0000021b29020bf0_0;  1 drivers
v0000021b29020010_0 .net "mem_resp_data", 7 0, v0000021b29015ff0_0;  1 drivers
v0000021b29020790_0 .net "mem_resp_valid", 0 0, v0000021b29015550_0;  1 drivers
v0000021b2901f7f0_0 .var/i "pix", 31 0;
v0000021b2901f890_0 .net "rgb_tdata", 23 0, v0000021b29020290_0;  1 drivers
v0000021b29020970_0 .net "rgb_tlast", 0 0, v0000021b290205b0_0;  1 drivers
v0000021b2901fb10_0 .net "rgb_tvalid", 0 0, v0000021b2901f2f0_0;  1 drivers
v0000021b2901fcf0_0 .var "rst_n", 0 0;
v0000021b290200b0_0 .net "s_tdata", 7 0, L_0000021b28fbb700;  1 drivers
v0000021b29020510_0 .net "s_tready", 0 0, L_0000021b28fbacf0;  1 drivers
v0000021b29024b70_0 .net "s_tvalid", 0 0, L_0000021b29023450;  1 drivers
v0000021b29023950_0 .var "start", 0 0;
S_0000021b28fa04d0 .scope module, "ddr" "ddr_mem_dualport" 3 33, 4 3 0, S_0000021b28fc1260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "a_req_valid";
    .port_info 3 /INPUT 32 "a_req_addr";
    .port_info 4 /OUTPUT 1 "a_resp_valid";
    .port_info 5 /OUTPUT 8 "a_resp_rdata";
    .port_info 6 /INPUT 1 "b_req_valid";
    .port_info 7 /INPUT 32 "b_req_addr";
    .port_info 8 /INPUT 8 "b_req_wdata";
P_0000021b28fae000 .param/l "DDR_SIZE" 0 4 4, +C4<000000000000000000000000000000010000000000000000>;
P_0000021b28fae038 .param/l "READ_LATENCY" 0 4 5, +C4<00000000000000000000000000000011>;
v0000021b290164f0_0 .net "a_req_addr", 31 0, v0000021b29020b50_0;  alias, 1 drivers
v0000021b29016270_0 .net "a_req_valid", 0 0, v0000021b29020bf0_0;  alias, 1 drivers
v0000021b29015ff0_0 .var "a_resp_rdata", 7 0;
v0000021b29015550_0 .var "a_resp_valid", 0 0;
L_0000021b29030118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29015eb0_0 .net "b_req_addr", 31 0, L_0000021b29030118;  1 drivers
L_0000021b290300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021b29015f50_0 .net "b_req_valid", 0 0, L_0000021b290300d0;  1 drivers
L_0000021b29030160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021b29015190_0 .net "b_req_wdata", 7 0, L_0000021b29030160;  1 drivers
v0000021b29016090_0 .net "clk", 0 0, v0000021b2901fd90_0;  1 drivers
v0000021b29016db0 .array "ddr_mem", 65535 0, 7 0;
v0000021b29015230_0 .var/i "i", 31 0;
v0000021b29016630 .array "rd_addr_pipe", 2 0, 31 0;
v0000021b29016130 .array "rd_valid_pipe", 2 0, 0 0;
v0000021b29016770_0 .net "rst_n", 0 0, v0000021b2901fcf0_0;  1 drivers
E_0000021b28fb0750 .event posedge, v0000021b29016090_0;
E_0000021b28fb0cd0/0 .event negedge, v0000021b29016770_0;
E_0000021b28fb0cd0/1 .event posedge, v0000021b29016090_0;
E_0000021b28fb0cd0 .event/or E_0000021b28fb0cd0/0, E_0000021b28fb0cd0/1;
S_0000021b28fa0660 .scope module, "dma" "dma_read" 3 48, 5 3 0, S_0000021b28fc1260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "base_addr";
    .port_info 4 /INPUT 32 "length";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "mem_req_valid";
    .port_info 7 /OUTPUT 1 "mem_req_write";
    .port_info 8 /OUTPUT 32 "mem_req_addr";
    .port_info 9 /INPUT 1 "mem_resp_valid";
    .port_info 10 /INPUT 8 "mem_resp_rdata";
    .port_info 11 /OUTPUT 1 "m_tvalid";
    .port_info 12 /OUTPUT 8 "m_tdata";
    .port_info 13 /INPUT 1 "m_tready";
P_0000021b28fb1490 .param/l "MAX_OUTSTANDING" 0 5 4, +C4<00000000000000000000000000001000>;
v0000021b29016a90_0 .var "active", 0 0;
L_0000021b290303e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29015050_0 .net "base_addr", 31 0, L_0000021b290303e8;  1 drivers
v0000021b29016b30_0 .net "clk", 0 0, v0000021b2901fd90_0;  alias, 1 drivers
v0000021b29016bd0_0 .var "done", 0 0;
v0000021b29015af0_0 .net "fifo_empty", 0 0, L_0000021b29024850;  1 drivers
L_0000021b29030430 .functor BUFT 1, C4<00000000000000000000110000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29015c30_0 .net "length", 31 0, L_0000021b29030430;  1 drivers
v0000021b29016c70_0 .net "m_tdata", 7 0, L_0000021b28fbb700;  alias, 1 drivers
v0000021b29015d70_0 .net "m_tready", 0 0, L_0000021b28fbacf0;  alias, 1 drivers
v0000021b290150f0_0 .net "m_tvalid", 0 0, L_0000021b29023450;  alias, 1 drivers
v0000021b29020b50_0 .var "mem_req_addr", 31 0;
v0000021b29020bf0_0 .var "mem_req_valid", 0 0;
L_0000021b290301a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021b2901fed0_0 .net "mem_req_write", 0 0, L_0000021b290301a8;  1 drivers
v0000021b29020ab0_0 .net "mem_resp_rdata", 7 0, v0000021b29015ff0_0;  alias, 1 drivers
v0000021b29020150_0 .net "mem_resp_valid", 0 0, v0000021b29015550_0;  alias, 1 drivers
v0000021b2901f570_0 .net "outstanding", 31 0, L_0000021b29023130;  1 drivers
v0000021b29020a10_0 .var "req_count", 31 0;
v0000021b2901fe30_0 .var "resp_count", 31 0;
v0000021b2901f930_0 .net "rst_n", 0 0, v0000021b2901fcf0_0;  alias, 1 drivers
v0000021b2901f250_0 .net "start", 0 0, v0000021b29023950_0;  1 drivers
L_0000021b29023130 .arith/sub 32, v0000021b29020a10_0, v0000021b2901fe30_0;
S_0000021b28f7aab0 .scope module, "fifo" "byte_fifo" 5 37, 6 3 0, S_0000021b28fa0660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "s_tvalid";
    .port_info 3 /INPUT 8 "s_tdata";
    .port_info 4 /OUTPUT 1 "s_tready";
    .port_info 5 /OUTPUT 1 "m_tvalid";
    .port_info 6 /OUTPUT 8 "m_tdata";
    .port_info 7 /INPUT 1 "m_tready";
    .port_info 8 /OUTPUT 1 "empty";
P_0000021b28fb1850 .param/l "DEPTH" 0 6 4, +C4<00000000000000000000000000001000>;
L_0000021b28fbb930 .functor AND 1, v0000021b29015550_0, L_0000021b290245d0, C4<1>, C4<1>;
L_0000021b28fbb5b0 .functor AND 1, L_0000021b29023450, L_0000021b28fbacf0, C4<1>, C4<1>;
L_0000021b28fbb700 .functor BUFZ 8, L_0000021b29024170, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021b290152d0_0 .net *"_ivl_12", 31 0, L_0000021b290242b0;  1 drivers
L_0000021b29030280 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29016950_0 .net *"_ivl_15", 27 0, L_0000021b29030280;  1 drivers
L_0000021b290302c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29016e50_0 .net/2u *"_ivl_16", 31 0, L_0000021b290302c8;  1 drivers
v0000021b29015870_0 .net *"_ivl_20", 7 0, L_0000021b29024170;  1 drivers
v0000021b29016590_0 .net *"_ivl_22", 4 0, L_0000021b29024030;  1 drivers
L_0000021b29030310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021b29016d10_0 .net *"_ivl_25", 1 0, L_0000021b29030310;  1 drivers
v0000021b290166d0_0 .net *"_ivl_28", 31 0, L_0000021b29024670;  1 drivers
L_0000021b29030358 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29016310_0 .net *"_ivl_31", 27 0, L_0000021b29030358;  1 drivers
L_0000021b290303a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b290154b0_0 .net/2u *"_ivl_32", 31 0, L_0000021b290303a0;  1 drivers
v0000021b29015910_0 .net *"_ivl_4", 31 0, L_0000021b29024210;  1 drivers
L_0000021b290301f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021b29016810_0 .net *"_ivl_7", 27 0, L_0000021b290301f0;  1 drivers
L_0000021b29030238 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000021b290159b0_0 .net/2u *"_ivl_8", 31 0, L_0000021b29030238;  1 drivers
v0000021b29015b90_0 .net "clk", 0 0, v0000021b2901fd90_0;  alias, 1 drivers
v0000021b29015410_0 .var "count", 3 0;
v0000021b29014fb0_0 .net "do_read", 0 0, L_0000021b28fbb5b0;  1 drivers
v0000021b29015e10_0 .net "do_write", 0 0, L_0000021b28fbb930;  1 drivers
v0000021b29015cd0_0 .net "empty", 0 0, L_0000021b29024850;  alias, 1 drivers
v0000021b290163b0_0 .net "m_tdata", 7 0, L_0000021b28fbb700;  alias, 1 drivers
v0000021b290155f0_0 .net "m_tready", 0 0, L_0000021b28fbacf0;  alias, 1 drivers
v0000021b29016450_0 .net "m_tvalid", 0 0, L_0000021b29023450;  alias, 1 drivers
v0000021b29015370 .array "mem", 7 0, 7 0;
v0000021b290168b0_0 .var "rd_ptr", 2 0;
v0000021b29015a50_0 .net "rst_n", 0 0, v0000021b2901fcf0_0;  alias, 1 drivers
v0000021b29015690_0 .net "s_tdata", 7 0, v0000021b29015ff0_0;  alias, 1 drivers
v0000021b29015730_0 .net "s_tready", 0 0, L_0000021b290245d0;  1 drivers
v0000021b290157d0_0 .net "s_tvalid", 0 0, v0000021b29015550_0;  alias, 1 drivers
v0000021b290169f0_0 .var "wr_ptr", 2 0;
L_0000021b29024210 .concat [ 4 28 0 0], v0000021b29015410_0, L_0000021b290301f0;
L_0000021b290245d0 .cmp/gt 32, L_0000021b29030238, L_0000021b29024210;
L_0000021b290242b0 .concat [ 4 28 0 0], v0000021b29015410_0, L_0000021b29030280;
L_0000021b29023450 .cmp/gt 32, L_0000021b290242b0, L_0000021b290302c8;
L_0000021b29024170 .array/port v0000021b29015370, L_0000021b29024030;
L_0000021b29024030 .concat [ 3 2 0 0], v0000021b290168b0_0, L_0000021b29030310;
L_0000021b29024670 .concat [ 4 28 0 0], v0000021b29015410_0, L_0000021b29030358;
L_0000021b29024850 .cmp/eq 32, L_0000021b29024670, L_0000021b290303a0;
S_0000021b28f7ac40 .scope module, "packer" "axis_rgb_packer" 3 75, 7 3 0, S_0000021b28fc1260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "s_tvalid";
    .port_info 3 /INPUT 8 "s_tdata";
    .port_info 4 /OUTPUT 1 "s_tready";
    .port_info 5 /OUTPUT 1 "m_tvalid";
    .port_info 6 /OUTPUT 24 "m_tdata";
    .port_info 7 /OUTPUT 1 "m_tlast";
    .port_info 8 /INPUT 1 "m_tready";
P_0000021b28f7add0 .param/l "IMG_PIXELS" 0 7 4, +C4<00000000000000000000010000000000>;
P_0000021b28f7ae08 .param/l "ST_B" 1 7 23, C4<10>;
P_0000021b28f7ae40 .param/l "ST_G" 1 7 22, C4<01>;
P_0000021b28f7ae78 .param/l "ST_R" 1 7 21, C4<00>;
L_0000021b29030508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000021b28fbad60 .functor OR 1, L_0000021b29023270, L_0000021b29030508, C4<0>, C4<0>;
L_0000021b28fbb1c0 .functor AND 1, L_0000021b290243f0, L_0000021b28fbad60, C4<1>, C4<1>;
L_0000021b28fbacf0 .functor OR 1, L_0000021b29024350, L_0000021b28fbb1c0, C4<0>, C4<0>;
L_0000021b29030478 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021b2901f610_0 .net/2u *"_ivl_0", 1 0, L_0000021b29030478;  1 drivers
v0000021b29020d30_0 .net *"_ivl_11", 0 0, L_0000021b28fbad60;  1 drivers
v0000021b29020dd0_0 .net *"_ivl_13", 0 0, L_0000021b28fbb1c0;  1 drivers
v0000021b29020470_0 .net *"_ivl_2", 0 0, L_0000021b29024350;  1 drivers
L_0000021b290304c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021b29020650_0 .net/2u *"_ivl_4", 1 0, L_0000021b290304c0;  1 drivers
v0000021b290201f0_0 .net *"_ivl_6", 0 0, L_0000021b290243f0;  1 drivers
v0000021b2901fc50_0 .net *"_ivl_9", 0 0, L_0000021b29023270;  1 drivers
v0000021b2901f4d0_0 .net "clk", 0 0, v0000021b2901fd90_0;  alias, 1 drivers
v0000021b290206f0 .array "g_buf", 1023 0, 7 0;
v0000021b2901ff70_0 .var "g_idx", 31 0;
v0000021b29020290_0 .var "m_tdata", 23 0;
v0000021b290205b0_0 .var "m_tlast", 0 0;
v0000021b29020e70_0 .net "m_tready", 0 0, L_0000021b29030508;  1 drivers
v0000021b2901f2f0_0 .var "m_tvalid", 0 0;
v0000021b290208d0_0 .var "pix_idx", 31 0;
v0000021b2901f390 .array "r_buf", 1023 0, 7 0;
v0000021b2901efd0_0 .var "r_idx", 31 0;
v0000021b2901f070_0 .net "rst_n", 0 0, v0000021b2901fcf0_0;  alias, 1 drivers
v0000021b2901f110_0 .net "s_tdata", 7 0, L_0000021b28fbb700;  alias, 1 drivers
v0000021b29020330_0 .net "s_tready", 0 0, L_0000021b28fbacf0;  alias, 1 drivers
v0000021b2901f1b0_0 .net "s_tvalid", 0 0, L_0000021b29023450;  alias, 1 drivers
v0000021b2901fbb0_0 .var "state", 1 0;
L_0000021b29024350 .cmp/ne 2, v0000021b2901fbb0_0, L_0000021b29030478;
L_0000021b290243f0 .cmp/eq 2, v0000021b2901fbb0_0, L_0000021b290304c0;
L_0000021b29023270 .reduce/nor v0000021b2901f2f0_0;
    .scope S_0000021b28fc4ca0;
T_0 ;
    %wait E_0000021b28fb0390;
    %load/vec4 v0000021b28fb4430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b28fb4070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021b28fb4bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000021b28fb49d0_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 21 "$display", "PIX %0d | R=%0d G=%0d B=%0d TLAST=%0d", v0000021b28fb4070_0, &PV<v0000021b28fb4930_0, 16, 8>, &PV<v0000021b28fb4930_0, 8, 8>, &PV<v0000021b28fb4930_0, 0, 8>, v0000021b28fb4110_0 {0 0 0};
    %load/vec4 v0000021b28fb4070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021b28fb4070_0, 0;
    %load/vec4 v0000021b28fb4110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b28fb4070_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021b28fa04d0;
T_1 ;
    %wait E_0000021b28fb0cd0;
    %load/vec4 v0000021b29016770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b29015230_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000021b29015230_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000021b29015230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016130, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021b29015230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016630, 0, 4;
    %load/vec4 v0000021b29015230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b29015230_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29015550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021b29015ff0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021b29015230_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000021b29015230_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0000021b29015230_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021b29016130, 4;
    %ix/getv/s 3, v0000021b29015230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016130, 0, 4;
    %load/vec4 v0000021b29015230_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000021b29016630, 4;
    %ix/getv/s 3, v0000021b29015230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016630, 0, 4;
    %load/vec4 v0000021b29015230_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021b29015230_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0000021b29016270_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016130, 0, 4;
    %load/vec4 v0000021b290164f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016630, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b29016130, 4;
    %assign/vec4 v0000021b29015550_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b29016130, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021b29016630, 5;
    %ix/vec4 4;
    %load/vec4a v0000021b29016db0, 4;
    %assign/vec4 v0000021b29015ff0_0, 0;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021b28fa04d0;
T_2 ;
    %wait E_0000021b28fb0750;
    %load/vec4 v0000021b29015f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000021b29015190_0;
    %ix/getv 3, v0000021b29015eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29016db0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021b28f7aab0;
T_3 ;
    %wait E_0000021b28fb0cd0;
    %load/vec4 v0000021b29015a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b290169f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021b290168b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021b29015410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021b29015e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000021b29015690_0;
    %load/vec4 v0000021b290169f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b29015370, 0, 4;
    %load/vec4 v0000021b290169f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021b290169f0_0, 0;
T_3.2 ;
    %load/vec4 v0000021b29014fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021b290168b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021b290168b0_0, 0;
T_3.4 ;
    %load/vec4 v0000021b29015e10_0;
    %load/vec4 v0000021b29014fb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v0000021b29015410_0;
    %assign/vec4 v0000021b29015410_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0000021b29015410_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021b29015410_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0000021b29015410_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000021b29015410_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021b28fa0660;
T_4 ;
    %wait E_0000021b28fb0cd0;
    %load/vec4 v0000021b2901f930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29016a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29016bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29020bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b29020b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b29020a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b2901fe30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29016bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29020bf0_0, 0;
    %load/vec4 v0000021b2901f250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000021b29016a90_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b29016a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b29020a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b2901fe30_0, 0;
T_4.2 ;
    %load/vec4 v0000021b29016a90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.8, 10;
    %load/vec4 v0000021b29020a10_0;
    %load/vec4 v0000021b29015c30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0000021b2901f570_0;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b29020bf0_0, 0;
    %load/vec4 v0000021b29015050_0;
    %load/vec4 v0000021b29020a10_0;
    %add;
    %assign/vec4 v0000021b29020b50_0, 0;
    %load/vec4 v0000021b29020a10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021b29020a10_0, 0;
T_4.5 ;
    %load/vec4 v0000021b29020150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0000021b2901fe30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021b2901fe30_0, 0;
T_4.9 ;
    %load/vec4 v0000021b29016a90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.15, 11;
    %load/vec4 v0000021b29020a10_0;
    %load/vec4 v0000021b29015c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.14, 10;
    %load/vec4 v0000021b2901fe30_0;
    %load/vec4 v0000021b29015c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0000021b29015af0_0;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b29016bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29016a90_0, 0;
T_4.11 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021b28f7ac40;
T_5 ;
    %wait E_0000021b28fb0cd0;
    %load/vec4 v0000021b2901f070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b2901fbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b2901efd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b2901ff70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b290208d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b2901f2f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000021b29020290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b290205b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021b2901f2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000021b29020e70_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b2901f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b290205b0_0, 0;
T_5.2 ;
    %load/vec4 v0000021b2901f1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0000021b29020330_0;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0000021b2901fbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0000021b2901f110_0;
    %ix/getv 3, v0000021b2901efd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b2901f390, 0, 4;
    %load/vec4 v0000021b2901efd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021b2901efd0_0, 0;
    %load/vec4 v0000021b2901efd0_0;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b2901efd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021b2901fbb0_0, 0;
T_5.12 ;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0000021b2901f110_0;
    %ix/getv 3, v0000021b2901ff70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021b290206f0, 0, 4;
    %load/vec4 v0000021b2901ff70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021b2901ff70_0, 0;
    %load/vec4 v0000021b2901ff70_0;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021b2901ff70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021b2901fbb0_0, 0;
T_5.14 ;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000021b2901f2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_5.18, 8;
    %load/vec4 v0000021b29020e70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.18;
    %jmp/0xz  T_5.16, 8;
    %ix/getv 4, v0000021b290208d0_0;
    %load/vec4a v0000021b2901f390, 4;
    %ix/getv 4, v0000021b290208d0_0;
    %load/vec4a v0000021b290206f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021b2901f110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021b29020290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b2901f2f0_0, 0;
    %load/vec4 v0000021b290208d0_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000021b290205b0_0, 0;
    %load/vec4 v0000021b290208d0_0;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %load/vec4 v0000021b290208d0_0;
    %addi 1, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %assign/vec4 v0000021b290208d0_0, 0;
    %load/vec4 v0000021b290208d0_0;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021b2901fbb0_0, 0;
T_5.21 ;
T_5.16 ;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021b28fc1260;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b2901fd90_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021b2901fd90_0;
    %inv;
    %store/vec4 v0000021b2901fd90_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000021b28fc1260;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b2901fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021b29023950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b2901f7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021b29020830_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021b2901fcf0_0, 0, 1;
    %vpi_call 3 106 "$readmemh", "image_txt/image_r.mem", v0000021b2901fa70 {0 0 0};
    %vpi_call 3 107 "$readmemh", "image_txt/image_g.mem", v0000021b2901f750 {0 0 0};
    %vpi_call 3 108 "$readmemh", "image_txt/image_b.mem", v0000021b2901f6b0 {0 0 0};
    %vpi_call 3 111 "$readmemh", "image_txt/image_r.mem", v0000021b29016db0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %vpi_call 3 112 "$readmemh", "image_txt/image_g.mem", v0000021b29016db0, P_0000021b28f42bb8, 32'sb00000000000000000000011111111111 {0 0 0};
    %vpi_call 3 113 "$readmemh", "image_txt/image_b.mem", v0000021b29016db0, 32'sb00000000000000000000100000000000, 32'sb00000000000000000000101111111111 {0 0 0};
    %wait E_0000021b28fb0750;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021b29023950_0, 0;
    %wait E_0000021b28fb0750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021b29023950_0, 0;
    %end;
    .thread T_7;
    .scope S_0000021b28fc1260;
T_8 ;
    %wait E_0000021b28fb0750;
    %load/vec4 v0000021b2901fb10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000021b2901f7f0_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 3 123 "$display", "PIX %0d | R=%0d G=%0d B=%0d | TLAST=%0d | EXP_R=%0d EXP_G=%0d EXP_B=%0d", v0000021b2901f7f0_0, &PV<v0000021b2901f890_0, 16, 8>, &PV<v0000021b2901f890_0, 8, 8>, &PV<v0000021b2901f890_0, 0, 8>, v0000021b29020970_0, &A<v0000021b2901fa70, v0000021b2901f7f0_0 >, &A<v0000021b2901f750, v0000021b2901f7f0_0 >, &A<v0000021b2901f6b0, v0000021b2901f7f0_0 > {0 0 0};
    %load/vec4 v0000021b2901f890_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0000021b2901f7f0_0;
    %load/vec4a v0000021b2901fa70, 4;
    %cmp/ne;
    %jmp/1 T_8.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021b2901f890_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0000021b2901f7f0_0;
    %load/vec4a v0000021b2901f750, 4;
    %cmp/ne;
    %flag_or 6, 8;
T_8.6;
    %jmp/1 T_8.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000021b2901f890_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0000021b2901f7f0_0;
    %load/vec4a v0000021b2901f6b0, 4;
    %cmp/ne;
    %flag_or 6, 8;
T_8.5;
    %jmp/0xz  T_8.3, 6;
    %vpi_call 3 138 "$display", "ERROR at pixel %0d", v0000021b2901f7f0_0 {0 0 0};
    %load/vec4 v0000021b29020830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b29020830_0, 0, 32;
T_8.3 ;
    %load/vec4 v0000021b2901f7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021b2901f7f0_0, 0, 32;
    %load/vec4 v0000021b2901f7f0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v0000021b29020830_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %vpi_call 3 146 "$display", "[PASS] RGB packing verified" {0 0 0};
    %jmp T_8.10;
T_8.9 ;
    %vpi_call 3 148 "$display", "[FAIL] RGB packing errors = %0d", v0000021b29020830_0 {0 0 0};
T_8.10 ;
    %vpi_call 3 149 "$finish" {0 0 0};
T_8.7 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "conv1_image_sink.v";
    "tb_axis_rgb_packer.v";
    "ddr_mem_dualport.v";
    "dma_read.v";
    "byte_fifo.v";
    "axis_rgb_packer.v";
