digraph "CFG for '_Z15MatrixMulKernelPfS_S_i' function" {
	label="CFG for '_Z15MatrixMulKernelPfS_S_i' function";

	Node0x5f70fb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = mul nsw i32 %6, 7\l  %10 = add nsw i32 %9, %8\l  %11 = mul nsw i32 %5, 7\l  %12 = add nsw i32 %11, %7\l  %13 = sdiv i32 %3, 7\l  %14 = icmp sgt i32 %3, 6\l  %15 = mul nsw i32 %10, %3\l  br i1 %14, label %16, label %34\l|{<s0>T|<s1>F}}"];
	Node0x5f70fb0:s0 -> Node0x5f73430;
	Node0x5f70fb0:s1 -> Node0x5f734c0;
	Node0x5f73430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%16:\l16:                                               \l  %17 = add i32 %15, %7\l  %18 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 %7\l  %19 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 %8, i32 %7\l  %20 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 0\l  %21 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 0, i32 %7\l  %22 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 1\l  %23 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 1, i32 %7\l  %24 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 2\l  %25 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 2, i32 %7\l  %26 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 3\l  %27 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 3, i32 %7\l  %28 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 4\l  %29 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 4, i32 %7\l  %30 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 5\l  %31 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 5, i32 %7\l  %32 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 6\l  %33 = getelementptr inbounds [7 x [7 x float]], [7 x [7 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 6, i32 %7\l  br label %39\l}"];
	Node0x5f73430 -> Node0x5f73760;
	Node0x5f734c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%34:\l34:                                               \l  %35 = phi float [ 0.000000e+00, %4 ], [ %80, %39 ]\l  %36 = add nsw i32 %15, %12\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %2, i64 %37\l  store float %35, float addrspace(1)* %38, align 4, !tbaa !5\l  ret void\l}"];
	Node0x5f73760 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  %40 = phi i32 [ 0, %16 ], [ %81, %39 ]\l  %41 = phi float [ 0.000000e+00, %16 ], [ %80, %39 ]\l  %42 = mul nuw nsw i32 %40, 7\l  %43 = add i32 %17, %42\l  %44 = sext i32 %43 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %0, i64 %44\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %46, float addrspace(3)* %18, align 4, !tbaa !5\l  %47 = add nuw nsw i32 %42, %8\l  %48 = mul nsw i32 %47, %3\l  %49 = add nsw i32 %48, %12\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %1, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %52, float addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %53 = load float, float addrspace(3)* %20, align 4, !tbaa !5\l  %54 = load float, float addrspace(3)* %21, align 4, !tbaa !5\l  %55 = fmul contract float %53, %54\l  %56 = fadd contract float %41, %55\l  %57 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %58 = load float, float addrspace(3)* %23, align 4, !tbaa !5\l  %59 = fmul contract float %57, %58\l  %60 = fadd contract float %56, %59\l  %61 = load float, float addrspace(3)* %24, align 4, !tbaa !5\l  %62 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %63 = fmul contract float %61, %62\l  %64 = fadd contract float %60, %63\l  %65 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %66 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %67 = fmul contract float %65, %66\l  %68 = fadd contract float %64, %67\l  %69 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %70 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %71 = fmul contract float %69, %70\l  %72 = fadd contract float %68, %71\l  %73 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %74 = load float, float addrspace(3)* %31, align 4, !tbaa !5\l  %75 = fmul contract float %73, %74\l  %76 = fadd contract float %72, %75\l  %77 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %78 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %79 = fmul contract float %77, %78\l  %80 = fadd contract float %76, %79\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %81 = add nuw nsw i32 %40, 1\l  %82 = icmp eq i32 %81, %13\l  br i1 %82, label %34, label %39, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5f73760:s0 -> Node0x5f734c0;
	Node0x5f73760:s1 -> Node0x5f73760;
}
