

================================================================
== Vitis HLS Report for 'Sobel_0_3_0_2_1080_1920_1_false_s'
================================================================
* Date:           Thu Mar 25 14:57:14 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.529 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082004|  2082004| 13.881 ms | 13.881 ms |  2082004|  2082004|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44  |xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s  |  2082003|  2082003| 13.881 ms | 13.881 ms |  2082003|  2082003|   none  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%width = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %p_src_mat_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:1747]   --->   Operation 3 'read' 'width' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%height = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %p_src_mat_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:1748]   --->   Operation 4 'read' 'height' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln1761 = call void @xFSobelFilter3x3<0, 2, 1080, 1920, 1, 0, 3, 1, 1, 5, 1920, false>, i8 %in_harris_mat_419, i16 %gradx_mat_49, i16 %grady_mat_410, i11 %height, i11 %width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:1761]   --->   Operation 5 'call' 'call_ln1761' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_49, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_410, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_src_mat_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_src_mat_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_410, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_49, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_harris_mat_419, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln1761 = call void @xFSobelFilter3x3<0, 2, 1080, 1920, 1, 0, 3, 1, 1, 5, 1920, false>, i8 %in_harris_mat_419, i16 %gradx_mat_49, i16 %grady_mat_410, i11 %height, i11 %width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_sobel.hpp:1761]   --->   Operation 14 'call' 'call_ln1761' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 15 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_harris_mat_419]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradx_mat_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady_mat_410]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width             (read         ) [ 001]
height            (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln1761       (call         ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_harris_mat_419">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_harris_mat_419"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradx_mat_49">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx_mat_49"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="grady_mat_410">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady_mat_410"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_mat_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_mat_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobelFilter3x3<0, 2, 1080, 1920, 1, 0, 3, 1, 1, 5, 1920, false>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="width_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="11" slack="0"/>
<pin id="34" dir="0" index="1" bw="11" slack="0"/>
<pin id="35" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="height_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="11" slack="0"/>
<pin id="40" dir="0" index="1" bw="11" slack="0"/>
<pin id="41" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="16" slack="0"/>
<pin id="48" dir="0" index="3" bw="16" slack="0"/>
<pin id="49" dir="0" index="4" bw="11" slack="0"/>
<pin id="50" dir="0" index="5" bw="11" slack="0"/>
<pin id="51" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1761/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="width_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="1"/>
<pin id="60" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="63" class="1005" name="height_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="1"/>
<pin id="65" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="56"><net_src comp="38" pin="2"/><net_sink comp="44" pin=4"/></net>

<net id="57"><net_src comp="32" pin="2"/><net_sink comp="44" pin=5"/></net>

<net id="61"><net_src comp="32" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="44" pin=5"/></net>

<net id="66"><net_src comp="38" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="44" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradx_mat_49 | {1 2 }
	Port: grady_mat_410 | {1 2 }
 - Input state : 
	Port: Sobel<0, 3, 0, 2, 1080, 1920, 1, false> : in_harris_mat_419 | {1 2 }
	Port: Sobel<0, 3, 0, 2, 1080, 1920, 1, false> : p_src_mat_1 | {1 }
	Port: Sobel<0, 3, 0, 2, 1080, 1920, 1, false> : p_src_mat_2 | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44 |    3    |  10.496 |   356   |   738   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          width_read_fu_32                         |    0    |    0    |    0    |    0    |
|          |                         height_read_fu_38                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    3    |  10.496 |   356   |   738   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|height_reg_63|   11   |
| width_reg_58|   11   |
+-------------+--------+
|    Total    |   22   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44 |  p4  |   2  |  11  |   22   ||    9    |
| grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44 |  p5  |   2  |  11  |   22   ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   44   ||  1.312  ||    18   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   10   |   356  |   738  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   22   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |   378  |   756  |
+-----------+--------+--------+--------+--------+
