// Seed: 326717778
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_18,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input supply0 id_8,
    output tri0 id_9,
    output tri id_10,
    input supply0 id_11,
    output wor id_12,
    input tri1 id_13,
    input tri id_14,
    input supply1 id_15,
    input wor id_16
);
  assign id_18 = id_4 == id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5
    , id_33,
    output tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10
    , id_34,
    output tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    input wor id_14,
    input wor id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri id_18,
    output uwire id_19,
    output tri id_20,
    output supply1 id_21,
    input tri id_22,
    input wand id_23,
    input wand id_24,
    input supply0 id_25,
    input wand id_26,
    input uwire id_27,
    output tri id_28,
    output wor id_29
    , id_35,
    input wire id_30,
    output uwire id_31
);
  wire id_36;
  module_0(
      id_8,
      id_23,
      id_16,
      id_25,
      id_27,
      id_27,
      id_12,
      id_16,
      id_25,
      id_21,
      id_7,
      id_0,
      id_31,
      id_27,
      id_22,
      id_30,
      id_10
  );
endmodule
