==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Adding design file 'src/brl_corr_hls.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'src/brl_corr_hls_tb.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/brl_corr_hls.h' to the project
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-7] User does not set_part, FPO V7 c-model will be used by default.
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
    while executing
"source D:/work/vivado/pynq/barrel_distortion_correction/hls_brl_corr1/run_csim.tcl"
    invoked from within
"hls::main D:/work/vivado/pynq/barrel_distortion_correction/hls_brl_corr1/run_csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
