Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun  8 13:43:32 2025
| Host         : RudyAsus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   466 |
|    Minimum number of control sets                        |   466 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1083 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   466 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     6 |
| >= 16              |   238 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             601 |          240 |
| No           | No                    | Yes                    |              42 |           11 |
| No           | Yes                   | No                     |             679 |          279 |
| Yes          | No                    | No                     |            6436 |         2589 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            2211 |          587 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state40                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state163                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state127                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                                           | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                                           | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                                          | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_16                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/offset_16_reg_15245_reg[0]_2                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_17                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep_8[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__0_3                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_3                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_9                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_6                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_12                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/offset_16_reg_15245_reg[0]_4                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/offset_16_reg_15245_reg[0]_3                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep_10                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_13                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_9[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_10                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_bid_U/p_0_in0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_ask_U/p_0_in0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_6[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_8                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_7[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_8[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_10[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_8[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_0                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_5[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_14[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__1_3[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_14                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_14                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_5[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__0_6                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__1_2[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__0_5                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_11                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_3[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[115]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__1_4[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_2[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_4[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__0_4                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_4[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_12                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_11[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__0_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_12                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_3[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[115][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__1_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_4[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_16                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[1]_2                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_15                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/reg_28020                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/p_0_in                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[91]_rep__0_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[91]_rep__1_1                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_2                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_rep__4_14[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_rep__4_13[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_order_to_book_U/ap_condition_303                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[91]_rep__1_2                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/p_0_in                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[91]_rep__1_3                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_rep__4_12[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_3                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[64][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_ce0                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/reg_24390                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_rep__5_5[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sel                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/simple_threshold_0/inst/regslice_both_outgoing_order_U/icmp_ln65_reg_2270                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                          | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state133                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state72                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state123                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                          | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                         | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state82                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/reg_167840                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_hot_i                                                                                                                                                               | design_1_i/axi_hp0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state159                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state36                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state169                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/new_idx_8_fu_3160                                                                                                                                                                   | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_level_31                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/MicroblazeToSwitch_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_3_fu_3140                                                                                                                                                                    | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_level_21                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/new_idx_7_fu_3140                                                                                                                                                                   | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_level_11                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                         | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_5_fu_3160                                                                                                                                                                    | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_level1                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                         | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                        | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage0                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred2696_state6_i_1_n_7                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage1                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred1712_state7_i_1__0_n_7                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630_U/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/p_75_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_order_to_book_U/ap_NS_iter0_fsm1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage0                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred2742_state6_i_1__0_n_7                                                                                                                                                              |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage0                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred2719_state6_i_1__0_n_7                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage0                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred2696_state6_i_1__0_n_7                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage0                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred2673_state6_i_1__0_n_7                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_32550                                                                                                                                                                    | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage1                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred1706_state7_i_1__0_n_7                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage1                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred1694_state7_i_1__0_n_7                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage1                                                                                                                                                                | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_predicate_pred1700_state7_i_1__0_n_7                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage0                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred2673_state6_i_1_n_7                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/new_idx_reg_31120                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/new_idx_1_reg_32550                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage0                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred2719_state6_i_1_n_7                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage0                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred2742_state6_i_1_n_7                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/simple_threshold_0/inst/regslice_both_outgoing_order_U/p_36_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage1                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred1694_state7_i_1_n_7                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage1                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred1706_state7_i_1_n_7                                                                                                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage1                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred1700_state7_i_1_n_7                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage1                                                                                                                                                                 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_predicate_pred1712_state7_i_1_n_7                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_U/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | design_1_i/axi_dma_order/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                  | design_1_i/axi_dma_time/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                  | design_1_i/axi_dma_meta/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_bid_U/hole_idx_ask_ce0_local                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_ask_U/hole_idx_bid_ce0_local                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/dec_i380412_reg_14497                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/dec_i1025400_reg_15567                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                     | design_1_i/axi_dma_meta/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                     | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[20][0]                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                    | design_1_i/axi_dma_order/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[20][0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state66                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                     | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[20][0]                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                     | design_1_i/axi_dma_time/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state153                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695_U/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695_ce0_local                                                               |                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | design_1_i/axi_dma_order/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                         | design_1_i/axi_dma_meta/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                         | design_1_i/axi_dma_time/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                 | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                  | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/new_idx_reg_31120                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                8 |             10 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_metadata_to_book_U/ap_CS_iter0_fsm_reg[2]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_hp0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                 | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                  | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_bid_U/p_0_in__1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_idx_bid_U/hole_idx_bid_we0_local                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                     | design_1_i/axi_dma_time/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                     | design_1_i/axi_dma_meta/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | design_1_i/axi_dma_order/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_ask_U/load_p2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/simple_threshold_0/inst/regslice_both_top_ask_U/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/simple_threshold_0/inst/regslice_both_top_ask_U/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_ask_U/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_bid_U/E[0]                                                                                                                                                                                                        | design_1_i/order_book_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_bid_U/ap_CS_fsm_reg[175][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/input_price_reg_35830                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/simple_threshold_0/inst/regslice_both_top_bid_U/load_p2_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_2                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/simple_threshold_0/inst/regslice_both_top_bid_U/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/input_orderID_5_reg_38600                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[1]_0                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/input_price_1_reg_35830                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_10                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[1]_1                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_22                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_1                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_21                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_4                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_metadata_to_book_U/next_state_1_load_reg_2372_pp0_iter0_reg_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state174                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_13                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_15                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_5                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_8                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_11                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/p_0_in__0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/reg_27980                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_19                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_17                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_14                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_16                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[177]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_18                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_12                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_10                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_20                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[177]_rep__3_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_15[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_18                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep_9[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_2[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/flow_control_loop_pipe_sequential_init_U/icmp_ln97_reg_3616_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/reg_27980                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/input_orderID_2_reg_38600                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_1[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_8[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_10[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_order_to_book_U/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/flow_control_loop_pipe_sequential_init_U/icmp_ln97_reg_3616_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                             |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__1_5[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_11[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_7[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__2_9[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_11[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/flow_control_loop_pipe_sequential_init_U/icmp_ln202_reg_3128_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_3[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__5_6[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[176]_rep__6_9[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/new_idx_reg_3255_pp0_iter2_reg_reg[0]_7                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_15[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_8[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_13[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_9[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_4[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_2[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_3[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_17[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_5[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_7[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_reg[1]_6[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/icmp_ln202_reg_3128_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_order_stream_U/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_order_stream_U/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[90][0]                                                                                                                        | design_1_i/order_book_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                                                         |                                                                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_ask_U/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_ask_U/ap_CS_fsm_reg[89][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_reg[90]_rep_5                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/regslice_both_top_bid_U/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/ap_CS_fsm_pp0_stage0                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_pp0_stage0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             19 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_time/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_order/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_meta/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                                   |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                               | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                  |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                   |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                   |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                |                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                                   |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                 |                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                 |                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_counter_bid_new_6_reg_14902                                                                                                                                                                                                    | design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55_U/and_ln399_1_fu_24836_p2                                                                                                                                                |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_meta/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_counter_ask_new_6_reg_15077                                                                                                                                                                                                    | design_1_i/order_book_0/inst/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_U/and_ln446_1_fu_19597_p2                                                                                                                                               |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_order/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_time/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/reg_16700[15]_i_1_n_7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | design_1_i/axi_dma_order/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/p_182_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/p_100_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/counter_bid0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_metadata_to_book_U/openPortWaitTime0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_counter_bid0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                               | design_1_i/axi_dma_meta/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                             | design_1_i/axi_dma_meta/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                               | design_1_i/axi_dma_time/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/MicroblazeToSwitch_0/inst/control_s_axi_U/rdata                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/MicroblazeToSwitch_0/inst/control_s_axi_U/int_best_bid_sw                                                                                                                                                                                             | design_1_i/MicroblazeToSwitch_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/MicroblazeToSwitch_0/inst/control_s_axi_U/int_best_ask_sw                                                                                                                                                                                             | design_1_i/MicroblazeToSwitch_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | design_1_i/axi_dma_order/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/input_orderID_8_reg_35360                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/input_orderID_10_reg_35360                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state172                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/reg_16780[15]_i_1_n_7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_counter_ask0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                             | design_1_i/axi_dma_time/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state87                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/counter_ask0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/fast_protocol_0/inst/rxPath_U0/regslice_both_order_to_book_U/ap_rst_n_0                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_CS_fsm_pp0_stage1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/ap_CS_fsm_pp0_stage1                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               13 |             34 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               26 |             35 |         1.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage1                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               23 |             35 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state173                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/indvars_iv530_fu_1490                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               12 |             39 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/indvars_iv514_fu_1506                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               11 |             39 |         3.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               11 |             39 |         3.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_counter_ask_new_6_reg_15077                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               19 |             39 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/hole_counter_bid_new_6_reg_14902                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               16 |             39 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/simple_threshold_0/inst/regslice_both_outgoing_meta_U/SR[0]                                                                                                                                                                                                            |               13 |             40 |         3.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state117                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               12 |             40 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                                   |                6 |             41 |         6.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                |                                                                                                                                                                                                                                                                                   |                6 |             41 |         6.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0                                                                                                       | design_1_i/axi_dma_meta/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             41 |         6.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0                                                                                                      | design_1_i/axi_dma_order/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                                   |                6 |             41 |         6.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0                                                                                                       | design_1_i/axi_dma_time/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                          |                6 |             41 |         6.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                         | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | design_1_i/axi_hp0_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               13 |             42 |         3.23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                        | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                   |                7 |             42 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                         | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                             | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             44 |         6.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                            | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                       |                7 |             44 |         6.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                             | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             44 |         6.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |               16 |             45 |         2.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                             |               16 |             45 |         2.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |               19 |             45 |         2.37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                   | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                      |                7 |             45 |         6.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                  | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                     |                6 |             45 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                   | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                                                                      |               12 |             45 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_CS_fsm_pp0_stage0                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               17 |             46 |         2.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_CS_fsm_pp0_stage0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               21 |             47 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               12 |             47 |         3.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                   |               10 |             47 |         4.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                   |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                7 |             48 |         6.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                8 |             48 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                8 |             48 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_hp0_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               21 |             63 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               26 |             64 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state86                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                   |               24 |             64 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                        |                                                                                                                                                                                                                                                                                   |               27 |             64 |         2.37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                  | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |               16 |             65 |         4.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                  | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                |                                                                                                                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                  |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state154                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               34 |             68 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state158                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               45 |             68 |         1.51 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state122                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               44 |             68 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state120                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               32 |             68 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state156                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               38 |             68 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state118                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               36 |             68 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               41 |             70 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state164                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               39 |             70 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state130                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               33 |             70 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state33                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               30 |             70 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state35                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               39 |             70 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state69                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               39 |             70 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               42 |             70 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state71                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               38 |             70 |         1.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state67                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               35 |             70 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state43                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               45 |             70 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state81                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               28 |             70 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state168                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               32 |             70 |         2.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state77                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               37 |             70 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state79                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               30 |             70 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state128                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               49 |             70 |         1.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               32 |             70 |         2.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state166                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               24 |             70 |         2.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state132                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               38 |             70 |         1.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state160                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               38 |             72 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state124                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               35 |             72 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state83                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               35 |             72 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                           | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |               20 |             73 |         3.65 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                             | design_1_i/axi_dma_time/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                          |               27 |             73 |         2.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                            | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                         |               22 |             73 |         3.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                             | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                          |               22 |             73 |         3.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                          | design_1_i/axi_dma_order/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                             |               20 |             73 |         3.65 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                           | design_1_i/axi_dma_meta/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                              |               16 |             73 |         4.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state134                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               37 |             74 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               37 |             74 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state73                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               37 |             74 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               40 |             74 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state170                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               45 |             74 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state116                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               35 |             85 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state152                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               31 |             85 |         2.74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               40 |             87 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state75                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               34 |             87 |         2.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state65                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               38 |             87 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state39                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               33 |             87 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state162                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               37 |             87 |         2.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state126                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               41 |             87 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/meta_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/time_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/order_book_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               50 |            209 |         4.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  | design_1_i/order_book_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |              119 |            226 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              241 |            602 |         2.50 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


