#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jun 16 00:50:57 2024
# Process ID: 54121
# Current directory: /fpga/indy_ibert/ibert_ultrascale_gty_0_ex
# Command line: vivado -notrace -source /fpga/indy_ibert/project/project.gen/sources_1/ip/ibert_ultrascale_gty_0/ibert_ultrascale_gty_0_ex.tcl
# Log file: /fpga/indy_ibert/ibert_ultrascale_gty_0_ex/vivado.log
# Journal file: /fpga/indy_ibert/ibert_ultrascale_gty_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /fpga/indy_ibert/project/project.gen/sources_1/ip/ibert_ultrascale_gty_0/ibert_ultrascale_gty_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 7646.301 ; gain = 81.742 ; free physical = 82408 ; free virtual = 88946
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ibert_ultrascale_gty_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ibert_ultrascale_gty_0'...
WARNING: [Device 21-425] Part: xcku15p is not listed in special parts list.
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8125.090 ; gain = 478.789 ; free physical = 81466 ; free virtual = 88061
xit::expand_partial_customization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 8125.090 ; gain = 0.000 ; free physical = 81420 ; free virtual = 88017
xit::expand_partial_customization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8125.090 ; gain = 0.000 ; free physical = 81409 ; free virtual = 88005
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ibert_ultrascale_gty_0'...
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 8125.090 ; gain = 478.789 ; free physical = 81405 ; free virtual = 88001
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/ibert_ultrascale_gty_example_script.tcl
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ibert_ultrascale_gty_0'...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.gen/sources_1/ip/ibert_ultrascale_gty_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.gen/sources_1/ip/ibert_ultrascale_gty_0/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xsim/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xsim/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xsim/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/modelsim/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/modelsim/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/modelsim/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/questa/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/questa/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/questa/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/ies/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/ies/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/ies/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xcelium/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xcelium/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/xcelium/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/vcs/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/vcs/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/vcs/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/riviera/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/riviera/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/riviera/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/activehdl/ibert_ultrascale_gty_0.sh'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/activehdl/quad_pblock.tcl'
INFO: [SIM-utils-43] Exported '/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gty_0/activehdl/ibert_ultrascale_gty_v1_3_ibert_ultrascale_gty.txt'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jun 16 00:55:37 2024] Launched ibert_ultrascale_gty_0_synth_1, synth_1...
Run output will be captured here:
ibert_ultrascale_gty_0_synth_1: /fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/ibert_ultrascale_gty_0_synth_1/runme.log
synth_1: /fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/synth_1/runme.log
[Sun Jun 16 00:55:38 2024] Launched impl_1...
Run output will be captured here: /fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:11:57
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B90DEF
set_property PROGRAM.FILE {/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/example_ibert_ultrascale_gty_0.bit} [get_hw_devices xcku15p_0]
set_property PROBES.FILE {/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/example_ibert_ultrascale_gty_0.ltx} [get_hw_devices xcku15p_0]
set_property FULL_PROBES.FILE {/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/example_ibert_ultrascale_gty_0.ltx} [get_hw_devices xcku15p_0]
current_hw_device [get_hw_devices xcku15p_0]
refresh_hw_device [lindex [get_hw_devices xcku15p_0] 0]
INFO: [Labtools 27-2302] Device xcku15p (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
detect_hw_sio_links
WARNING: [Labtools 27-2268] No Links Found - Check reference clocks, PLL configuration, and board connectivity, or create links manually in order to tune settings.
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y0/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y0/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y1/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y1/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y2/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y2/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y3/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_127/MGT_X0Y3/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 4} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y4/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 5} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y5/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 6} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 7} [lindex [get_hw_sio_txs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/TX] 0] [lindex [get_hw_sio_rxs localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y7/RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property PROBES.FILE {/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/example_ibert_ultrascale_gty_0.ltx} [get_hw_devices xcku15p_0]
set_property FULL_PROBES.FILE {/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/example_ibert_ultrascale_gty_0.ltx} [get_hw_devices xcku15p_0]
set_property PROGRAM.FILE {/fpga/indy_ibert/ibert_ultrascale_gty_0_ex/ibert_ultrascale_gty_0_ex.runs/impl_1/example_ibert_ultrascale_gty_0.bit} [get_hw_devices xcku15p_0]
program_hw_devices [get_hw_devices xcku15p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 9812.961 ; gain = 0.000 ; free physical = 79029 ; free virtual = 86193
refresh_hw_device [lindex [get_hw_devices xcku15p_0] 0]
INFO: [Labtools 27-2302] Device xcku15p (JTAG device index = 0) is programmed with a design that has 1 IBERT core(s).
set_property TXPRE {5.67 dB (10100)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property TXDIFFSWING {390 mV (00000)} [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 1 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set_property LOGIC.MGT_ERRCNT_RESET_CTRL 0 [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
commit_hw_sio -non_blocking [get_hw_sio_links -of_objects [get_hw_sio_linkgroups {Link_Group_0}]]
set xil_newScan [create_hw_sio_scan -description {Scan 0} 2d_full_eye  [lindex [get_hw_sio_links localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/TX->localhost:3121/xilinx_tcf/Digilent/210308B90DEF/0_1_0_0/IBERT/Quad_128/MGT_X0Y6/RX] 0 ]]
run_hw_sio_scan [get_hw_sio_scans $xil_newScan]
run_hw_sio_scan [lindex [get_hw_sio_scans {SCAN_0}] 0]
run_hw_sio_scan [lindex [get_hw_sio_scans {SCAN_0}] 0]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 01:20:56 2024...
