Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Feb 24 13:41:46 2023
| Host              : AUCHL02NB162062 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bae_io_top_timing_summary_routed.rpt -pb bae_io_top_timing_summary_routed.pb -rpx bae_io_top_timing_summary_routed.rpx -warn_on_violation
| Design            : bae_io_top
| Device            : xcvm1802-vsva2197
| Speed File        : -2MP  PRODUCTION 2.10 2022-05-19
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
AVAL-344  Warning           Design_needs_USER_RAM_AVERAGE_ACTIVITY_set          1           
CLKC-72   Advisory          Substitute PLL for MMCME5 check                     1           
CLKC-75   Advisory          MMCME5 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.511        0.000                      0                 6203        0.025        0.000                      0                 6203        4.000        0.000                       0                  2674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_iro                                                  {0.000 1.250}        2.500           400.000         
clk_pl_0                                                 {0.000 5.000}        10.000          100.000         
design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkout1_primitive                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                   4.620        0.000                       0                     1  
design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1                                                                                                                                                    4.609        0.000                       0                     1  
  clkout1_primitive                                            6.511        0.000                      0                 6203        0.025        0.000                      0                 6203        4.000        0.000                       0                  2672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clkout1_primitive  
(none)             clkout1_primitive  clkout1_primitive  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clkout1_primitive  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFG_PS/I  n/a            0.934         10.000      9.066      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Slow    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I  n/a            0.380         5.000       4.620      BUFG_PS_X0Y6  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1
  To Clock:  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clk_in1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.000      9.066      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.000       4.609      MMCM_X1Y0  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        6.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.087ns (32.527%)  route 2.255ns (67.472%))
  Logic Levels:           10  (LOOKAHEAD8=2 LUT2=1 LUT4=1 LUT6=5 LUTCY1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 13.329 - 10.000 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 0.671ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.595ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.055     3.841    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X87Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     3.932 f  axis_ila_0_i/inst/axis_ila_intf/inst/opcode_reg[4]/Q
                         net (fo=41, routed)          0.329     4.261    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/Q[4]
    SLICE_X85Y98         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.127     4.388 f  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/wr_tc_config_o_INST_0_i_1/O
                         net (fo=12, routed)          0.455     4.843    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/opcode_reg[4]
    SLICE_X91Y99         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.119     4.962 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_14/O
                         net (fo=21, routed)          0.246     5.208    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_35
    SLICE_X92Y99         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.087     5.295 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_50/O
                         net (fo=3, routed)           0.353     5.648    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_50_n_0
    SLICE_X93Y101        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.121     5.769 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_41/O
                         net (fo=7, routed)           0.172     5.941    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_41_n_0
    SLICE_X92Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.119     6.060 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_51/O
                         net (fo=2, routed)           0.148     6.208    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_51_n_0
    SLICE_X90Y100        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.092     6.300 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_37/O
                         net (fo=4, routed)           0.219     6.519    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_21/I1
    SLICE_X90Y101        LUTCY1 (Prop_H5LUT_SLICEL_I1_PROP)
                                                      0.077     6.596 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_21/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     6.597    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_21_n_3
    SLICE_X90Y101        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128     6.725 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_5/COUTH
                         net (fo=3, routed)           0.001     6.726    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_5_n_3
    SLICE_X90Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.765 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg_i_4/COUTH
                         net (fo=1, routed)           0.278     7.043    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp1
    SLICE_X88Y100        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.087     7.130 r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_1/O
                         net (fo=1, routed)           0.053     7.183    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.836    13.329    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X88Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg/C
                         clock pessimism              0.429    13.758    
                         clock uncertainty           -0.072    13.686    
    SLICE_X88Y100        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008    13.694    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_reg
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.689ns (20.839%)  route 2.617ns (79.161%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.671ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.595ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.066     3.852    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     3.945 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]/Q
                         net (fo=78, routed)          0.867     4.812    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg_n_0_[2]
    SLICE_X80Y99         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.079     4.891 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[3]_i_2__0/O
                         net (fo=8, routed)           0.355     5.246    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[3]_i_2__0_n_0
    SLICE_X86Y97         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     5.365 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata[31]_i_11/O
                         net (fo=27, routed)          0.762     6.126    axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata[31]_i_11_n_0
    SLICE_X84Y94         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.087     6.213 r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata[2]_i_5/O
                         net (fo=1, routed)           0.157     6.370    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[2]_i_2_0
    SLICE_X83Y94         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.131     6.501 f  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[2]_i_3/O
                         net (fo=1, routed)           0.117     6.618    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[2]_i_3_n_0
    SLICE_X83Y94         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.058     6.676 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[2]_i_2/O
                         net (fo=1, routed)           0.315     6.991    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[2]_i_2_n_0
    SLICE_X80Y95         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.122     7.113 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/rd_tdata[2]_i_1/O
                         net (fo=1, routed)           0.045     7.158    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg_n_30
    SLICE_X80Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.833    13.326    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X80Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata_reg[2]/C
                         clock pessimism              0.429    13.755    
                         clock uncertainty           -0.072    13.683    
    SLICE_X80Y95         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.008    13.691    axis_ila_0_i/inst/axis_ila_intf/inst/rd_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.831ns (26.071%)  route 2.356ns (73.929%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.595ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.508     7.030    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.829    13.322    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]/C
                         clock pessimism              0.429    13.751    
                         clock uncertainty           -0.072    13.679    
    SLICE_X76Y97         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089    13.590    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.831ns (26.071%)  route 2.356ns (73.929%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.595ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.508     7.030    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.829    13.322    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]/C
                         clock pessimism              0.429    13.751    
                         clock uncertainty           -0.072    13.679    
    SLICE_X76Y97         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.089    13.590    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.831ns (26.081%)  route 2.355ns (73.919%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.595ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.506     7.029    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.829    13.322    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]/C
                         clock pessimism              0.429    13.751    
                         clock uncertainty           -0.072    13.679    
    SLICE_X76Y97         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090    13.589    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.831ns (26.081%)  route 2.355ns (73.919%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.595ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.506     7.029    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.829    13.322    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]/C
                         clock pessimism              0.429    13.751    
                         clock uncertainty           -0.072    13.679    
    SLICE_X76Y97         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.090    13.589    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -7.029    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.831ns (26.131%)  route 2.349ns (73.869%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.595ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.500     7.023    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.829    13.322    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X76Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]/C
                         clock pessimism              0.429    13.751    
                         clock uncertainty           -0.072    13.679    
    SLICE_X76Y97         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.087    13.592    axis_ila_0_i/inst/axis_ila_intf/inst/trig_mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.831ns (26.948%)  route 2.253ns (73.052%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.595ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.404     6.927    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.833    13.326    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]/C
                         clock pessimism              0.429    13.755    
                         clock uncertainty           -0.072    13.683    
    SLICE_X86Y97         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089    13.594    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.831ns (26.948%)  route 2.253ns (73.052%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.595ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.404     6.927    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.833    13.326    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[4]/C
                         clock pessimism              0.429    13.755    
                         clock uncertainty           -0.072    13.683    
    SLICE_X86Y97         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089    13.594    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1_primitive rise@10.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.831ns (26.959%)  route 2.251ns (73.041%))
  Logic Levels:           7  (LOOKAHEAD8=1 LUT2=2 LUT3=1 LUT6=2 LUTCY2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 13.326 - 10.000 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.671ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.595ns, distribution 1.238ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.057     3.843    axis_ila_0_i/inst/axis_ila_intf/inst/S_AXIS_ACLK
    SLICE_X91Y100        FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.933 f  axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr_reg[0]/Q
                         net (fo=19, routed)          0.357     4.290    axis_ila_0_i/inst/axis_ila_intf/inst/rd_wr[0]
    SLICE_X89Y102        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.134     4.424 f  axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4/O
                         net (fo=33, routed)          0.328     4.752    axis_ila_0_i/inst/axis_ila_intf/inst/rdwr_burst_len[12]_i_4_n_0
    SLICE_X91Y99         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.088     4.840 f  axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22/O
                         net (fo=28, routed)          0.206     5.045    axis_ila_0_i/inst/axis_ila_intf/inst/axis_tlast_temp_i_22_n_0
    SLICE_X91Y100        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.094     5.139 f  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36/O
                         net (fo=4, routed)           0.227     5.366    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_36_n_0
    SLICE_X91Y100        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     5.448 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_23/O
                         net (fo=6, routed)           0.405     5.853    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/I3
    SLICE_X91Y102        LUTCY2 (Prop_A6LUT_SLICEM_I3_GE)
                                                      0.120     5.973 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     6.009    axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_7_n_0
    SLICE_X91Y102        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     6.157 r  axis_ila_0_i/inst/axis_ila_intf/inst/status_cnt_burst_len_reg[15]_i_3/COUTH
                         net (fo=2, routed)           0.291     6.448    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr120_in
    SLICE_X86Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     6.523 r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0/O
                         net (fo=11, routed)          0.403     6.925    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr[5]_i_1__0_n_0
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000    10.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111    11.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005    11.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324    11.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    11.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.833    13.326    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X86Y97         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]/C
                         clock pessimism              0.429    13.755    
                         clock uncertainty           -0.072    13.683    
    SLICE_X86Y97         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090    13.593    axis_ila_0_i/inst/axis_ila_intf/inst/mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  6.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.070ns (35.742%)  route 0.126ns (64.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.299ns (routing 0.420ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.506ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.299     2.272    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X94Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.321 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_temp_reg[9]/Q
                         net (fo=3, routed)           0.111     2.432    axis_ila_0_i/inst/axis_cap_ctrl/inst/scnt_temp_reg[9]_0[9]
    SLICE_X94Y92         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.021     2.453 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/addr[9]_INST_0/O
                         net (fo=1, routed)           0.015     2.468    axis_ila_0_i/inst/axis_mem/inst/u_trace_mem/ADDR_WRITE_I[9]
    SLICE_X94Y92         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.522     2.791    axis_ila_0_i/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X94Y92         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]/C
                         clock pessimism             -0.382     2.409    
    SLICE_X94Y92         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     2.444    axis_ila_0_i/inst/axis_mem/inst/u_trace_mem/addr_write_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.049ns (23.778%)  route 0.157ns (76.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.297ns (routing 0.420ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.506ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.297     2.270    axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.049     2.319 r  axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.157     2.477    axis_ila_0_i/inst/axis_ila_intf/inst/cap_done_i
    SLICE_X86Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.519     2.788    axis_ila_0_i/inst/axis_ila_intf/inst/M_AXIS_ACLK
    SLICE_X86Y95         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0_reg[1]/C
                         clock pessimism             -0.382     2.406    
    SLICE_X86Y95         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.035     2.441    axis_ila_0_i/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/D
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.050ns (31.385%)  route 0.109ns (68.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.293ns (routing 0.420ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.506ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.293     2.266    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_clk
    SLICE_X91Y89         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     2.316 r  axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data_reg/Q
                         net (fo=3, routed)           0.109     2.426    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_data
    SLICE_X87Y89         SRLC32E                                      r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.472     2.741    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_clk
    SLICE_X87Y89         SRLC32E                                      r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
                         clock pessimism             -0.427     2.314    
    SLICE_X87Y89         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.075     2.389    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      1.264ns (routing 0.420ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.506ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.264     2.237    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X97Y100        SRL16E                                       r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.351 r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/Q
                         net (fo=1, routed)           0.016     2.367    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2_n_0
    SLICE_X97Y100        FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.507     2.776    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X97Y100        FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]/C
                         clock pessimism             -0.481     2.294    
    SLICE_X97Y100        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.329    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.262ns (routing 0.420ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.262     2.235    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X99Y97         SRL16E                                       r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y97         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.349 r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/Q
                         net (fo=1, routed)           0.016     2.365    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2_n_0
    SLICE_X99Y97         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X99Y97         FDRE                                         r  axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]/C
                         clock pessimism             -0.476     2.292    
    SLICE_X99Y97         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     2.327    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/araddr_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_info_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.276ns (routing 0.420ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.506ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.276     2.249    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X79Y120        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/araddr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     2.298 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/araddr_i_reg[11]/Q
                         net (fo=2, routed)           0.115     2.413    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rx_core_addr[3]
    SLICE_X81Y120        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_info_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.496     2.765    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X81Y120        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_info_reg[19]/C
                         clock pessimism             -0.427     2.338    
    SLICE_X81Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.035     2.373    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_info_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.050ns (23.643%)  route 0.161ns (76.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.297ns (routing 0.420ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.506ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.297     2.270    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X86Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     2.320 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[4]/Q
                         net (fo=3, routed)           0.161     2.482    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_in[4]
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.517     2.786    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
                         clock pessimism             -0.382     2.404    
    SLICE_X86Y89         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.439    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.694%)  route 0.114ns (66.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.289ns (routing 0.420ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.506ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.289     2.262    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X88Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.311 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp_reg[83]/Q
                         net (fo=2, routed)           0.097     2.408    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/uuid_stamp[83]
    SLICE_X86Y112        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.009     2.417 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[83]_i_1/O
                         net (fo=1, routed)           0.017     2.434    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data[83]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.514     2.783    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X86Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[83]/C
                         clock pessimism             -0.427     2.356    
    SLICE_X86Y112        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     2.391    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_width_128.reg_rd_data_reg[83]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.050ns (22.944%)  route 0.168ns (77.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.295ns (routing 0.420ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.506ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.295     2.268    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X82Y93         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.318 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[102]/Q
                         net (fo=3, routed)           0.168     2.486    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_in[102]
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.517     2.786    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/C
                         clock pessimism             -0.382     2.404    
    SLICE_X86Y89         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.035     2.439    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.050ns (23.054%)  route 0.167ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.297ns (routing 0.420ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.506ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.297     2.270    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/S_AXIS_ACLK
    SLICE_X86Y94         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     2.320 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o_reg[5]/Q
                         net (fo=3, routed)           0.167     2.487    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_in[5]
    SLICE_X84Y90         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.517     2.786    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X84Y90         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                         clock pessimism             -0.382     2.404    
    SLICE_X84Y90         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.035     2.439    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X97Y100    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X99Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[1].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X97Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[1].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X97Y89     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X97Y89     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[2].l1_cfglut/S2/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y100    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y100    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X99Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X99Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X0Y2  design_1_wrapper_i/design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y100    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X97Y100    axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X99Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X99Y97     axis_ila_0_i/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X93Y88     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X95Y90     axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[0].l1_cfglut/S1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.785ns  (logic 0.119ns (6.667%)  route 1.666ns (93.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.844ns (routing 0.595ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           1.315     1.315    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X70Y112        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119     1.434 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.351     1.785    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X71Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.844     3.337    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X71Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.055ns (5.294%)  route 0.984ns (94.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.516ns (routing 0.506ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           0.811     0.811    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X70Y112        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.055     0.866 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.173     1.039    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X71Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.516     2.785    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X71Y112        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[6].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 0.653ns (44.880%)  route 0.802ns (55.120%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY2=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.671ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.595ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.011     3.797    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[6].l1_cfglut/CLK
    SLICE_X99Y90         SRL16E                                       r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[6].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y90         SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     4.160 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.L2_NFULL.u_allx/L1[6].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.374     4.534    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_2/I3
    SLICE_X94Y90         LUTCY2 (Prop_C6LUT_SLICEL_I3_GE)
                                                      0.119     4.653 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     4.687    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_2
    SLICE_X94Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTD)
                                                      0.100     4.787 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.323     5.110    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X90Y89         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     5.181 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     5.252    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.837     3.330    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.092ns (8.522%)  route 0.987ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.671ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.595ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.054     3.840    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X76Y113        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.932 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=634, routed)         0.987     4.920    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X92Y94         FDCE                                         f  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.838     3.331    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X92Y94         FDCE                                         r  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.092ns (8.522%)  route 0.987ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.671ns, distribution 1.383ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.595ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.054     3.840    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X76Y113        FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.932 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=634, routed)         0.987     4.920    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X92Y94         FDCE                                         f  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.838     3.331    axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X92Y94         FDCE                                         r  axis_ila_0_i/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.091ns (12.137%)  route 0.659ns (87.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.671ns, distribution 1.398ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.595ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.069     3.855    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X90Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     3.946 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[9]/Q
                         net (fo=5, routed)           0.659     4.605    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X88Y90         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.838     3.331    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X88Y90         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.506ns (62.239%)  route 0.307ns (37.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.671ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.595ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.004     3.790    axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/CLK
    SLICE_X91Y93         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.177 r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.243     4.420    axis_ila_0_i/inst/cc_axis_mu2/inst/drive_o6
    SLICE_X92Y93         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     4.539 r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.064     4.603    axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X92Y93         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.838     3.331    axis_ila_0_i/inst/cc_axis_mu2/inst/clk
    SLICE_X92Y93         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu2/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.515ns (65.605%)  route 0.270ns (34.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.671ns, distribution 1.334ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.595ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.005     3.791    axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/CLK
    SLICE_X91Y91         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.178 r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.218     4.396    axis_ila_0_i/inst/cc_axis_mu0/inst/drive_o6
    SLICE_X88Y90         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.128     4.524 r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.052     4.576    axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.838     3.331    axis_ila_0_i/inst/cc_axis_mu0/inst/clk
    SLICE_X88Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.505ns (67.785%)  route 0.240ns (32.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.671ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.595ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.001     3.787    axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/CLK
    SLICE_X93Y90         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.174 r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.182     4.356    axis_ila_0_i/inst/cc_axis_mu1/inst/drive_o6
    SLICE_X88Y90         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.118     4.474 r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.058     4.532    axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X88Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.838     3.331    axis_ila_0_i/inst/cc_axis_mu1/inst/clk
    SLICE_X88Y90         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu1/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.710ns  (logic 0.472ns (66.479%)  route 0.238ns (33.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.007ns (routing 0.671ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.595ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.007     3.793    axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/CLK
    SLICE_X93Y94         SRLC32E                                      r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.180 r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_srl/S1/Q
                         net (fo=1, routed)           0.167     4.347    axis_ila_0_i/inst/cc_axis_mu3/inst/drive_o6
    SLICE_X88Y94         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.085     4.432 r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_i_1/O
                         net (fo=1, routed)           0.071     4.503    axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.837     3.330    axis_ila_0_i/inst/cc_axis_mu3/inst/clk
    SLICE_X88Y94         FDRE                                         r  axis_ila_0_i/inst/cc_axis_mu3/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.090ns (14.205%)  route 0.544ns (85.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.671ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.595ns, distribution 1.232ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.072     3.858    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X92Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.948 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/Q
                         net (fo=9, routed)           0.544     4.492    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[4]
    SLICE_X97Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.827     3.320    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X97Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.093ns (15.471%)  route 0.508ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.671ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.595ns, distribution 1.241ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.282     1.282    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     1.333 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.375     1.708    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.786 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        2.072     3.858    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X92Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     3.951 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/Q
                         net (fo=12, routed)          0.508     4.459    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X96Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.836     3.329    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X96Y93         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.420ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.506ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.263     2.236    axis_ila_0_i/inst/tc_axis_mu0/inst/cfg_clk
    SLICE_X87Y89         SRLC32E                                      r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.350 r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_srl/Q
                         net (fo=1, routed)           0.016     2.366    axis_ila_0_i/inst/tc_axis_mu0/inst/drive_o6
    SLICE_X87Y89         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.512     2.781    axis_ila_0_i/inst/tc_axis_mu0/inst/clk
    SLICE_X87Y89         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.drive_o6_reg_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/last.l1_last_cfglut/CLK
                            (rising edge-triggered cell SRLC32E clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.265ns (routing 0.420ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.506ns, distribution 1.008ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.265     2.238    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/cfg_clk
    SLICE_X89Y89         SRLC32E                                      r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/last.l1_last_cfglut/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     2.352 r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/last.l1_last_cfglut/Q
                         net (fo=1, routed)           0.016     2.368    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/o6_o
    SLICE_X89Y89         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.514     2.783    axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/clk
    SLICE_X89Y89         FDRE                                         r  axis_ila_0_i/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/match_dout_reg/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.049ns (29.975%)  route 0.114ns (70.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.420ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.506ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.293     2.266    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X93Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     2.315 r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/Q
                         net (fo=2, routed)           0.114     2.430    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X93Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.511     2.780    axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X93Y96         FDRE                                         r  axis_ila_0_i/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.050ns (31.056%)  route 0.111ns (68.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.297ns (routing 0.420ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.506ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.297     2.270    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     2.320 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/done_reg/Q
                         net (fo=2, routed)           0.111     2.431    axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/src_in
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.517     2.786    axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X86Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/ct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.420ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.506ns, distribution 0.993ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.287     2.260    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X87Y88         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/ct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.308 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/ct_state_reg[0]/Q
                         net (fo=2, routed)           0.148     2.456    axis_ila_0_i/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X87Y88         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.499     2.768    axis_ila_0_i/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X87Y88         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_5/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.513%)  route 0.151ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.420ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.506ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.298     2.271    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X88Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.049     2.320 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/Q
                         net (fo=7, routed)           0.151     2.471    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X86Y90         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.517     2.786    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X86Y90         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.050ns (24.214%)  route 0.156ns (75.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.420ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.506ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.298     2.271    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X88Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     2.321 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/Q
                         net (fo=5, routed)           0.156     2.478    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X88Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.520     2.789    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X88Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.371%)  route 0.164ns (76.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.420ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.506ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.298     2.271    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X88Y91         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     2.321 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[9]/Q
                         net (fo=4, routed)           0.164     2.485    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[9]
    SLICE_X90Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.520     2.789    axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X90Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.050ns (22.566%)  route 0.172ns (77.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.420ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.506ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.298     2.271    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X90Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     2.321 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/Q
                         net (fo=6, routed)           0.172     2.493    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.518     2.787    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.244%)  route 0.182ns (78.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.143ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.420ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.506ns, distribution 1.012ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.746     0.746    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     0.712 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.216     0.928    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.973 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.298     2.271    axis_ila_0_i/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X90Y90         FDRE                                         r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.320 r  axis_ila_0_i/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/Q
                         net (fo=9, routed)           0.182     2.502    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X93Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.518     2.787    axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X93Y92         FDRE                                         r  axis_ila_0_i/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.346ns (34.565%)  route 0.655ns (65.435%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.805ns (routing 0.595ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.009     0.145    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X82Y126        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.199 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.216    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.280 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.298     0.578    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[10]
    SLICE_X84Y124        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.092     0.670 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.331     1.001    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[10]
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.805     3.298    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.417ns (56.889%)  route 0.316ns (43.111%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.796ns (routing 0.595ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.039    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2_n_0
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     0.281 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTH
                         net (fo=3, routed)           0.001     0.282    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/I4
    SLICE_X82Y127        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.056     0.338 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/LUTCY1_INST/O
                         net (fo=1, routed)           0.217     0.555    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[11]
    SLICE_X83Y127        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.119     0.674 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_2/O
                         net (fo=1, routed)           0.059     0.733    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[11]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.796     3.289    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.302ns (43.768%)  route 0.388ns (56.232%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.796ns (routing 0.595ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.054     0.054 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.011     0.065    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X82Y126        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     0.118 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.138    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     0.203 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.287     0.490    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[6]
    SLICE_X83Y127        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.130     0.620 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.070     0.690    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[6]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.796     3.289    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.240ns (35.874%)  route 0.429ns (64.126%))
  Logic Levels:           3  (LOOKAHEAD8=2 LUT2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.837ns (routing 0.595ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         LUTCY2                       0.000     0.000 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     0.034    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_10
    SLICE_X94Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127     0.161 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     0.162    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X94Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     0.204 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.323     0.527    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X90Y89         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     0.598 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     0.669    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.837     3.330    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.662ns  (logic 0.315ns (47.583%)  route 0.347ns (52.417%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.805ns (routing 0.595ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     0.113 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.011     0.124    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     0.187 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.291     0.478    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[7]
    SLICE_X83Y124        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.139     0.617 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.045     0.662    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[7]
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.805     3.298    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.363ns (55.251%)  route 0.294ns (44.749%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.796ns (routing 0.595ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     0.113 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.011     0.124    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X82Y126        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     0.182 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     0.203    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     0.268 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.215     0.483    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[8]
    SLICE_X83Y127        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.127     0.610 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.047     0.657    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[8]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.796     3.289    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.333ns (54.950%)  route 0.273ns (45.049%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.796ns (routing 0.595ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.009     0.145    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     0.203 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.219     0.422    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[9]
    SLICE_X83Y127        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.139     0.561 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.045     0.606    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[9]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.796     3.289    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.521ns  (logic 0.232ns (44.530%)  route 0.289ns (55.470%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.805ns (routing 0.595ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.054     0.054 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.011     0.065    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     0.124 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.219     0.343    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[5]
    SLICE_X83Y124        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.119     0.462 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.059     0.521    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[5]
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.111     1.111    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.106 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.324     1.430    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.493 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.805     3.298    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.526%)  route 0.153ns (60.474%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.498ns (routing 0.506ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.125     0.174    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[5]
    SLICE_X83Y124        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.054     0.228 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.025     0.253    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[5]
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.498     2.767    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.149ns (49.833%)  route 0.150ns (50.167%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.483ns (routing 0.506ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.055 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.002     0.057    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.029     0.086 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.125     0.211    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[9]
    SLICE_X83Y127        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.065     0.276 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.023     0.299    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[9]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.483     2.752    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.154ns (49.838%)  route 0.155ns (50.162%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.483ns (routing 0.506ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X82Y126        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.025     0.068 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.074    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.031     0.105 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.123     0.228    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[8]
    SLICE_X83Y127        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.058     0.286 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.023     0.309    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[8]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.483     2.752    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_3/LUTCY2_INST/GE
                            (internal pin)
  Destination:            axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.116ns (37.061%)  route 0.197ns (62.939%))
  Logic Levels:           3  (LOOKAHEAD8=2 LUT2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.518ns (routing 0.506ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         LUTCY2                       0.000     0.000 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_3/LUTCY2_INST/GE
                         net (fo=1, routed)           0.003     0.003    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/GE_net_11
    SLICE_X94Y89         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTH)
                                                      0.065     0.068 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     0.069    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X94Y90         LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.021     0.090 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.178     0.268    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/all_carry_2
    SLICE_X90Y89         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     0.298 r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.015     0.313    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.518     2.787    axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/clk
    SLICE_X90Y89         FDRE                                         r  axis_ila_0_i/inst/axis_mu0_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.131ns (40.683%)  route 0.191ns (59.317%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.483ns (routing 0.506ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X82Y126        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.023     0.044 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.052    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     0.083 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.161     0.244    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[6]
    SLICE_X83Y127        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     0.303 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.019     0.322    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[6]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.483     2.752    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.134ns (41.486%)  route 0.189ns (58.514%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.498ns (routing 0.506ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.029     0.072 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.163     0.235    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[7]
    SLICE_X83Y124        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.065     0.300 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.023     0.323    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[7]
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.498     2.767    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.196ns (56.322%)  route 0.152ns (43.678%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.483ns (routing 0.506ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.007     0.007    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[3]_i_2_n_0
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.112     0.119 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTH
                         net (fo=3, routed)           0.001     0.120    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/I4
    SLICE_X82Y127        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.030     0.150 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_3/LUTCY1_INST/O
                         net (fo=1, routed)           0.119     0.269    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[11]
    SLICE_X83Y127        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.054     0.323 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_2/O
                         net (fo=1, routed)           0.025     0.348    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[11]
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.483     2.752    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y127        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.155ns (30.392%)  route 0.355ns (69.608%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.806ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.617ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.378ns
  Clock Net Delay (Destination): 1.498ns (routing 0.506ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        LUTCY2                       0.000     0.000 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X82Y126        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.055 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_6/COUTF
                         net (fo=2, routed)           0.002     0.057    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X82Y126        LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.024     0.081 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.087    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X82Y126        LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.031     0.118 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.178     0.296    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/P[10]
    SLICE_X84Y124        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.045     0.341 r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.169     0.510    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/p_2_in[10]
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_wrapper_i/design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.904     0.904    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X1Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     0.933 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     1.208    design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X1Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.269 r  design_1_wrapper_i/design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=2671, routed)        1.498     2.767    design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X83Y124        FDRE                                         r  design_1_wrapper_i/design_1_i/axi_dbg_hub_0/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C





