{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 8428, "design__instance__area": 56250.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0114145, "power__switching__total": 0.0123951, "power__leakage__total": 2.47295e-08, "power__total": 0.0238096, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.269422, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.269468, "timing__hold__ws__corner:nom_tt_025C_1v80": -0.61852, "timing__setup__ws__corner:nom_tt_025C_1v80": 17.8539, "timing__hold__tns__corner:nom_tt_025C_1v80": -68.3046, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": -0.61852, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 238, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.212897, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.8539, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 297, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 101, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.16791367382912267, "timing__setup__ws__corner:nom_ss_100C_1v60": 10.716556834150106, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.723642, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 10.716557, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 180, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 101, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.14249532512826685, "timing__setup__ws__corner:nom_ff_n40C_1v95": 21.12587498066824, "timing__hold__tns__corner:nom_ff_n40C_1v95": -5.442716209556378, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.14249532512826685, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 61, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.058659, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 21.125875, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 17, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.269422, "clock__skew__worst_setup": 0.269468, "timing__hold__ws": -0.61852, "timing__setup__ws": 17.8539, "timing__hold__tns": -68.3046, "timing__setup__tns": 0, "timing__hold__wns": -0.61852, "timing__setup__wns": 0, "timing__hold_vio__count": 238, "timing__hold_r2r__ws": 0.212897, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.8539, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 358.755 369.475", "design__core__bbox": "5.52 10.88 352.82 356.32", "design__io": 262, "design__die__area": 132551, "design__core__area": 119971, "design__instance__count__stdcell": 8428, "design__instance__area__stdcell": 56250.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.468864, "design__instance__utilization__stdcell": 0.468864, "design__instance__count__class:buffer": 386, "design__instance__count__class:inverter": 335, "design__instance__count__class:sequential_cell": 179, "design__instance__count__class:multi_input_combinational_cell": 4986, "flow__warnings__count": 0, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 254, "design__instance__count__class:tap_cell": 1677, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 15831237, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 975.102, "design__instance__displacement__mean": 0.112, "design__instance__displacement__max": 13.8, "route__wirelength__estimated": 214087, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 833, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 13, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 160}