<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\document\GitHub\PE_module\OV5640\OV5640_LCD480_FIFO\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 09 23:55:27 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1709</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1738</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>38</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_vsync_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL400M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL400M_instance/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>74.026(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_vsync</td>
<td>100.000(MHz)</td>
<td>627.451(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>112.867(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>148.616(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL400M_instance/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL400M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL400M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.627</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-2.918</td>
<td>4.698</td>
</tr>
<tr>
<td>2</td>
<td>1.573</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>tck_pad_i:[F]</td>
<td>5.000</td>
<td>0.905</td>
<td>2.479</td>
</tr>
<tr>
<td>3</td>
<td>3.271</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.068</td>
<td>6.739</td>
</tr>
<tr>
<td>4</td>
<td>4.119</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_12_s0/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.099</td>
<td>5.916</td>
</tr>
<tr>
<td>5</td>
<td>4.136</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/ADA[6]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>5.800</td>
</tr>
<tr>
<td>6</td>
<td>4.163</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.940</td>
<td>1.679</td>
</tr>
<tr>
<td>7</td>
<td>4.354</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/ADA[6]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.020</td>
<td>5.591</td>
</tr>
<tr>
<td>8</td>
<td>4.905</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/D</td>
<td>tck_pad_i:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.898</td>
<td>0.895</td>
</tr>
<tr>
<td>9</td>
<td>4.914</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/ADA[6]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>5.023</td>
</tr>
<tr>
<td>10</td>
<td>4.931</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>4.996</td>
</tr>
<tr>
<td>11</td>
<td>4.982</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>4.948</td>
</tr>
<tr>
<td>12</td>
<td>5.036</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.341</td>
<td>4.959</td>
</tr>
<tr>
<td>13</td>
<td>5.200</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.339</td>
<td>5.040</td>
</tr>
<tr>
<td>14</td>
<td>5.212</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.339</td>
<td>5.029</td>
</tr>
<tr>
<td>15</td>
<td>5.307</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>4.623</td>
</tr>
<tr>
<td>16</td>
<td>5.350</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/ADA[4]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.027</td>
<td>4.589</td>
</tr>
<tr>
<td>17</td>
<td>5.370</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.348</td>
<td>4.880</td>
</tr>
<tr>
<td>18</td>
<td>5.413</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>4.516</td>
</tr>
<tr>
<td>19</td>
<td>5.424</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.339</td>
<td>4.816</td>
</tr>
<tr>
<td>20</td>
<td>5.425</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.339</td>
<td>4.815</td>
</tr>
<tr>
<td>21</td>
<td>5.425</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.339</td>
<td>4.815</td>
</tr>
<tr>
<td>22</td>
<td>5.438</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/ADA[10]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.027</td>
<td>4.501</td>
</tr>
<tr>
<td>23</td>
<td>5.469</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.341</td>
<td>4.774</td>
</tr>
<tr>
<td>24</td>
<td>5.469</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.341</td>
<td>4.774</td>
</tr>
<tr>
<td>25</td>
<td>4.729</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-2.918</td>
<td>3.131</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.466</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-5.454</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.355</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-5.434</td>
<td>3.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.348</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-5.465</td>
<td>3.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.240</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.772</td>
<td>0.569</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.235</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.767</td>
<td>0.569</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.229</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.772</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.203</td>
<td>cam_running_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.209</td>
<td>1.017</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.186</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.772</td>
<td>0.623</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.104</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.780</td>
<td>0.713</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.101</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.780</td>
<td>0.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.082</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.779</td>
<td>0.732</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.036</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.780</td>
<td>0.780</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.987</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.786</td>
<td>0.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.984</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.780</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.975</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.780</td>
<td>0.841</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.928</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.776</td>
<td>0.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.903</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.772</td>
<td>0.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.872</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.797</td>
<td>0.961</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.813</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.737</td>
<td>0.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.775</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.797</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.728</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.783</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.597</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.773</td>
<td>1.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.502</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.772</td>
<td>1.306</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.502</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.772</td>
<td>1.306</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.499</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.780</td>
<td>1.317</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.630</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.315</td>
<td>2.337</td>
</tr>
<tr>
<td>2</td>
<td>2.630</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.315</td>
<td>2.337</td>
</tr>
<tr>
<td>3</td>
<td>2.874</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.349</td>
<td>2.128</td>
</tr>
<tr>
<td>4</td>
<td>2.923</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.371</td>
<td>2.101</td>
</tr>
<tr>
<td>5</td>
<td>3.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.369</td>
<td>1.900</td>
</tr>
<tr>
<td>6</td>
<td>3.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.369</td>
<td>1.900</td>
</tr>
<tr>
<td>7</td>
<td>3.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.369</td>
<td>1.900</td>
</tr>
<tr>
<td>8</td>
<td>3.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.369</td>
<td>1.900</td>
</tr>
<tr>
<td>9</td>
<td>3.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.369</td>
<td>1.900</td>
</tr>
<tr>
<td>10</td>
<td>3.217</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>1.769</td>
</tr>
<tr>
<td>11</td>
<td>3.217</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>1.769</td>
</tr>
<tr>
<td>12</td>
<td>3.217</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>1.769</td>
</tr>
<tr>
<td>13</td>
<td>3.217</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>1.769</td>
</tr>
<tr>
<td>14</td>
<td>3.305</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.340</td>
<td>1.688</td>
</tr>
<tr>
<td>15</td>
<td>3.305</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.340</td>
<td>1.688</td>
</tr>
<tr>
<td>16</td>
<td>3.305</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.340</td>
<td>1.688</td>
</tr>
<tr>
<td>17</td>
<td>3.338</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.349</td>
<td>1.664</td>
</tr>
<tr>
<td>18</td>
<td>3.338</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.349</td>
<td>1.664</td>
</tr>
<tr>
<td>19</td>
<td>3.339</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.673</td>
</tr>
<tr>
<td>20</td>
<td>3.339</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.673</td>
</tr>
<tr>
<td>21</td>
<td>3.339</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.673</td>
</tr>
<tr>
<td>22</td>
<td>3.339</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.673</td>
</tr>
<tr>
<td>23</td>
<td>3.345</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.357</td>
<td>1.664</td>
</tr>
<tr>
<td>24</td>
<td>3.345</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.357</td>
<td>1.664</td>
</tr>
<tr>
<td>25</td>
<td>3.566</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.445</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.068</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>1.398</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>2.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>1.431</td>
<td>1.377</td>
</tr>
<tr>
<td>3</td>
<td>2.907</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>tck_pad_i:[F]</td>
<td>0.000</td>
<td>1.431</td>
<td>1.377</td>
</tr>
<tr>
<td>4</td>
<td>5.783</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.284</td>
<td>0.310</td>
</tr>
<tr>
<td>5</td>
<td>5.948</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.289</td>
<td>0.470</td>
</tr>
<tr>
<td>6</td>
<td>5.948</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.289</td>
<td>0.470</td>
</tr>
<tr>
<td>7</td>
<td>5.948</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.289</td>
<td>0.470</td>
</tr>
<tr>
<td>8</td>
<td>5.948</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.289</td>
<td>0.470</td>
</tr>
<tr>
<td>9</td>
<td>5.948</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.289</td>
<td>0.470</td>
</tr>
<tr>
<td>10</td>
<td>5.951</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.287</td>
<td>0.475</td>
</tr>
<tr>
<td>11</td>
<td>5.951</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.287</td>
<td>0.475</td>
</tr>
<tr>
<td>12</td>
<td>5.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.475</td>
</tr>
<tr>
<td>13</td>
<td>5.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.475</td>
</tr>
<tr>
<td>14</td>
<td>5.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.475</td>
</tr>
<tr>
<td>15</td>
<td>5.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.475</td>
</tr>
<tr>
<td>16</td>
<td>5.956</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.475</td>
</tr>
<tr>
<td>17</td>
<td>6.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>6.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>6.052</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.571</td>
</tr>
<tr>
<td>20</td>
<td>6.064</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.579</td>
</tr>
<tr>
<td>21</td>
<td>6.064</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.579</td>
</tr>
<tr>
<td>22</td>
<td>6.064</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.579</td>
</tr>
<tr>
<td>23</td>
<td>6.148</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.295</td>
<td>0.664</td>
</tr>
<tr>
<td>24</td>
<td>6.148</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.295</td>
<td>0.664</td>
</tr>
<tr>
<td>25</td>
<td>6.148</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-5.000</td>
<td>0.295</td>
<td>0.664</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.949</td>
<td>2.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.949</td>
<td>2.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.949</td>
<td>2.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.949</td>
<td>2.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.949</td>
<td>2.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.949</td>
<td>2.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.214</td>
<td>2.464</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.214</td>
<td>2.464</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.214</td>
<td>2.464</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.214</td>
<td>2.464</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_vsync</td>
<td>cam_running_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>12.338</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>PLL_B[3]</td>
<td>Gowin_PLL_200M_instance/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.036</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.756</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0/CLK</td>
</tr>
<tr>
<td>17.721</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
<tr>
<td>17.663</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.918</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 4.698, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.796</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>27.745</td>
<td>2.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>28.127</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R58C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/Q</td>
</tr>
<tr>
<td>28.873</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1488_s10/I0</td>
</tr>
<tr>
<td>29.468</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C130[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1488_s10/COUT</td>
</tr>
<tr>
<td>29.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1488_s11/CIN</td>
</tr>
<tr>
<td>29.518</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C130[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1488_s11/COUT</td>
</tr>
<tr>
<td>29.935</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1489_s1/I1</td>
</tr>
<tr>
<td>30.223</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C129[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1489_s1/F</td>
</tr>
<tr>
<td>30.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.375</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.840</td>
<td>5.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>31.805</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>31.796</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.934, 37.670%; route: 1.163, 46.899%; tC2Q: 0.382, 15.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.375, 20.102%; route: 5.465, 79.898%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.686</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR4[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>8.054</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOR4[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/Q</td>
</tr>
<tr>
<td>14.425</td>
<td>6.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C132[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0/CLK</td>
</tr>
<tr>
<td>17.696</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.371, 94.546%; tC2Q: 0.368, 5.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.655</td>
<td>2.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>8.038</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/Q</td>
</tr>
<tr>
<td>13.571</td>
<td>5.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_12_s0/CLK</td>
</tr>
<tr>
<td>17.690</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.817, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.534, 93.535%; tC2Q: 0.382, 6.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>8.136</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
</tr>
<tr>
<td>13.554</td>
<td>5.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.725</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>17.690</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.418, 93.405%; tC2Q: 0.382, 6.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.375</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.809</td>
<td>5.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_s1/CLK</td>
</tr>
<tr>
<td>32.243</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R67C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_s1/Q</td>
</tr>
<tr>
<td>33.487</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>34.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>37.749</td>
<td>2.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>37.714</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td>37.650</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.375, 20.195%; route: 5.434, 79.805%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 74.162%; tC2Q: 0.434, 25.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>8.136</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
</tr>
<tr>
<td>13.345</td>
<td>5.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.734</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>17.700</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.209, 93.159%; tC2Q: 0.382, 6.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.896, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.375</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>31.799</td>
<td>5.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/CLK</td>
</tr>
<tr>
<td>32.233</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R67C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_s1/Q</td>
</tr>
<tr>
<td>32.694</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>34.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>37.698</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>37.663</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>37.599</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.375, 20.222%; route: 5.424, 79.778%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 51.536%; tC2Q: 0.434, 48.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>8.136</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
</tr>
<tr>
<td>12.776</td>
<td>4.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.725</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>17.690</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.640, 92.384%; tC2Q: 0.382, 7.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.749</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>8.131</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
</tr>
<tr>
<td>8.731</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/I1</td>
</tr>
<tr>
<td>9.305</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/F</td>
</tr>
<tr>
<td>9.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/I3</td>
</tr>
<tr>
<td>9.766</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C129[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/I2</td>
</tr>
<tr>
<td>10.759</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/F</td>
</tr>
<tr>
<td>10.764</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/F</td>
</tr>
<tr>
<td>11.486</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s1/I3</td>
</tr>
<tr>
<td>11.994</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s1/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s0/I1</td>
</tr>
<tr>
<td>12.745</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s0/F</td>
</tr>
<tr>
<td>12.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.739</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>17.676</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.231, 64.674%; route: 1.382, 27.671%; tC2Q: 0.382, 7.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.901, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.749</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>8.131</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
</tr>
<tr>
<td>8.731</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/I1</td>
</tr>
<tr>
<td>9.305</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/F</td>
</tr>
<tr>
<td>9.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/I3</td>
</tr>
<tr>
<td>9.766</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C129[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/I2</td>
</tr>
<tr>
<td>10.759</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/F</td>
</tr>
<tr>
<td>10.764</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/F</td>
</tr>
<tr>
<td>11.489</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s1/I2</td>
</tr>
<tr>
<td>11.945</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s1/F</td>
</tr>
<tr>
<td>12.117</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s0/I1</td>
</tr>
<tr>
<td>12.696</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s0/F</td>
</tr>
<tr>
<td>12.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>17.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.180, 64.275%; route: 1.385, 27.994%; tC2Q: 0.382, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.931</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>12.220</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C130[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>12.371</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>17.408</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 43.257%; route: 2.431, 49.029%; tC2Q: 0.382, 7.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.874</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n279_s1/I2</td>
</tr>
<tr>
<td>12.452</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n279_s1/F</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>17.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>17.653</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.435, 48.313%; route: 2.223, 44.097%; tC2Q: 0.382, 7.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.874</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s1/I2</td>
</tr>
<tr>
<td>12.441</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s1/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>17.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>17.653</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 48.198%; route: 2.223, 44.196%; tC2Q: 0.382, 7.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.749</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>8.131</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
</tr>
<tr>
<td>8.731</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/I1</td>
</tr>
<tr>
<td>9.305</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/F</td>
</tr>
<tr>
<td>9.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/I3</td>
</tr>
<tr>
<td>9.766</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C129[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/I2</td>
</tr>
<tr>
<td>10.759</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/F</td>
</tr>
<tr>
<td>11.294</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n168_s2/I3</td>
</tr>
<tr>
<td>11.801</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n168_s2/F</td>
</tr>
<tr>
<td>11.804</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n168_s0/I1</td>
</tr>
<tr>
<td>12.371</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n168_s0/F</td>
</tr>
<tr>
<td>12.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>17.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.673, 57.815%; route: 1.568, 33.910%; tC2Q: 0.382, 8.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.752</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R59C128[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.725</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>17.690</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.206, 91.664%; tC2Q: 0.382, 8.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.714</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n285_s1/I2</td>
</tr>
<tr>
<td>12.292</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C127[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n285_s1/F</td>
</tr>
<tr>
<td>12.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.761</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>17.726</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>17.662</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.435, 49.898%; route: 2.063, 42.264%; tC2Q: 0.382, 7.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.749</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>8.131</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/Q</td>
</tr>
<tr>
<td>8.731</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/I1</td>
</tr>
<tr>
<td>9.305</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s1/F</td>
</tr>
<tr>
<td>9.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/I3</td>
</tr>
<tr>
<td>9.766</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C129[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s1/F</td>
</tr>
<tr>
<td>10.191</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/I2</td>
</tr>
<tr>
<td>10.759</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s1/F</td>
</tr>
<tr>
<td>10.764</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C130[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s1/F</td>
</tr>
<tr>
<td>11.697</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s0/I2</td>
</tr>
<tr>
<td>12.265</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s0/F</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>17.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.713, 60.061%; route: 1.421, 31.470%; tC2Q: 0.382, 8.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s1/I3</td>
</tr>
<tr>
<td>12.229</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s1/F</td>
</tr>
<tr>
<td>12.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>17.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>17.653</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.430, 50.454%; route: 2.004, 41.604%; tC2Q: 0.382, 7.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n278_s3/I3</td>
</tr>
<tr>
<td>12.227</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n278_s3/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>17.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>17.653</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 50.337%; route: 2.009, 41.719%; tC2Q: 0.382, 7.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.653</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n277_s1/I3</td>
</tr>
<tr>
<td>12.227</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n277_s1/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>17.716</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>17.653</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 50.337%; route: 2.009, 41.719%; tC2Q: 0.382, 7.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.752</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R59C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/Q</td>
</tr>
<tr>
<td>12.253</td>
<td>4.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.725</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>17.690</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.119, 91.502%; tC2Q: 0.382, 8.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.887, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n281_s1/I3</td>
</tr>
<tr>
<td>12.186</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n281_s1/F</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>17.655</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.364, 49.516%; route: 2.028, 42.472%; tC2Q: 0.382, 8.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>7.413</td>
<td>6.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/CLK</td>
</tr>
<tr>
<td>7.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_5_s0/Q</td>
</tr>
<tr>
<td>8.850</td>
<td>1.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C130[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s15/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/I3</td>
</tr>
<tr>
<td>9.915</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C129[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s10/F</td>
</tr>
<tr>
<td>10.310</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I3</td>
</tr>
<tr>
<td>10.766</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>10.980</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>11.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/I3</td>
</tr>
<tr>
<td>12.186</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/F</td>
</tr>
<tr>
<td>12.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>17.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td>17.655</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 18.415%; route: 6.048, 81.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.364, 49.516%; route: 2.028, 42.472%; tC2Q: 0.382, 8.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.970</td>
<td>3.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.756</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>17.698</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.918</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.131, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR4[A]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>IOR4[A]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR4[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.130</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR4[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>6.165</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>6.141</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR4[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.454</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.292, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.765</td>
<td>3.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.110</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>6.121</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.090, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.804</td>
<td>3.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.141</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0/CLK</td>
</tr>
<tr>
<td>6.176</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
<tr>
<td>6.152</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.128, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.362</td>
<td>3.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/CLK</td>
</tr>
<tr>
<td>4.542</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R62C132[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_0_s0/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n178_s2/I0</td>
</tr>
<tr>
<td>4.931</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C131[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n178_s2/F</td>
</tr>
<tr>
<td>4.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>6.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td>6.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.970%; route: 3.011, 69.030%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.275%; route: 0.131, 23.077%; tC2Q: 0.180, 31.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.362</td>
<td>3.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0/CLK</td>
</tr>
<tr>
<td>4.542</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R62C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_3_s0/Q</td>
</tr>
<tr>
<td>4.673</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n175_s0/I0</td>
</tr>
<tr>
<td>4.931</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n175_s0/F</td>
</tr>
<tr>
<td>4.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.130</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>6.165</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td>6.166</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.970%; route: 3.011, 69.030%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.275%; route: 0.131, 23.077%; tC2Q: 0.180, 31.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.356</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0/CLK</td>
</tr>
<tr>
<td>4.536</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R63C132[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_2_s0/Q</td>
</tr>
<tr>
<td>4.663</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s0/I0</td>
</tr>
<tr>
<td>4.911</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n176_s0/F</td>
</tr>
<tr>
<td>4.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.128</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td>6.140</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.015%; route: 3.005, 68.985%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 44.595%; route: 0.127, 22.973%; tC2Q: 0.180, 32.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cam_running_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR4[A]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>IOR4[A]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>3.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C127[2][A]</td>
<td>cam_running_5_s0/CLK</td>
</tr>
<tr>
<td>4.114</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R67C127[2][A]</td>
<td style=" font-weight:bold;">cam_running_5_s0/Q</td>
</tr>
<tr>
<td>4.952</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.143</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>6.154</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.209</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 17.170%; route: 3.259, 82.830%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.837, 82.310%; tC2Q: 0.180, 17.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.362</td>
<td>3.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C132[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/CLK</td>
</tr>
<tr>
<td>4.542</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R62C132[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s0/Q</td>
</tr>
<tr>
<td>4.666</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n177_s0/I0</td>
</tr>
<tr>
<td>4.985</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n177_s0/F</td>
</tr>
<tr>
<td>4.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>6.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td>6.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.970%; route: 3.011, 69.030%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.205%; route: 0.124, 19.880%; tC2Q: 0.180, 28.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.155</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.339</td>
<td>2.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0/CLK</td>
</tr>
<tr>
<td>4.518</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_4_s0/Q</td>
</tr>
<tr>
<td>4.860</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n174_s0/I0</td>
</tr>
<tr>
<td>5.051</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n174_s0/F</td>
</tr>
<tr>
<td>5.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.118</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>6.153</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td>6.155</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.140%; route: 2.988, 68.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.842%; route: 0.341, 47.895%; tC2Q: 0.180, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.349</td>
<td>2.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C131[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_11_s0/Q</td>
</tr>
<tr>
<td>4.872</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s0/I0</td>
</tr>
<tr>
<td>5.063</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n167_s0/F</td>
</tr>
<tr>
<td>5.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.128</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td>6.165</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.068%; route: 2.998, 68.932%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.748%; route: 0.344, 48.077%; tC2Q: 0.180, 25.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.351</td>
<td>3.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/CLK</td>
</tr>
<tr>
<td>4.531</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R63C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_12_s0/Q</td>
</tr>
<tr>
<td>4.892</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s0/I0</td>
</tr>
<tr>
<td>5.083</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n166_s0/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.130</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>6.165</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td>6.166</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.050%; route: 3.000, 68.950%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.109%; route: 0.361, 49.317%; tC2Q: 0.180, 24.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.349</td>
<td>2.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C131[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_9_s0/Q</td>
</tr>
<tr>
<td>4.871</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s0/I0</td>
</tr>
<tr>
<td>5.129</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n169_s0/F</td>
</tr>
<tr>
<td>5.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.128</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td>6.165</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.068%; route: 2.998, 68.932%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 33.013%; route: 0.343, 43.910%; tC2Q: 0.180, 23.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.349</td>
<td>2.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_7_s0/Q</td>
</tr>
<tr>
<td>4.992</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s0/I0</td>
</tr>
<tr>
<td>5.183</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C131[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n171_s0/F</td>
</tr>
<tr>
<td>5.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C131[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>6.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td>6.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.786</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.068%; route: 2.998, 68.932%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 22.904%; route: 0.464, 55.539%; tC2Q: 0.180, 21.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.349</td>
<td>2.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_8_s0/Q</td>
</tr>
<tr>
<td>4.871</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n170_s0/I0</td>
</tr>
<tr>
<td>5.181</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n170_s0/F</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.128</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td>6.165</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.068%; route: 2.998, 68.932%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 37.237%; route: 0.343, 41.141%; tC2Q: 0.180, 21.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.349</td>
<td>2.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_10_s0/Q</td>
</tr>
<tr>
<td>4.871</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n168_s0/I0</td>
</tr>
<tr>
<td>5.190</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n168_s0/F</td>
</tr>
<tr>
<td>5.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.128</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>6.163</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td>6.165</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.068%; route: 2.998, 68.932%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 37.890%; route: 0.343, 40.713%; tC2Q: 0.180, 21.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.362</td>
<td>3.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/CLK</td>
</tr>
<tr>
<td>4.542</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R62C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
</tr>
<tr>
<td>4.927</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n276_s1/I0</td>
</tr>
<tr>
<td>5.246</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C128[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n276_s1/F</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C128[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.138</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>6.173</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>6.174</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.776</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.970%; route: 3.011, 69.030%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 36.068%; route: 0.385, 43.564%; tC2Q: 0.180, 20.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.369</td>
<td>3.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/CLK</td>
</tr>
<tr>
<td>4.545</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/Q</td>
</tr>
<tr>
<td>4.631</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I1</td>
</tr>
<tr>
<td>4.956</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n286_s2/I1</td>
</tr>
<tr>
<td>5.273</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n286_s2/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>6.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td>6.176</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.926%; route: 3.018, 69.074%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 57.044%; route: 0.213, 23.481%; tC2Q: 0.176, 19.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.337</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_5_s0/Q</td>
</tr>
<tr>
<td>4.980</td>
<td>0.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s0/I0</td>
</tr>
<tr>
<td>5.299</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C131[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n173_s0/F</td>
</tr>
<tr>
<td>5.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>6.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td>6.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.149%; route: 2.986, 68.851%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 33.160%; route: 0.463, 48.114%; tC2Q: 0.180, 18.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.146</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.373</td>
<td>3.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/CLK</td>
</tr>
<tr>
<td>4.553</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R59C136[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_0_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n161_s0/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n161_s0/F</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.110</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>6.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td>6.146</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.895%; route: 3.022, 69.105%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 33.203%; route: 0.461, 48.047%; tC2Q: 0.180, 18.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.337</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_6_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n172_s0/I0</td>
</tr>
<tr>
<td>5.396</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C131[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n172_s0/F</td>
</tr>
<tr>
<td>5.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C131[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>6.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td>6.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.149%; route: 2.986, 68.851%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 30.106%; route: 0.560, 52.893%; tC2Q: 0.180, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.357</td>
<td>3.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_1_s0/CLK</td>
</tr>
<tr>
<td>4.537</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R62C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_1_s0/Q</td>
</tr>
<tr>
<td>4.897</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s2/I0</td>
</tr>
<tr>
<td>5.082</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s2/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s1/I0</td>
</tr>
<tr>
<td>5.424</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n275_s1/F</td>
</tr>
<tr>
<td>5.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>6.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>6.151</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 31.006%; route: 3.006, 68.994%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.523, 49.004%; route: 0.364, 34.115%; tC2Q: 0.180, 16.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.362</td>
<td>3.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/CLK</td>
</tr>
<tr>
<td>4.542</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R62C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
</tr>
<tr>
<td>4.783</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1426_s10/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.226</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C129[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1426_s10/COUT</td>
</tr>
<tr>
<td>5.265</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I3</td>
</tr>
<tr>
<td>5.575</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C129[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>5.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>6.170</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>6.171</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.970%; route: 3.011, 69.030%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 44.227%; route: 0.496, 40.928%; tC2Q: 0.180, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.369</td>
<td>3.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/CLK</td>
</tr>
<tr>
<td>4.545</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/Q</td>
</tr>
<tr>
<td>4.631</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I1</td>
</tr>
<tr>
<td>4.956</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>5.337</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>5.483</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n284_s1/I3</td>
</tr>
<tr>
<td>5.675</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n284_s1/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>6.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>6.176</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.926%; route: 3.018, 69.074%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.771, 59.043%; route: 0.359, 27.464%; tC2Q: 0.176, 13.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.369</td>
<td>3.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/CLK</td>
</tr>
<tr>
<td>4.545</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_0_s0/Q</td>
</tr>
<tr>
<td>4.631</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/I1</td>
</tr>
<tr>
<td>4.956</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R61C128[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s7/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/I0</td>
</tr>
<tr>
<td>5.337</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R59C128[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s5/F</td>
</tr>
<tr>
<td>5.483</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n282_s1/I2</td>
</tr>
<tr>
<td>5.675</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n282_s1/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>6.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>6.176</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.926%; route: 3.018, 69.074%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.771, 59.043%; route: 0.359, 27.464%; tC2Q: 0.176, 13.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>4.362</td>
<td>3.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/CLK</td>
</tr>
<tr>
<td>4.542</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R62C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_2_s0/Q</td>
</tr>
<tr>
<td>4.927</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s3/I2</td>
</tr>
<tr>
<td>5.252</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s3/F</td>
</tr>
<tr>
<td>5.488</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/I0</td>
</tr>
<tr>
<td>5.680</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n274_s2/F</td>
</tr>
<tr>
<td>5.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.142</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>6.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td>6.179</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 30.970%; route: 3.011, 69.030%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 39.184%; route: 0.621, 47.154%; tC2Q: 0.180, 13.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.720</td>
<td>1.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.698</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>17.350</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.895, 81.070%; tC2Q: 0.442, 18.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.720</td>
<td>1.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.698</td>
<td>2.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>17.350</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.895, 81.070%; tC2Q: 0.442, 18.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.859, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.510</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.732</td>
<td>2.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>17.385</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 79.201%; tC2Q: 0.442, 20.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.894, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.484</td>
<td>1.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.754</td>
<td>2.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>17.406</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.659, 78.941%; tC2Q: 0.442, 21.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.916, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.283</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>17.404</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.457, 76.711%; tC2Q: 0.442, 23.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.283</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>17.404</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.457, 76.711%; tC2Q: 0.442, 23.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.283</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>17.404</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.457, 76.711%; tC2Q: 0.442, 23.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.283</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>17.404</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.457, 76.711%; tC2Q: 0.442, 23.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.283</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C130[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.751</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>17.404</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C130[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.457, 76.711%; tC2Q: 0.442, 23.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.913, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.151</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.716</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>17.369</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C135[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.326, 74.982%; tC2Q: 0.442, 25.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.151</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.716</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>17.369</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.326, 74.982%; tC2Q: 0.442, 25.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.151</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.716</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>17.369</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.326, 74.982%; tC2Q: 0.442, 25.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.151</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.716</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>17.369</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.326, 74.982%; tC2Q: 0.442, 25.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.070</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.723</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>17.375</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 73.778%; tC2Q: 0.442, 26.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.070</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.723</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>17.375</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 73.778%; tC2Q: 0.442, 26.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.070</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C129[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.723</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>17.375</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 73.778%; tC2Q: 0.442, 26.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.046</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.732</td>
<td>2.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>17.385</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 73.403%; tC2Q: 0.442, 26.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.894, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.046</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C130[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.732</td>
<td>2.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>17.385</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C130[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 73.403%; tC2Q: 0.442, 26.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.894, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.055</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>17.395</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 73.543%; tC2Q: 0.442, 26.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.055</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>17.395</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 73.543%; tC2Q: 0.442, 26.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.055</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>17.395</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 73.543%; tC2Q: 0.442, 26.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.055</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>17.395</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C129[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 73.543%; tC2Q: 0.442, 26.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.904, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.046</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.739</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>17.392</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C130[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 73.403%; tC2Q: 0.442, 26.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.901, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.046</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.739</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>17.392</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C130[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 73.403%; tC2Q: 0.442, 26.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.901, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.394</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.383</td>
<td>2.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.825</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.828</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>17.742</td>
<td>2.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>17.394</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C131[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.002, 69.377%; tC2Q: 0.442, 30.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.903, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>29.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>31.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>31.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>32.001</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>30.031</td>
<td>3.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>30.066</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>29.932</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 65.427%; tC2Q: 0.198, 34.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 26.932%; route: 3.676, 73.068%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>29.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>31.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>31.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>32.807</td>
<td>1.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>29.999</td>
<td>3.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>30.034</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>29.900</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.180, 85.662%; tC2Q: 0.198, 14.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 27.107%; route: 3.644, 72.893%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>29.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>31.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>31.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>32.807</td>
<td>1.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>25.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>25.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>25.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>25.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>26.355</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>223</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>29.999</td>
<td>3.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>30.034</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>29.900</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.180, 85.662%; tC2Q: 0.198, 14.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.355, 27.107%; route: 3.644, 72.893%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.740</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.145</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>5.956</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C127[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.284</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 36.290%; tC2Q: 0.198, 63.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.900</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.979%; tC2Q: 0.198, 42.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.900</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.979%; tC2Q: 0.198, 42.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.900</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.979%; tC2Q: 0.198, 42.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.900</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.979%; tC2Q: 0.198, 42.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.900</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.140</td>
<td>1.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>5.951</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C128[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.979%; tC2Q: 0.198, 42.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.302, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.142</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>5.954</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.287</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.142</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>5.954</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C128[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.287</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.137</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.299, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.137</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.299, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.137</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C129[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.299, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.137</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.299, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.905</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.137</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C129[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 58.421%; tC2Q: 0.198, 41.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.299, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.001</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.138</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C128[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 65.427%; tC2Q: 0.198, 34.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.001</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.138</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C128[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 65.427%; tC2Q: 0.198, 34.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.001</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.138</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>5.949</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C128[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 65.427%; tC2Q: 0.198, 34.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.008</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.133</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>5.944</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C129[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 65.875%; tC2Q: 0.198, 34.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.008</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.133</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>5.944</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C129[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 65.875%; tC2Q: 0.198, 34.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.008</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.133</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>5.944</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 65.875%; tC2Q: 0.198, 34.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>5.946</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.466, 70.245%; tC2Q: 0.198, 29.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>5.946</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.466, 70.245%; tC2Q: 0.198, 29.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.838</td>
<td>4.838</td>
<td>tCL</td>
<td>FF</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.430</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.627</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R59C127[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.093</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.838</td>
<td>4.838</td>
<td>tCL</td>
<td>RR</td>
<td>108</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL_instance100M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.135</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>5.946</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C131[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.466, 70.245%; tC2Q: 0.198, 29.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.736</td>
<td>6.048</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>13.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.736</td>
<td>6.048</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>13.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.736</td>
<td>6.048</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>13.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.736</td>
<td>6.048</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>13.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.736</td>
<td>6.048</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>13.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>11.736</td>
<td>6.048</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>13.934</td>
<td>3.259</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.234</td>
<td>6.552</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>9.699</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.234</td>
<td>6.552</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>9.699</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.234</td>
<td>6.552</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>9.699</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_vsync</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cam_running_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>7.234</td>
<td>6.552</td>
<td>tNET</td>
<td>RR</td>
<td>cam_running_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>9.699</td>
<td>4.021</td>
<td>tNET</td>
<td>FF</td>
<td>cam_running_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>223</td>
<td>control0[0]</td>
<td>5.036</td>
<td>6.100</td>
</tr>
<tr>
<td>156</td>
<td>lut_index_Z[5]</td>
<td>8.753</td>
<td>3.016</td>
</tr>
<tr>
<td>142</td>
<td>lut_index_Z[0]</td>
<td>8.657</td>
<td>4.185</td>
</tr>
<tr>
<td>138</td>
<td>lut_index_Z[1]</td>
<td>8.809</td>
<td>2.441</td>
</tr>
<tr>
<td>136</td>
<td>lut_index_Z[2]</td>
<td>7.793</td>
<td>3.224</td>
</tr>
<tr>
<td>129</td>
<td>clk_d</td>
<td>6.491</td>
<td>6.078</td>
</tr>
<tr>
<td>128</td>
<td>lut_index_Z[4]</td>
<td>7.648</td>
<td>3.969</td>
</tr>
<tr>
<td>125</td>
<td>lut_index_Z[3]</td>
<td>7.798</td>
<td>2.337</td>
</tr>
<tr>
<td>108</td>
<td>clkout100M_d</td>
<td>1.573</td>
<td>3.566</td>
</tr>
<tr>
<td>59</td>
<td>n203_19</td>
<td>6.491</td>
<td>2.735</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R62C132</td>
<td>66.67%</td>
</tr>
<tr>
<td>R62C129</td>
<td>63.89%</td>
</tr>
<tr>
<td>R63C131</td>
<td>62.50%</td>
</tr>
<tr>
<td>R62C131</td>
<td>61.11%</td>
</tr>
<tr>
<td>R54C134</td>
<td>59.72%</td>
</tr>
<tr>
<td>R45C134</td>
<td>59.72%</td>
</tr>
<tr>
<td>R50C132</td>
<td>59.72%</td>
</tr>
<tr>
<td>R61C131</td>
<td>59.72%</td>
</tr>
<tr>
<td>R62C135</td>
<td>59.72%</td>
</tr>
<tr>
<td>R52C134</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 20 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
