<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1100" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1100{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1100{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1100{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1100{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_1100{left:69px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t6_1100{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_1100{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t8_1100{left:69px;bottom:979px;letter-spacing:0.13px;}
#t9_1100{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_1100{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tb_1100{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1100{left:69px;bottom:912px;}
#td_1100{left:95px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_1100{left:95px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1100{left:95px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_1100{left:69px;bottom:855px;}
#th_1100{left:95px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#ti_1100{left:95px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tj_1100{left:95px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1100{left:95px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_1100{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_1100{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_1100{left:69px;bottom:740px;}
#to_1100{left:95px;bottom:744px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tp_1100{left:414px;bottom:744px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tq_1100{left:95px;bottom:727px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_1100{left:95px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_1100{left:95px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_1100{left:95px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_1100{left:95px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_1100{left:425px;bottom:667px;}
#tw_1100{left:69px;bottom:634px;}
#tx_1100{left:95px;bottom:637px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ty_1100{left:221px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_1100{left:95px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_1100{left:95px;bottom:603px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t11_1100{left:270px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t12_1100{left:95px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_1100{left:95px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t14_1100{left:95px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_1100{left:377px;bottom:560px;}
#t16_1100{left:69px;bottom:527px;}
#t17_1100{left:95px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_1100{left:365px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t19_1100{left:69px;bottom:506px;letter-spacing:-0.15px;word-spacing:-1px;}
#t1a_1100{left:69px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_1100{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_1100{left:69px;bottom:413px;letter-spacing:0.13px;}
#t1d_1100{left:151px;bottom:413px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1e_1100{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t1f_1100{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_1100{left:69px;bottom:346px;}
#t1h_1100{left:95px;bottom:350px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#t1i_1100{left:237px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#t1j_1100{left:408px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1k_1100{left:533px;bottom:356px;}
#t1l_1100{left:544px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t1m_1100{left:95px;bottom:333px;letter-spacing:-0.17px;}
#t1n_1100{left:110px;bottom:340px;}
#t1o_1100{left:121px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1p_1100{left:95px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1q_1100{left:95px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_1100{left:69px;bottom:247px;letter-spacing:-0.16px;}
#t1s_1100{left:91px;bottom:247px;letter-spacing:-0.11px;}
#t1t_1100{left:91px;bottom:230px;letter-spacing:-0.08px;word-spacing:-0.04px;}
#t1u_1100{left:69px;bottom:209px;letter-spacing:-0.13px;}
#t1v_1100{left:91px;bottom:209px;letter-spacing:-0.11px;}
#t1w_1100{left:91px;bottom:192px;letter-spacing:-0.11px;}
#t1x_1100{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t1y_1100{left:91px;bottom:171px;letter-spacing:-0.12px;}
#t1z_1100{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t20_1100{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t21_1100{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t22_1100{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1100{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1100{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1100{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1100{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1100{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1100{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1100{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1100{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1100" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1100Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1100" style="-webkit-user-select: none;"><object width="935" height="1210" data="1100/1100.svg" type="image/svg+xml" id="pdf1100" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1100" class="t s1_1100">30-12 </span><span id="t2_1100" class="t s1_1100">Vol. 3C </span>
<span id="t3_1100" class="t s2_1100">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1100" class="t s3_1100">Virtualization of accesses to the APIC-access page is principally intended for basic instructions such as AND, MOV, </span>
<span id="t5_1100" class="t s3_1100">OR, TEST, XCHG, and XOR. Use of an instruction that normally operates on floating-point, SSE, AVX, or AVX-512 </span>
<span id="t6_1100" class="t s3_1100">registers may cause an APIC-access VM exit unconditionally regardless of the page offset it accesses on the APIC- </span>
<span id="t7_1100" class="t s3_1100">access page. </span>
<span id="t8_1100" class="t s4_1100">30.4.5 </span><span id="t9_1100" class="t s4_1100">Issues Pertaining to Page Size and TLB Management </span>
<span id="ta_1100" class="t s3_1100">The 1-setting of the “virtualize APIC accesses” VM-execution is guaranteed to apply only if translations to the APIC- </span>
<span id="tb_1100" class="t s3_1100">access address use a 4-KByte page. The following items provide details: </span>
<span id="tc_1100" class="t s5_1100">• </span><span id="td_1100" class="t s3_1100">If EPT is not in use, any linear address that translates to an address on the APIC-access page should use a 4- </span>
<span id="te_1100" class="t s3_1100">KByte page. Any access to a linear address that translates to the APIC-access page using a larger page may </span>
<span id="tf_1100" class="t s3_1100">operate as if the “virtualize APIC accesses” VM-execution control were 0. </span>
<span id="tg_1100" class="t s5_1100">• </span><span id="th_1100" class="t s3_1100">If EPT is in use, any guest-physical address that translates to an address on the APIC-access page should use a </span>
<span id="ti_1100" class="t s3_1100">4-KByte page. Any access to a linear address that translates to a guest-physical address that in turn translates </span>
<span id="tj_1100" class="t s3_1100">to the APIC-access page using a larger page may operate as if the “virtualize APIC accesses” VM-execution </span>
<span id="tk_1100" class="t s3_1100">control were 0. (This is true also for guest-physical accesses to the APIC-access page; see Section 30.4.6.1.) </span>
<span id="tl_1100" class="t s3_1100">In addition, software should perform appropriate TLB invalidation when making changes that may affect APIC- </span>
<span id="tm_1100" class="t s3_1100">virtualization. The specifics depend on whether VPIDs or EPT is being used: </span>
<span id="tn_1100" class="t s5_1100">• </span><span id="to_1100" class="t s6_1100">VPIDs being used but EPT not being used. </span><span id="tp_1100" class="t s3_1100">Suppose that there is a VPID that has been used before and that </span>
<span id="tq_1100" class="t s3_1100">software has since made either of the following changes: (1) set the “virtualize APIC accesses” VM-execution </span>
<span id="tr_1100" class="t s3_1100">control when it had previously been 0; or (2) changed the paging structures so that some linear address </span>
<span id="ts_1100" class="t s3_1100">translates to the APIC-access address when it previously did not. In that case, software should execute </span>
<span id="tt_1100" class="t s3_1100">INVVPID (see “INVVPID— Invalidate Translations Based on VPID” in Section 31.3) before performing on the </span>
<span id="tu_1100" class="t s3_1100">same logical processor and with the same VPID. </span>
<span id="tv_1100" class="t s7_1100">1 </span>
<span id="tw_1100" class="t s5_1100">• </span><span id="tx_1100" class="t s6_1100">EPT being used. </span><span id="ty_1100" class="t s3_1100">Suppose that there is an EPTP value that has been used before and that software has since </span>
<span id="tz_1100" class="t s3_1100">made either of the following changes: (1) set the “virtualize APIC accesses” VM-execution control when it had </span>
<span id="t10_1100" class="t s3_1100">previously been 0; or (2) </span><span id="t11_1100" class="t s3_1100">changed the EPT paging structures so that some guest-physical address translates to </span>
<span id="t12_1100" class="t s3_1100">the APIC-access address when it previously did not. In that case, software should execute INVEPT (see </span>
<span id="t13_1100" class="t s3_1100">“INVEPT— Invalidate Translations Derived from EPT” in Section 31.3) before performing on the same logical </span>
<span id="t14_1100" class="t s3_1100">processor and with the same EPTP value. </span>
<span id="t15_1100" class="t s7_1100">2 </span>
<span id="t16_1100" class="t s5_1100">• </span><span id="t17_1100" class="t s6_1100">Neither VPIDs nor EPT being used. </span><span id="t18_1100" class="t s3_1100">No invalidation is required. </span>
<span id="t19_1100" class="t s3_1100">Failure to perform the appropriate TLB invalidation may result in the logical processor operating as if the “virtualize </span>
<span id="t1a_1100" class="t s3_1100">APIC accesses” VM-execution control were 0 in responses to accesses to the affected address. (No invalidation is </span>
<span id="t1b_1100" class="t s3_1100">necessary if neither VPIDs nor EPT is being used.) </span>
<span id="t1c_1100" class="t s4_1100">30.4.6 </span><span id="t1d_1100" class="t s4_1100">APIC Accesses Not Directly Resulting From Linear Addresses </span>
<span id="t1e_1100" class="t s3_1100">Section 30.4 has described the treatment of accesses that use linear addresses that translate to addresses on the </span>
<span id="t1f_1100" class="t s3_1100">APIC-access page. This section considers memory accesses that do not result directly from linear addresses. </span>
<span id="t1g_1100" class="t s5_1100">• </span><span id="t1h_1100" class="t s3_1100">An access is called a </span><span id="t1i_1100" class="t s6_1100">guest-physical access </span><span id="t1j_1100" class="t s3_1100">if (1) CR0.PG = 1; </span>
<span id="t1k_1100" class="t s7_1100">3 </span>
<span id="t1l_1100" class="t s3_1100">(2) the “enable EPT” VM-execution control is </span>
<span id="t1m_1100" class="t s3_1100">1; </span>
<span id="t1n_1100" class="t s7_1100">4 </span>
<span id="t1o_1100" class="t s3_1100">(3) the access’s physical address is the result of an EPT translation; and (4) either (a) the access was not </span>
<span id="t1p_1100" class="t s3_1100">generated by a linear address; or (b) the access’s guest-physical address is not the translation of the access’s </span>
<span id="t1q_1100" class="t s3_1100">linear address. Section 30.4.6.1 discusses the treatment of guest-physical accesses to the APIC-access page. </span>
<span id="t1r_1100" class="t s8_1100">1. </span><span id="t1s_1100" class="t s8_1100">INVVPID should use either (1) the all-contexts INVVPID type; (2) the single-context INVVPID type with the VPID in the INVVPID </span>
<span id="t1t_1100" class="t s8_1100">descriptor; or (3) the individual-address INVVPID type with the linear address and the VPID in the INVVPID descriptor. </span>
<span id="t1u_1100" class="t s8_1100">2. </span><span id="t1v_1100" class="t s8_1100">INVEPT should use either (1) the global INVEPT type; or (2) the single-context INVEPT type with the EPTP value in the INVEPT </span>
<span id="t1w_1100" class="t s8_1100">descriptor. </span>
<span id="t1x_1100" class="t s8_1100">3. </span><span id="t1y_1100" class="t s8_1100">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, CR0.PG must be 1 unless the “unre- </span>
<span id="t1z_1100" class="t s8_1100">stricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1. </span>
<span id="t20_1100" class="t s8_1100">4. </span><span id="t21_1100" class="t s8_1100">“Enable EPT” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls </span>
<span id="t22_1100" class="t s8_1100">is 0, VMX non-root operation functions as if the “enable EPT” VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
