{
   "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os)",
   "invocation": "stat -json -liberty /foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/tmp/d69165a165db48e7bf717494fc5847f3.lib ",
   "modules": {
      "\\systolic_top_uart_4parallel_q8_24": {
         "num_wires":         24,
         "num_wire_bits":     25,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 19,
         "num_ports":         16,
         "num_port_bits":     16,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         9,
         "area":              78.825600,
         "num_cells_by_type": {
            "$_ANDNOT_": 1,
            "$_AND_": 1,
            "$_MUX_": 1,
            "$_NOT_": 3,
            "sky130_fd_sc_hd__dfrtp_2": 2,
            "sky130_fd_sc_hd__dfstp_2": 1
         }
      }
   },
      "design": {
         "num_wires":         24,
         "num_wire_bits":     25,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 19,
         "num_ports":         16,
         "num_port_bits":     16,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         9,
         "area":              78.825600,
         "num_cells_by_type": {
            "$_ANDNOT_": 1,
            "$_AND_": 1,
            "$_MUX_": 1,
            "$_NOT_": 3,
            "sky130_fd_sc_hd__dfrtp_2": 2,
            "sky130_fd_sc_hd__dfstp_2": 1
         }
      }
}

