Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 20 17:05:42 2023
| Host         : EEE-R448-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.451        0.000                      0                 5130        0.015        0.000                      0                 5130        4.020        0.000                       0                  3830  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.451        0.000                      0                 5130        0.015        0.000                      0                 5130        4.020        0.000                       0                  3830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 5.621ns (60.142%)  route 3.725ns (39.858%))
  Logic Levels:           26  (CARRY4=21 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.059 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.059    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.278 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.278    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[12]
    SLICE_X46Y79         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.467    12.646    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y79         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X46Y79         FDRE (Setup_fdre_C_D)        0.109    12.730    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 5.608ns (60.086%)  route 3.725ns (39.914%))
  Logic Levels:           25  (CARRY4=20 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.265 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.265    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[9]
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.466    12.645    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)        0.109    12.729    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 5.600ns (60.052%)  route 3.725ns (39.948%))
  Logic Levels:           25  (CARRY4=20 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.257 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.257    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[11]
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.466    12.645    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[55]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)        0.109    12.729    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 5.524ns (59.724%)  route 3.725ns (40.276%))
  Logic Levels:           25  (CARRY4=20 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.181 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.181    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[10]
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.466    12.645    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[54]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)        0.109    12.729    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[54]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 5.504ns (59.637%)  route 3.725ns (40.363%))
  Logic Levels:           25  (CARRY4=20 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.942 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.942    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.161 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[8]
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.466    12.645    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)        0.109    12.729    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[52]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 5.491ns (59.580%)  route 3.725ns (40.420%))
  Logic Levels:           24  (CARRY4=19 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.148 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.148    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[5]
    SLICE_X46Y77         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.464    12.643    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y77         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.109    12.727    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[49]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 5.483ns (59.545%)  route 3.725ns (40.455%))
  Logic Levels:           24  (CARRY4=19 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.140 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.140    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[7]
    SLICE_X46Y77         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.464    12.643    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y77         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.109    12.727    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[51]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 5.407ns (59.208%)  route 3.725ns (40.792%))
  Logic Levels:           24  (CARRY4=19 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.638     2.932    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X50Y58         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp2.core_instance2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/rwg0.O_reg[2]/Q
                         net (fo=1, routed)           0.831     4.281    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/tmp_p[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.405 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/cmult1/comp0.core_instance0_i_31/O
                         net (fo=24, routed)          1.191     5.596    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[3]
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.502     6.222    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.346 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.346    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.878 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.106    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.597     8.056    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[12]
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.302     8.358 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6/O
                         net (fo=1, routed)           0.000     8.358    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_6_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.890 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b3_i_1__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.118    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.232    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.595    10.161    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[17]
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.303    10.464 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5/O
                         net (fo=1, routed)           0.000    10.464    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[19]_i_5_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.997 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.114 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.114    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_i_1_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.231 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.231    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[27]_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[31]_i_1_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.465 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.465    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[35]_i_1_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.591    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[39]_i_1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.708 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.708    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.825 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.825    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.064 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.064    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[6]
    SLICE_X46Y77         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.464    12.643    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X46Y77         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.109    12.727    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[50]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 5.574ns (60.813%)  route 3.592ns (39.187%))
  Logic Levels:           26  (CARRY4=22 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.647     2.941    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X38Y64         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/Q
                         net (fo=24, routed)          1.575     5.034    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.124     5.158 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.940     6.097    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.221 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.221    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.753 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.209    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.551    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_7_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_7_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_7_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[27]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[31]_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_8_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.392 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_7/CO[0]
                         net (fo=2, routed)           0.584     8.976    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[46]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.373     9.349 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[35]_i_9/O
                         net (fo=1, routed)           0.000     9.349    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[35]_i_9_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.747 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[39]_i_2_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.195 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[43]_i_2/O[1]
                         net (fo=2, routed)           0.494    10.689    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[41]
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.303    10.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[43]_i_5/O
                         net (fo=1, routed)           0.000    10.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[43]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.542 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.542    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.656 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.656    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.770 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.884    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.107 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.107    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[12]
    SLICE_X37Y79         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.468    12.647    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X37Y79         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)        0.062    12.784    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 5.571ns (60.800%)  route 3.592ns (39.200%))
  Logic Levels:           25  (CARRY4=21 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.647     2.941    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X38Y64         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/Q
                         net (fo=24, routed)          1.575     5.034    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.124     5.158 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b24/O
                         net (fo=6, routed)           0.940     6.097    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/out[18]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.221 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4/O
                         net (fo=1, routed)           0.000     6.221    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O[9]_i_4_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.753 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.209    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b3_i_2_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.437    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b4_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.551    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[15]_i_7_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[19]_i_7_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_7_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[27]_i_7_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[31]_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_8_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.392 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_7/CO[0]
                         net (fo=2, routed)           0.584     8.976    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp0[46]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.373     9.349 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[35]_i_9/O
                         net (fo=1, routed)           0.000     9.349    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp[35]_i_9_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.747 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/a1g[1].has_reg.o_tmp_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[39]_i_2_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.195 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[43]_i_2/O[1]
                         net (fo=2, routed)           0.494    10.689    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i[41]
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.303    10.992 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[43]_i_5/O
                         net (fo=1, routed)           0.000    10.992    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp[43]_i_5_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.542 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.542    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47][0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.656 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.656    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_0[0]
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.770 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[51]_i_1_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.104 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.104    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[56]_0[9]
    SLICE_X37Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        1.467    12.646    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X37Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.062    12.783    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/cmult3/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[53]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.853%)  route 0.173ns (48.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.592     0.928    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X27Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 f  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.173     1.241    design_1_i/rst_ps7_0_100M/U0/SEQ/p_0_in
    SLICE_X27Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.286 r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_i_1_n_0
    SLICE_X27Y50         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.844     1.210    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X27Y50         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDSE (Hold_fdse_C_D)         0.091     1.271    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.563     0.899    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X29Y74         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.115     1.155    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[7]
    SLICE_X26Y73         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.828     1.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X26Y73         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/CLK
                         clock pessimism             -0.264     0.930    
    SLICE_X26Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.113    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.569     0.905    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X61Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.100     1.146    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[31]
    SLICE_X62Y79         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.837     1.203    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X62Y79         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/CLK
                         clock pessimism             -0.283     0.920    
    SLICE_X62Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.103    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.760%)  route 0.152ns (37.240%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.555     0.891    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X48Y93         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].fde_used.u2/Q
                         net (fo=1, routed)           0.152     1.184    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[52]
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.229 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.229    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.299 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.299    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[52]
    SLICE_X51Y92         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.819     1.185    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y92         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.255    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.551     0.887    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X33Y68         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.117     1.144    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[7]
    SLICE_X34Y68         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.816     1.182    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X34Y68         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/CLK
                         clock pessimism             -0.264     0.918    
    SLICE_X34Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.101    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.025%)  route 0.246ns (56.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.550     0.886    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y89         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[43]/Q
                         net (fo=1, routed)           0.246     1.273    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/dz[18]
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.318 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/slv_wire_array[18]
    SLICE_X38Y90         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.823     1.189    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X38Y90         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.120     1.274    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.556     0.892    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.103     1.136    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[31]
    SLICE_X46Y95         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.824     1.190    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X46Y95         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.091    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.820%)  route 0.193ns (60.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.552     0.888    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X47Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.193     1.209    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[23]
    SLICE_X50Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.815     1.181    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.006     1.152    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.060%)  route 0.236ns (55.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.551     0.887    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y92         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/subsystem3/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[53]/Q
                         net (fo=1, routed)           0.236     1.264    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/dz[28]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/slv_wire_array[28]
    SLICE_X40Y91         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.823     1.189    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.227ns (51.435%)  route 0.214ns (48.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.574     0.910    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X27Y50         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDSE (Prop_fdse_C_Q)         0.128     1.038 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.214     1.252    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en
    SLICE_X27Y49         LUT4 (Prop_lut4_I0_O)        0.099     1.351 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X27Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3830, routed)        0.860     1.226    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X27Y49         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092     1.288    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y25     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y30     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y24     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y28     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y33     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y37     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y22     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y78    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y75    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/CLK



