[{"DBLP title": "Automatically Realising Embedded Systems from High-Level Functional Models.", "DBLP authors": ["Pieter J. Mosterman", "Don Orofino", "Janos Sztipanovits", "Ahmed Amine Jerraya", "Wido Kruijtzer", "V\u00edctor Reyes", "Christos G. Cassandras", "Grant Martin"], "year": 2008, "MAG papers": [{"PaperId": 2025092306, "PaperTitle": "automatically realising embedded systems from high level functional models", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vanderbilt university": 1.0, "tensilica": 1.0, "boston university": 1.0, "mathworks": 2.0}}], "source": "ES"}, {"DBLP title": "Design Flows, Communication Based Design and Architectures in Automotive Electronic Systems.", "DBLP authors": ["J\u00fcrgen Becker", "Michael H\u00fcbner", "Robert Esser", "Andreas Herkersdorf", "Walter Stechele", "Vera Lauer"], "year": 2008, "MAG papers": [{"PaperId": 2094252739, "PaperTitle": "design flows communication based design and architectures in automotive electronic systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 2.0, "xilinx": 1.0, "daimler ag": 1.0}}], "source": "ES"}, {"DBLP title": "System-Level Design and Application Mapping for Wireless and Multimedia MPSoC Architectures.", "DBLP authors": ["Rainer Leupers", "Gerd Ascheid", "Wilfried Verachtert", "Tom Ashby", "Arnout Vandecappelle"], "year": 2008, "MAG papers": [{"PaperId": 2004641348, "PaperTitle": "system level design and application mapping for wireless and multimedia mpsoc architectures", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rwth aachen university": 2.0, "imec": 3.0}}], "source": "ES"}, {"DBLP title": "Design Variability: Challenges and Solutions at Microarchitecture-Architecture Level.", "DBLP authors": ["Diana Marculescu", "Sani R. Nassif"], "year": 2008, "MAG papers": [{"PaperId": 1965068110, "PaperTitle": "design variability challenges and solutions at microarchitecture architecture level", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Power Gating for Ultra-low Leakage: Physics, Design, and Analysis.", "DBLP authors": ["Jerry Frenkil", "Ken Choi", "Kimiyoshi Usami"], "year": 2008, "MAG papers": [{"PaperId": 2059403103, "PaperTitle": "power gating for ultra low leakage physics design and analysis", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shibaura institute of technology": 1.0, "illinois institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous System-level Specification Using SystemC.", "DBLP authors": ["Eugenio Villar", "Axel Jantsch", "Christoph Grimm", "Tim Kogel"], "year": 2008, "MAG papers": [{"PaperId": 2016506914, "PaperTitle": "heterogeneous system level specification using systemc", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power-Aware Testing and Test Strategies for Low Power Devices.", "DBLP authors": ["Dimitris Gizopoulos", "Kaushik Roy", "Patrick Girard", "Nicola Nicolici", "Xiaoqing Wen"], "year": 2008, "MAG papers": [{"PaperId": 2135615172, "PaperTitle": "power aware testing and test strategies for low power devices", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"mcmaster university": 1.0, "kyushu institute of technology": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "From Transistor to PLL - Analogue Design and EDA Methods.", "DBLP authors": ["David M. Binkley", "Helmut E. Graeb", "Georges G. E. Gielen", "Jaijeet S. Roychowdhury"], "year": 2008, "MAG papers": [{"PaperId": 2120059357, "PaperTitle": "from transistor to pll analogue design and eda methods", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "DfM in the Analogue and Digital World.", "DBLP authors": ["Carsten Elgert", "Volker Herbig", "Anton Ossner", "Thomas Harms", "Emmanuel Blanc"], "year": 2008, "MAG papers": [{"PaperId": 2013842156, "PaperTitle": "dfm in the analogue and digital world", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 2.0, "chartered semiconductor manufacturing": 1.0}}], "source": "ES"}, {"DBLP title": "Formal Methods in System and MpSoC Performance Analysis and Optimisation.", "DBLP authors": ["Rolf Ernst", "Marek Jersak", "Hans Sarnowski", "Marco Bekooij", "Samarjit Chakraborty"], "year": 2008, "MAG papers": [{"PaperId": 2000524517, "PaperTitle": "formal methods in system and mpsoc performance analysis and optimisation", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"braunschweig university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Soft Errors: System Effects, Protection Techniques and Case Studies.", "DBLP authors": ["Dimitris Gizopoulos", "Kaushik Roy", "Subhasish Mitra", "Pia Sanda"], "year": 2008, "MAG papers": [{"PaperId": 2059695042, "PaperTitle": "soft errors system effects protection techniques and case studies", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 1.0, "ibm": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Cycle-approximate Retargetable Performance Estimation at the Transaction Level.", "DBLP authors": ["Yonghyun Hwang", "Samar Abdi", "Daniel Gajski"], "year": 2008, "MAG papers": [{"PaperId": 2139354295, "PaperTitle": "cycle approximate retargetable performance estimation at the transaction level", "Year": 2008, "CitationCount": 93, "EstimatedCitation": 123, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "A Method for the Efficient Development of Timed and Untimed Transaction-Level Models of Systems-on-Chip.", "DBLP authors": ["J\u00e9r\u00f4me Cornet", "Florence Maraninchi", "Laurent Maillet-Contoz"], "year": 2008, "MAG papers": [{"PaperId": 2120346621, "PaperTitle": "a method for the efficient development of timed and untimed transaction level models of systems on chip", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 52, "Affiliations": {"stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation.", "DBLP authors": ["Nicola Bombieri", "Nicola Deganello", "Franco Fummi"], "year": 2008, "MAG papers": [{"PaperId": 2126098803, "PaperTitle": "integrating rtl ips into tlm designs through automatic transactor generation", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Tailored Solutions for Safety-Installations in the Loetschberg Tunnel - A Project with Importance for the Trans-European Rail Traffic.", "DBLP authors": ["Walter Fu\u00df"], "year": 2008, "MAG papers": [{"PaperId": 2147373430, "PaperTitle": "tailored solutions for safety installations in the loetschberg tunnel a project with importance for the trans european rail traffic", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On the Verification of High-Order Constraint Compliance in IC Design.", "DBLP authors": ["Jan B. Freuer", "G\u00f6ran Jerke", "Joachim Gerlach", "Wolfgang Nebel"], "year": 2008, "MAG papers": [{"PaperId": 2147845249, "PaperTitle": "on the verification of high order constraint compliance in ic design", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of oldenburg": 1.0}}], "source": "ES"}, {"DBLP title": "Industrial IP Integration Flows based on IP-XACT Standards.", "DBLP authors": ["Wido Kruijtzer", "Pieter van der Wolf", "Erwin A. de Kock", "Jan Stuyt", "Wolfgang Ecker", "Albrecht Mayer", "Serge Hustin", "Christophe Amerijckx", "Serge de Paoli", "Emmanuel Vaumorin"], "year": 2008, "MAG papers": [{"PaperId": 2114431978, "PaperTitle": "industrial ip integration flows based on ip xact standards", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"infineon technologies": 2.0, "stmicroelectronics": 3.0, "nxp semiconductors": 4.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment.", "DBLP authors": ["Timo Vogt", "Norbert Wehn"], "year": 2008, "MAG papers": [{"PaperId": 2109262149, "PaperTitle": "a reconfigurable application specific instruction set processor for convolutional and turbo decoding in a sdr environment", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Using Reconfigurable Logic to Optimise GPU Memory Accesses.", "DBLP authors": ["Ben Cope", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2008, "MAG papers": [{"PaperId": 2095632265, "PaperTitle": "using reconfigurable logic to optimise gpu memory accesses", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Cost-and Power Optimized FPGA based System Integration: Methodologies and Integration of a Low-Power Capacity-based Measurement Application on Xilinx FPGAs.", "DBLP authors": ["Katarina Paulsson", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2008, "MAG papers": [{"PaperId": 2157347402, "PaperTitle": "cost and power optimized fpga based system integration methodologies and integration of a low power capacity based measurement application on xilinx fpgas", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design flow for embedded FPGAs based on a flexible architecture template.", "DBLP authors": ["Bernd Neumann", "Thorsten von Sydow", "Holger Blume", "Tobias G. Noll"], "year": 2008, "MAG papers": [{"PaperId": 2167220336, "PaperTitle": "design flow for embedded fpgas based on a flexible architecture template", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"rwth aachen university": 4.0}}], "source": "ES"}, {"DBLP title": "Optimal High-Resolution Spectral Analyzer.", "DBLP authors": ["A. Tchegho", "Heinz Mattes", "Sebastian Sattler"], "year": 2008, "MAG papers": [{"PaperId": 2125141500, "PaperTitle": "optimal high resolution spectral analyzer", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat munchen": 1.0, "infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Jeanne Tongbong", "Salvador Mir"], "year": 2008, "MAG papers": [{"PaperId": 2105583569, "PaperTitle": "a general method to evaluate rf bist techniques based on non parametric density estimation", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters.", "DBLP authors": ["Amir Zjajo", "Jos\u00e9 Pineda de Gyvez"], "year": 2008, "MAG papers": [{"PaperId": 1993858564, "PaperTitle": "diagnostic analysis of static errors in multi step analog to digital converters", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nxp semiconductors": 1.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Practical Implementation of a Network Analyzer for Analog BIST Applications.", "DBLP authors": ["Manuel J. Barragan Asian", "Diego V\u00e1zquez", "Adoraci\u00f3n Rueda"], "year": 2008, "MAG papers": [{"PaperId": 2105061499, "PaperTitle": "practical implementation of a network analyzer for analog bist applications", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of seville": 3.0}}], "source": "ES"}, {"DBLP title": "A Framework of Stochastic Power Management Using Hidden Markov Model.", "DBLP authors": ["Ying Tan", "Qinru Qiu"], "year": 2008, "MAG papers": [{"PaperId": 2170311029, "PaperTitle": "a framework of stochastic power management using hidden markov model", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"binghamton university": 2.0}}], "source": "ES"}, {"DBLP title": "Harvesting Wasted Heat in a Microprocessor Using Thermoelectric Generators: Modeling, Analysis and Measurement.", "DBLP authors": ["Yu Zhou", "Somnath Paul", "Swarup Bhunia"], "year": 2008, "MAG papers": [{"PaperId": 2156209244, "PaperTitle": "harvesting wasted heat in a microprocessor using thermoelectric generators modeling analysis and measurement", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"case western reserve university": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient Solar Energy Harvester for Wireless Sensor Nodes.", "DBLP authors": ["Davide Brunelli", "Luca Benini", "Clemens Moser", "Lothar Thiele"], "year": 2008, "MAG papers": [{"PaperId": 2091484511, "PaperTitle": "an efficient solar energy harvester for wireless sensor nodes", "Year": 2008, "CitationCount": 102, "EstimatedCitation": 178, "Affiliations": {"eth zurich": 2.0, "university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization.", "DBLP authors": ["Srinivasan Murali", "Almir Mutapcic", "David Atienza", "Rajesh Gupta", "Stephen P. Boyd", "Luca Benini", "Giovanni De Micheli"], "year": 2008, "MAG papers": [{"PaperId": 2133759494, "PaperTitle": "temperature control of high performance multi core platforms using convex optimization", "Year": 2008, "CitationCount": 96, "EstimatedCitation": 132, "Affiliations": {"university of bologna": 1.0, "university of california san diego": 1.0, "stanford university": 2.0, "ecole polytechnique federale de lausanne": 2.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Parametric Throughput Analysis of Synchronous Data Flow Graphs.", "DBLP authors": ["Amir Hossein Ghamarian", "Marc Geilen", "Twan Basten", "Sander Stuijk"], "year": 2008, "MAG papers": [{"PaperId": 2154727659, "PaperTitle": "parametric throughput analysis of synchronous data flow graphs", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 68, "Affiliations": {"eindhoven university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling.", "DBLP authors": ["Gunar Schirner", "Rainer D\u00f6mer"], "year": 2008, "MAG papers": [{"PaperId": 2143034274, "PaperTitle": "introducing preemptive scheduling in abstract rtos models using result oriented modeling", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 50, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "SystemC-based Modelling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder.", "DBLP authors": ["Kim Gr\u00fcttner", "Frank Oppenheimer", "Wolfgang Nebel", "Fabien Colas-Bigey", "Anne-Marie Fouilliart"], "year": 2008, "MAG papers": [{"PaperId": 2154100842, "PaperTitle": "systemc based modelling seamless refinement and synthesis of a jpeg 2000 decoder", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"thales communications": 2.0, "offis": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and Refining Heterogeneous Systems With SystemC-AMS: Application to WSN.", "DBLP authors": ["Michel Vasilevski", "Fran\u00e7ois P\u00eacheux", "Nicolas Beilleau", "Hassan Aboushady", "Karsten Einwich"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Sizing Rules for Bipolar Analog Circuit Design.", "DBLP authors": ["Tobias Massier", "Helmut E. Graeb", "Ulf Schlichtmann"], "year": 2008, "MAG papers": [{"PaperId": 2132469566, "PaperTitle": "sizing rules for bipolar analog circuit design", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient circuit-level modelling of ballistic CNT using piecewise non-linear approximation of mobile charge density.", "DBLP authors": ["Tom J. Kazmierski", "Dafeng Zhou", "Bashir M. Al-Hashimi"], "year": 2008, "MAG papers": [{"PaperId": 2168264342, "PaperTitle": "efficient circuit level modelling of ballistic cnt using piecewise non linear approximation of mobile charge density", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits.", "DBLP authors": ["Sawal Ali", "Reuben Wilcock", "Peter R. Wilson", "Andrew D. Brown"], "year": 2008, "MAG papers": [{"PaperId": 2147977031, "PaperTitle": "a new approach for combining yield and performance in behavioural models for analogue integrated circuits", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southampton": 4.0}}], "source": "ES"}, {"DBLP title": "Symbolic Reliability Analysis and Optimization of ECU Networks.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2008, "MAG papers": [{"PaperId": 2106545286, "PaperTitle": "symbolic reliability analysis and optimization of ecu networks", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of erlangen nuremberg": 5.0}}], "source": "ES"}, {"DBLP title": "Verification of Temporal Properties in Automotive Embedded Software.", "DBLP authors": ["Djones Lettnin", "Pradeep Kumar Nalla", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel", "Tobias Kirsten", "Volker Sch\u00f6nknecht", "Stephan Reitemeyer"], "year": 2008, "MAG papers": [{"PaperId": 2138324004, "PaperTitle": "verification of temporal properties in automotive embedded software", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of tubingen": 5.0}}], "source": "ES"}, {"DBLP title": "A Novel Approach for EMI Design of Power Electronics.", "DBLP authors": ["Bernd Stube", "Bernd Schr\u00f6der", "Eckart Hoene", "Andre Lissner"], "year": 2008, "MAG papers": [{"PaperId": 2153973327, "PaperTitle": "a novel approach for emi design of power electronics", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hardware/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments.", "DBLP authors": ["Nicolas Alt", "Christopher Claus", "Walter Stechele"], "year": 2008, "MAG papers": [{"PaperId": 2133712799, "PaperTitle": "hardware software architecture of an algorithm for vision based real time vehicle detection in dark environments", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 65, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis of The Test Data Volume Reduction Benefit of Modular SOC Testing.", "DBLP authors": ["Ozgur Sinanoglu", "Erik Jan Marinissen"], "year": 2008, "MAG papers": [{"PaperId": 2139037606, "PaperTitle": "analysis of the test data volume reduction benefit of modular soc testing", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kuwait university": 1.0}}], "source": "ES"}, {"DBLP title": "Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns.", "DBLP authors": ["Anders Larsson", "Erik Larsson", "Krishnendu Chakrabarty", "Petru Eles", "Zebo Peng"], "year": 2008, "MAG papers": [{"PaperId": 2118919916, "PaperTitle": "test architecture optimization and test scheduling for socs with core level expansion of compressed test patterns", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"duke university": 1.0, "linkoping university": 4.0}}, {"PaperId": 2475928831, "PaperTitle": "test architecture optimization and test scheduling for socs with core level expansion of compressed test patterns", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"linkoping university": 4.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers.", "DBLP authors": ["Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2008, "MAG papers": [{"PaperId": 2107522943, "PaperTitle": "an novel methodology for reducing soc test data volume on fpga based testers", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Performance Analysis of SoC Architectures Based on Latency-Rate Servers.", "DBLP authors": ["Jelte Peter Vink", "Kees van Berkel", "Pieter van der Wolf"], "year": 2008, "MAG papers": [{"PaperId": 2122999451, "PaperTitle": "performance analysis of soc architectures based on latency rate servers", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"nxp semiconductors": 2.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs.", "DBLP authors": ["Sujan Pandey", "Rolf Drechsler"], "year": 2008, "MAG papers": [{"PaperId": 2119891032, "PaperTitle": "slack allocation based co synthesis and optimization of bus and memory architectures for mpsocs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bremen": 1.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC).", "DBLP authors": ["Philip K. F. H\u00f6lzenspies", "Johann L. Hurink", "Jan Kuper", "Gerard J. M. Smit"], "year": 2008, "MAG papers": [{"PaperId": 2120209700, "PaperTitle": "run time spatial mapping of streaming applications to a heterogeneous multi processor system on chip mpsoc", "Year": 2008, "CitationCount": 70, "EstimatedCitation": 93, "Affiliations": {"university of twente": 4.0}}], "source": "ES"}, {"DBLP title": "Architecture Exploration of NAND Flash-based Multimedia Card.", "DBLP authors": ["Sungchan Kim", "Chanik Park", "Soonhoi Ha"], "year": 2008, "MAG papers": [{"PaperId": 2120127211, "PaperTitle": "architecture exploration of nand flash based multimedia card", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"seoul national university": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Resilient Dynamic Power Management under Uncertainty.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2096151227, "PaperTitle": "resilient dynamic power management under uncertainty", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Robust and Low Complexity Rate Control for Solar Powered Sensors.", "DBLP authors": ["Clemens Moser", "Lothar Thiele", "Davide Brunelli", "Luca Benini"], "year": 2008, "MAG papers": [{"PaperId": 2103113731, "PaperTitle": "robust and low complexity rate control for solar powered sensors", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 71, "Affiliations": {"university of bologna": 2.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Energy Aware Dynamic Voltage and Frequency Selection for Real-Time Systems with Energy Harvesting.", "DBLP authors": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"], "year": 2008, "MAG papers": [{"PaperId": 2151631516, "PaperTitle": "energy aware dynamic voltage and frequency selection for real time systems with energy harvesting", "Year": 2008, "CitationCount": 75, "EstimatedCitation": 124, "Affiliations": {"binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution.", "DBLP authors": ["Sungpack Hong", "Sungjoo Yoo", "Byeong Bin", "Kyu-Myung Choi", "Soo-Kwan Eo", "Taehwan Kim"], "year": 2008, "MAG papers": [{"PaperId": 2096557916, "PaperTitle": "dynamic voltage scaling of supply and body bias exploiting software runtime distribution", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"samsung": 4.0, "stanford university": 1.0, "seoul national university": 1.0}}, {"PaperId": 2809151200, "PaperTitle": "dynamic voltage scaling of supply and body bias exploiting software runtime distribution", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs.", "DBLP authors": ["Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"], "year": 2008, "MAG papers": [{"PaperId": 2110336202, "PaperTitle": "temperature aware scheduling and assignment for hard real time applications on mpsocs", "Year": 2008, "CitationCount": 133, "EstimatedCitation": 220, "Affiliations": {"northwestern university": 1.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "A Formal Approach To The Protocol Converter Problem.", "DBLP authors": ["Karin Avnit", "Vijay D&aposSilva", "Arcot Sowmya", "S. Ramesh", "Sri Parameswaran"], "year": 2008, "MAG papers": [{"PaperId": 2166685488, "PaperTitle": "a formal approach to the protocol converter problem", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of new south wales": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip.", "DBLP authors": ["Arno Moonen", "Marco Bekooij", "Ren\u00e9 van den Berg", "Jef L. van Meerbergen"], "year": 2008, "MAG papers": [{"PaperId": 2118485837, "PaperTitle": "cache aware mapping of streaming applications on a multiprocessor system on chip", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"nxp semiconductors": 2.0, "philips": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesizing Synchronous Elastic Flow Networks.", "DBLP authors": ["Greg Hoover", "Forrest Brewer"], "year": 2008, "MAG papers": [{"PaperId": 2122553532, "PaperTitle": "synthesizing synchronous elastic flow networks", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Periodic Steady-State Analysis Augmented with Design Equality Constraints.", "DBLP authors": ["Igor Vytyaz", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "year": 2008, "MAG papers": [{"PaperId": 2011890482, "PaperTitle": "periodic steady state analysis augmented with design equality constraints", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"oregon state university": 4.0}}], "source": "ES"}, {"DBLP title": "Analysis of Oscillator Injection Locking by Harmonic Balance Method.", "DBLP authors": ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "year": 2008, "MAG papers": [{"PaperId": 2118226430, "PaperTitle": "analysis of oscillator injection locking by harmonic balance method", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"freescale semiconductor": 2.0, "russian academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Model Checking of Analog Systems using an Analog Specification Language.", "DBLP authors": ["Sebastian Steinhorst", "Lars Hedrich"], "year": 2008, "MAG papers": [{"PaperId": 2152383599, "PaperTitle": "model checking of analog systems using an analog specification language", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 54, "Affiliations": {"goethe university frankfurt": 2.0}}], "source": "ES"}, {"DBLP title": "Mapping Semantics of CORBA IDL and GIOP to Open Core Protocol for Portability and Interoperability of SDR Waveform Components.", "DBLP authors": ["Gr\u00e9gory Gailliard", "Hugues Balp", "Michel Sarlotte", "Fran\u00e7ois Verdier"], "year": 2008, "MAG papers": [{"PaperId": 2141925248, "PaperTitle": "mapping semantics of corba idl and giop to open core protocol for portability and interoperability of sdr waveform components", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"centre national de la recherche scientifique": 1.0, "thales communications": 3.0}}], "source": "ES"}, {"DBLP title": "On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications.", "DBLP authors": ["Luca Sterpone", "M. A. Aguirre", "Jonathan Noel Tombs", "Hip\u00f3lito Guzm\u00e1n-Miranda"], "year": 2008, "MAG papers": [{"PaperId": 2133678523, "PaperTitle": "on the design of tunable fault tolerant circuits on sram based fpgas for safety critical applications", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of seville": 3.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Hot Wire Anemometric MEMS Sensor for Water Flow Monitoring.", "DBLP authors": ["Massimiliano Melani", "Lorenzo Bertini", "Marco De Marinis", "Peter Lange", "Francesco D&aposAscoli", "Luca Fanucci"], "year": 2008, "MAG papers": [{"PaperId": 2125034644, "PaperTitle": "hot wire anemometric mems sensor for water flow monitoring", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of pisa": 3.0, "fraunhofer society": 1.0}}], "source": "ES"}, {"DBLP title": "Guiding Circuit Level Fault-Tolerance Design with Statistical Methods.", "DBLP authors": ["Drew C. Ness", "David J. Lilja"], "year": 2008, "MAG papers": [{"PaperId": 2166056129, "PaperTitle": "guiding circuit level fault tolerance design with statistical methods", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements.", "DBLP authors": ["Charu Nagpal", "Rajesh Garg", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2100888559, "PaperTitle": "a delay efficient radiation hard digital design approach using cwsp elements", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Towards fault tolerant parallel prefix adders in nanoelectronic systems.", "DBLP authors": ["Wenjing Rao", "Alex Orailoglu"], "year": 2008, "MAG papers": [{"PaperId": 2166411613, "PaperTitle": "towards fault tolerant parallel prefix adders in nanoelectronic systems", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking.", "DBLP authors": ["Swaroop Ghosh", "Patrick Ndai", "Kaushik Roy"], "year": 2008, "MAG papers": [{"PaperId": 2152995889, "PaperTitle": "a novel low overhead fault tolerant kogge stone adder using adaptive clocking", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction.", "DBLP authors": ["Lawrence Leinweber", "Swarup Bhunia"], "year": 2008, "MAG papers": [{"PaperId": 2112183879, "PaperTitle": "fine grained supply gating through hypergraph partitioning and shannon decomposition for active power reduction", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"case western reserve university": 2.0}}], "source": "ES"}, {"DBLP title": "A Scalable Algorithmic Framework for Row-Based Power-Gating.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Antonio Pullini", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2008, "MAG papers": [{"PaperId": 2133535050, "PaperTitle": "a scalable algorithmic framework for row based power gating", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of turin": 5.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting.", "DBLP authors": ["Ehsan Pakbaznia", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2145525199, "PaperTitle": "coarse grain mtcmos sleep transistor sizing using delay budgeting", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Physical Architectures of Automotive Systems.", "DBLP authors": ["T. Forest", "Alberto Ferrari", "G. Audisio", "Marco Sabatini", "Alberto L. Sangiovanni-Vincentelli", "Marco Di Natale"], "year": 2008, "MAG papers": [{"PaperId": 2114875013, "PaperTitle": "physical architectures of automotive systems", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "A Mutation Model for the SystemC TLM 2.0 Communication Interfaces.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2008, "MAG papers": [{"PaperId": 2125301519, "PaperTitle": "a mutation model for the systemc tlm 2 0 communication interfaces", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 68, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Design Validation Based on Cultural Algorithms.", "DBLP authors": ["Weixin Wu", "Michael S. Hsiao"], "year": 2008, "MAG papers": [{"PaperId": 2101476216, "PaperTitle": "efficient design validation based on cultural algorithms", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithms for Maximum Satisfiability using Unsatisfiable Cores.", "DBLP authors": ["Jo\u00e3o Marques-Silva", "Jordi Planes"], "year": 2008, "MAG papers": [{"PaperId": 2098984274, "PaperTitle": "algorithms for maximum satisfiability using unsatisfiable cores", "Year": 2008, "CitationCount": 96, "EstimatedCitation": 147, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "In-band Cross-Trigger Event Transmission for Transaction-Based Debug.", "DBLP authors": ["Shan Tang", "Qiang Xu"], "year": 2008, "MAG papers": [{"PaperId": 2115016296, "PaperTitle": "in band cross trigger event transmission for transaction based debug", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Representation and Analysis of Power Grids.", "DBLP authors": ["Jo\u00e3o M. S. Silva", "Joel R. Phillips", "Lu\u00eds Miguel Silveira"], "year": 2008, "MAG papers": [{"PaperId": 2155361785, "PaperTitle": "efficient representation and analysis of power grids", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "High-Frequency Mutual Impedance Extraction of VLSI Interconnects In the Presence of a Multi-layer Conducting Substrate.", "DBLP authors": ["Navin Srivastava", "Roberto Suaya", "Kaustav Banerjee"], "year": 2008, "MAG papers": [{"PaperId": 2133869184, "PaperTitle": "high frequency mutual impedance extraction of vlsi interconnects in the presence of a multi layer conducting substrate", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mentor graphics": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Bruce McGaughy"], "year": 2008, "MAG papers": [{"PaperId": 2114849118, "PaperTitle": "etbr extended truncated balanced realization method for on chip power grid network analysis", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"cadence design systems": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Bandwidth-Centric Optimisation for Area-Constrained Links with Crosstalk Avoidance Methods.", "DBLP authors": ["Basel Halak", "Alexandre Yakovlev"], "year": 2008, "MAG papers": [{"PaperId": 2110602223, "PaperTitle": "bandwidth centric optimisation for area constrained links with crosstalk avoidance methods", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"newcastle university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing Near-ML MIMO Detector for SDR Baseband on Parallel Programmable Architectures.", "DBLP authors": ["Min Li", "Bruno Bougard", "Weiyu Xu", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2008, "MAG papers": [{"PaperId": 1976667606, "PaperTitle": "optimizing near ml mimo detector for sdr baseband on parallel programmable architectures", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"katholieke universiteit leuven": 5.0, "california institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Vectorization of Reed Solomon Decoding and Mapping on the EVP.", "DBLP authors": ["Akash Kumar", "Kees van Berkel"], "year": 2008, "MAG papers": [{"PaperId": 2160930851, "PaperTitle": "vectorization of reed solomon decoding and mapping on the evp", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder.", "DBLP authors": ["Matthias May", "Matthias Alles", "Norbert Wehn"], "year": 2008, "MAG papers": [{"PaperId": 2082242617, "PaperTitle": "a case study in reliability aware design a resilient ldpc code decoder", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": {"kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction.", "DBLP authors": ["Anshuman Chandra", "Felix Ng", "Rohit Kapur"], "year": 2008, "MAG papers": [{"PaperId": 2095752765, "PaperTitle": "low power illinois scan architecture for simultaneous power and test data volume reduction", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Scan Chain Organization for Embedded Diagnosis.", "DBLP authors": ["Melanie Elm", "Hans-Joachim Wunderlich"], "year": 2008, "MAG papers": [{"PaperId": 2125581051, "PaperTitle": "scan chain organization for embedded diagnosis", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores.", "DBLP authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos", "Emmanouil Kalligeros"], "year": 2008, "MAG papers": [{"PaperId": 2122627795, "PaperTitle": "state skip lfsrs bridging the gap between test data compression and test set embedding for ip cores", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of ioannina": 2.0, "university of the aegean": 1.0}}], "source": "ES"}, {"DBLP title": "Automated Testability Enhancements for Logic Brick Libraries.", "DBLP authors": ["Jason G. Brown", "Brian Taylor", "Ronald D. Blanton", "Larry T. Pileggi"], "year": 2008, "MAG papers": [{"PaperId": 2023129240, "PaperTitle": "automated testability enhancements for logic brick libraries", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "A Game-Theoretic Approach to Real-Time System Testing.", "DBLP authors": ["Alexandre David", "Kim Guldstrand Larsen", "Shuhao Li", "Brian Nielsen"], "year": 2008, "MAG papers": [{"PaperId": 2106534507, "PaperTitle": "a game theoretic approach to real time system testing", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"aalborg university": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling Event Stream Hierarchies with Hierarchical Event Models.", "DBLP authors": ["Jonas Rox", "Rolf Ernst"], "year": 2008, "MAG papers": [{"PaperId": 2085164092, "PaperTitle": "modeling event stream hierarchies with hierarchical event models", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Semantics for Model-Based Validation of Continuous/Discrete Systems.", "DBLP authors": ["Luiza Gheorghe", "Faouzi Bouchhima", "Gabriela Nicolescu", "Hanifa Boucheneb"], "year": 2008, "MAG papers": [{"PaperId": 2090152890, "PaperTitle": "semantics for model based validation of continuous discrete systems", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ecole polytechnique de montreal": 4.0}}], "source": "ES"}, {"DBLP title": "Using UML as Front-end for Heterogeneous Software Code Generation Strategies.", "DBLP authors": ["Lisane B. de Brisolara", "Marcio F. da S. Oliveira", "Ricardo Miotto Redin", "Lu\u00eds C. Lamb", "Luigi Carro", "Fl\u00e1vio Rech Wagner"], "year": 2008, "MAG papers": [{"PaperId": 2143196989, "PaperTitle": "using uml as front end for heterogeneous software code generation strategies", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"universidade federal do rio grande do sul": 6.0}}], "source": "ES"}, {"DBLP title": "Software Components for Reliable Automotive Systems.", "DBLP authors": ["Harald Heinecke", "Werner Damm", "Bernhard Josko", "Alexander Metzner", "Hermann Kopetz", "Alberto L. Sangiovanni-Vincentelli", "Marco Di Natale"], "year": 2008, "MAG papers": [{"PaperId": 2106150658, "PaperTitle": "software components for reliable automotive systems", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of vienna": 1.0, "university of california berkeley": 1.0, "offis": 3.0}}], "source": "ES"}, {"DBLP title": "A Simulation Methodology for Worst-Case Response Time Estimation of Distributed Real-Time Systems.", "DBLP authors": ["Soheil Samii", "Sergiu Rafiliu", "Petru Eles", "Zebo Peng"], "year": 2008, "MAG papers": [{"PaperId": 2123763420, "PaperTitle": "a simulation methodology for worst case response time estimation of distributed real time systems", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"linkoping university": 4.0}}], "source": "ES"}, {"DBLP title": "Signal Probability Based Statistical Timing Analysis.", "DBLP authors": ["Bao Liu"], "year": 2008, "MAG papers": [{"PaperId": 2171573833, "PaperTitle": "signal probability based statistical timing analysis", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "A Current Source Model for CMOS Logic Cells Considering Multiple Input Switching and Stack Effect.", "DBLP authors": ["Behnam Amelifard", "Safar Hatami", "Hanif Fatemi", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2114252285, "PaperTitle": "a current source model for cmos logic cells considering multiple input switching and stack effect", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Current source based standard cell model for accurate signal integrity and timing analysis.", "DBLP authors": ["Amit Goel", "Sarma B. K. Vrudhula"], "year": 2008, "MAG papers": [{"PaperId": 2156480805, "PaperTitle": "current source based standard cell model for accurate signal integrity and timing analysis", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation.", "DBLP authors": ["Wangyang Zhang", "Wenjian Yu", "Zeyi Wang", "Zhiping Yu", "Rong Jiang", "Jinjun Xiong"], "year": 2008, "MAG papers": [{"PaperId": 2117416520, "PaperTitle": "an efficient method for chip level statistical capacitance extraction considering process variations with spatial correlation", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"tsinghua university": 4.0, "ibm": 1.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "SPARE - a Scalable algorithm for passive, structure preserving, Parameter-Aware model order REduction.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2008, "MAG papers": [{"PaperId": 2075129106, "PaperTitle": "spare a scalable algorithm for passive structure preserving parameter aware model order reduction", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "Transistor-Specific Delay Modeling for SSTA.", "DBLP authors": ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Andres Torres", "Savithri Sundareswaran"], "year": 2008, "MAG papers": [{"PaperId": 2141388175, "PaperTitle": "transistor specific delay modeling for ssta", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"freescale semiconductor": 1.0, "university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Generic Multi-Phase Software-Pipelined Partial-FFT on Instruction-Level-Parallel Architectures and SDR Baseband Applications.", "DBLP authors": ["Min Li", "David Novo", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2008, "MAG papers": [{"PaperId": 2138184302, "PaperTitle": "generic multi phase software pipelined partial fft on instruction level parallel architectures and sdr baseband applications", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "A Novel Recursive Algorithm for Bit-Efficient Realization of Arbitrary Length Inverse Modified Cosine Transforms.", "DBLP authors": ["Ralf K\u00f6nig", "Timo Stripf", "J\u00fcrgen Becker"], "year": 2008, "MAG papers": [{"PaperId": 2144627060, "PaperTitle": "a novel recursive algorithm for bit efficient realization of arbitrary length inverse modified cosine transforms", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA.", "DBLP authors": ["Philippe Bonnot", "Fabrice Lemonnier", "Gilbert Edelin", "Gerard Gaillat", "Olivier Ruch", "Pascal Gauget"], "year": 2008, "MAG papers": [{"PaperId": 2097262165, "PaperTitle": "definition and simd implementation of a multi processing architecture approach on fpga", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits.", "DBLP authors": ["Aswin Sreedhar", "Alodeep Sanyal", "Sandip Kundu"], "year": 2008, "MAG papers": [{"PaperId": 2137141314, "PaperTitle": "on modeling and testing of lithography related open faults in nano cmos circuits", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal Margin Computation for At-Speed Test.", "DBLP authors": ["Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah", "Peter A. Habitz"], "year": 2008, "MAG papers": [{"PaperId": 2171709869, "PaperTitle": "optimal margin computation for at speed test", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Resistive Bridging Fault Simulation of Industrial Circuits.", "DBLP authors": ["Piet Engelke", "Ilia Polian", "J\u00fcrgen Schl\u00f6ffel", "Bernd Becker"], "year": 2008, "MAG papers": [{"PaperId": 2119277411, "PaperTitle": "resistive bridging fault simulation of industrial circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of freiburg": 3.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Physically-Aware N-Detect Test Pattern Selection.", "DBLP authors": ["Yen-Tzu Lin", "Osei Poku", "Naresh K. Bhatti", "Ronald D. Blanton"], "year": 2008, "MAG papers": [{"PaperId": 2144328631, "PaperTitle": "physically aware n detect test pattern selection", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication.", "DBLP authors": ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "year": 2008, "MAG papers": [{"PaperId": 2150627388, "PaperTitle": "computation of buffer capacities for throughput constrained and data dependent inter task communication", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of twente": 2.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Constraint Refinement for Online Verifiable Cross-Layer System Adaptation.", "DBLP authors": ["Minyoung Kim", "Mark-Oliver Stehr", "Carolyn L. Talcott", "Nikil D. Dutt", "Nalini Venkatasubramanian"], "year": 2008, "MAG papers": [{"PaperId": 2133890530, "PaperTitle": "constraint refinement for online verifiable cross layer system adaptation", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california irvine": 3.0, "sri international": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive Scheduling and Voltage Scaling for Multiprocessor Real-time Applications with Non-deterministic Workload.", "DBLP authors": ["Parth Malani", "Prakash Mukre", "Qinru Qiu", "Qing Wu"], "year": 2008, "MAG papers": [{"PaperId": 2153633990, "PaperTitle": "adaptive scheduling and voltage scaling for multiprocessor real time applications with non deterministic workload", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"binghamton university": 4.0}}], "source": "ES"}, {"DBLP title": "Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures.", "DBLP authors": ["E. Frank", "Reinhard Wilhelm", "Rolf Ernst", "Alberto L. Sangiovanni-Vincentelli", "Marco Di Natale"], "year": 2008, "MAG papers": [{"PaperId": 2155530264, "PaperTitle": "methods tools and standards for the analysis evaluation and design of modern automotive architectures", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california berkeley": 1.0, "saarland university": 1.0, "braunschweig university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Random Stimulus Generation using Entropy and XOR Constraints.", "DBLP authors": ["Stephen Plaza", "Igor L. Markov", "Valeria Bertacco"], "year": 2008, "MAG papers": [{"PaperId": 2165915311, "PaperTitle": "random stimulus generation using entropy and xor constraints", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "MCjammer: Adaptive Verification for Multi-core Designs.", "DBLP authors": ["Ilya Wagner", "Valeria Bertacco"], "year": 2008, "MAG papers": [{"PaperId": 2157452647, "PaperTitle": "mcjammer adaptive verification for multi core designs", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Implementation of Native Software Simulation for MPSoC.", "DBLP authors": ["Patrice Gerin", "Xavier Guerin", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2008, "MAG papers": [{"PaperId": 2140201641, "PaperTitle": "efficient implementation of native software simulation for mpsoc", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Simulation-Directed Invariant Mining for Software Verification.", "DBLP authors": ["Xueqi Cheng", "Michael S. Hsiao"], "year": 2008, "MAG papers": [{"PaperId": 2123566718, "PaperTitle": "simulation directed invariant mining for software verification", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation.", "DBLP authors": ["Massoud Momeni", "Petru Bogdan Bacinschi", "Manfred Glesner"], "year": 2008, "MAG papers": [{"PaperId": 2129536219, "PaperTitle": "comparison of opamp based and comparator based delta sigma modulation", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Novel Technique for Improving Temperature Independency of Ring-ADC.", "DBLP authors": ["Shun Li", "Hua Chen", "Feng Zhou"], "year": 2008, "MAG papers": [{"PaperId": 2103237793, "PaperTitle": "a novel technique for improving temperature independency of ring adc", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"fudan university": 3.0}}], "source": "ES"}, {"DBLP title": "An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs.", "DBLP authors": ["Petru Bogdan Bacinschi", "Tudor Murgan", "Klaus Koch", "Manfred Glesner"], "year": 2008, "MAG papers": [{"PaperId": 2083685797, "PaperTitle": "an analog on chip adaptive body bias calibration for reducing mismatches in transistor pairs", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated approach to energy harvester mixed technology modelling and performance optimisation.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Stephen P. Beeby", "Russel N. Torah"], "year": 2008, "MAG papers": [{"PaperId": 2118977426, "PaperTitle": "integrated approach to energy harvester mixed technology modelling and performance optimisation", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southampton": 5.0}}], "source": "ES"}, {"DBLP title": "A scalable low-power digital communication network architecture and an automated design path for controlling the analog/RF part of SDR transceivers.", "DBLP authors": ["Wolfgang Eberle", "Micha\u00ebl Goffioul"], "year": 2008, "MAG papers": [{"PaperId": 2142163684, "PaperTitle": "a scalable low power digital communication network architecture and an automated design path for controlling the analog rf part of sdr transceivers", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 1.0, "imec": 1.0}}], "source": "ES"}, {"DBLP title": "A Coarse-Grained Array based Baseband Processor for 100Mbps+ Software Defined Radio.", "DBLP authors": ["Bruno Bougard", "Bjorn De Sutter", "Sebastien Rabou", "David Novo", "Osman Allam", "Steven Dupont", "Liesbet Van der Perre"], "year": 2008, "MAG papers": [{"PaperId": 2100914215, "PaperTitle": "a coarse grained array based baseband processor for 100mbps software defined radio", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"katholieke universiteit leuven": 7.0}}], "source": "ES"}, {"DBLP title": "Scenario-Based Fixed-point Data Format Refinement to Enable Energy-scalable Software Defined Radios.", "DBLP authors": ["David Novo", "Bruno Bougard", "Andy Lambrechts", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2008, "MAG papers": [{"PaperId": 2140604924, "PaperTitle": "scenario based fixed point data format refinement to enable energy scalable software defined radios", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"imec": 2.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Test Strategies for Low Power Devices.", "DBLP authors": ["C. P. Ravikumar", "Mokhtar Hirech", "Xiaoqing Wen"], "year": 2008, "MAG papers": [{"PaperId": 2088545523, "PaperTitle": "test strategies for low power devices", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyushu institute of technology": 1.0, "texas instruments": 1.0, "synopsys": 1.0}}, {"PaperId": 2103252557, "PaperTitle": "test strategies for low power devices", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 55, "Affiliations": {"kyushu institute of technology": 1.0, "synopsys": 1.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures.", "DBLP authors": ["Fabrizio Mulas", "Michele Pittau", "Marco Buttu", "Salvatore Carta", "Andrea Acquaviva", "Luca Benini", "David Atienza", "Giovanni De Micheli"], "year": 2008, "MAG papers": [{"PaperId": 2098911998, "PaperTitle": "thermal balancing policy for streaming computing on multiprocessor architectures", "Year": 2008, "CitationCount": 55, "EstimatedCitation": 68, "Affiliations": {"university of cagliari": 4.0, "university of verona": 1.0, "ecole polytechnique federale de lausanne": 1.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "A Practical Approach for Reconciling High and Predictable Performance in Non-Regular Parallel Programs.", "DBLP authors": ["Olivier Certner", "Zheng Li", "Pierre Palatin", "Olivier Temam", "Frederic Arzel", "Nathalie Drach"], "year": 2008, "MAG papers": [{"PaperId": 2152217648, "PaperTitle": "a practical approach for reconciling high and predictable performance in non regular parallel programs", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"french institute for research in computer science and automation": 4.0, "pierre and marie curie university": 2.0}}], "source": "ES"}, {"DBLP title": "Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis.", "DBLP authors": ["Matin Hashemi", "Soheil Ghiasi"], "year": 2008, "MAG papers": [{"PaperId": 2024094981, "PaperTitle": "exact and approximate task assignment algorithms for pipelined software synthesis", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california davis": 2.0}}], "source": "ES"}, {"DBLP title": "Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "Stephanie Kreutz", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2101496547, "PaperTitle": "run time system for an extensible embedded processor with dynamic instruction set", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency.", "DBLP authors": ["Hai Lin", "Yunsi Fei"], "year": 2008, "MAG papers": [{"PaperId": 2131190522, "PaperTitle": "harnessing horizontal parallelism and vertical instruction packing of programs to improve system overall efficiency", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Instruction Set Extension Exploration in Multiple-Issue Architecture.", "DBLP authors": ["I-Wei Wu", "Zhiyuan Chen", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "year": 2008, "MAG papers": [{"PaperId": 2157244386, "PaperTitle": "instruction set extension exploration in multiple issue architecture", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Instruction Re-encoding Facilitating Dense Embedded Code.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2075474176, "PaperTitle": "instruction re encoding facilitating dense embedded code", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Improving Constant-Coefficient Multiplier Verification by Partial Product Identification.", "DBLP authors": ["Chao-Yue Lai", "Chung-Yang Huang", "Kei-Yong Khoo"], "year": 2008, "MAG papers": [{"PaperId": 2166987936, "PaperTitle": "improving constant coefficient multiplier verification by partial product identification", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Improved Visibility in One-to-Many Trace Concretization.", "DBLP authors": ["Kuntal Nanshi", "Fabio Somenzi"], "year": 2008, "MAG papers": [{"PaperId": 2100488569, "PaperTitle": "improved visibility in one to many trace concretization", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of colorado boulder": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Symbolic Simulation of Low Level Software.", "DBLP authors": ["Tamarah Arons", "Elad Elster", "Shlomit Ozer", "Jonathan Shalev", "Eli Singerman"], "year": 2008, "MAG papers": [{"PaperId": 2114555045, "PaperTitle": "efficient symbolic simulation of low level software", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Completeness in SMT-based BMC for Software Programs.", "DBLP authors": ["Malay K. Ganai", "Aarti Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2131863441, "PaperTitle": "completeness in smt based bmc for software programs", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Novel Pin Assignment Algorithms for Components with Very High Pin Counts.", "DBLP authors": ["Tilo Meister", "Jens Lienig", "Gisbert Thomke"], "year": 2008, "MAG papers": [{"PaperId": 2123733100, "PaperTitle": "novel pin assignment algorithms for components with very high pin counts", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"dresden university of technology": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A Generic Standard Cell Design Methodology for Differential Circuit Styles.", "DBLP authors": ["St\u00e9phane Badel", "Erdem Guleyupoglu", "Ozgur Inac", "Anna Pena Martinez", "Paolo Vietti", "Frank K. G\u00fcrkaynak", "Yusuf Leblebici"], "year": 2008, "MAG papers": [{"PaperId": 2105053951, "PaperTitle": "a generic standard cell design methodology for differential circuit styles", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ecole polytechnique federale de lausanne": 7.0}}], "source": "ES"}, {"DBLP title": "Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices.", "DBLP authors": ["Ashutosh Chakraborty", "Sean X. Shi", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2143584153, "PaperTitle": "layout level timing optimization by leveraging active area dependent mobility of strained silicon devices", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Correlation Kernels for Efficient Handling of Intra-Die Spatial Correlation, with Application to Statistical Timing.", "DBLP authors": ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "year": 2008, "MAG papers": [{"PaperId": 2096477977, "PaperTitle": "exploiting correlation kernels for efficient handling of intra die spatial correlation with application to statistical timing", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "A Triple-Mode Reconfigurable Sigma-Delta Modulator for Multi-Standard Wireless Applications.", "DBLP authors": ["Alonso Morgado", "Roc\u00edo del R\u00edo", "Jos\u00e9 Manuel de la Rosa"], "year": 2008, "MAG papers": [{"PaperId": 2130450106, "PaperTitle": "a triple mode reconfigurable sigma delta modulator for multi standard wireless applications", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of seville": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement.", "DBLP authors": ["Markus Bingesser", "Teddy Loeliger", "Werner Hinn", "Johann Hauer", "Stefan Modl", "Robert Dorn", "Matthias V\u00f6lker"], "year": 2008, "MAG papers": [{"PaperId": 2136717820, "PaperTitle": "low noise sigma delta capacitance to digital converter for sub pf capacitive sensors with integrated dielectric loss measurement", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ams ag": 1.0, "fraunhofer society": 4.0}}], "source": "ES"}, {"DBLP title": "Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment.", "DBLP authors": ["Mustafa Badaroglu", "Guy Decabooter", "Francois Laulanet", "Olivier Charlier"], "year": 2008, "MAG papers": [{"PaperId": 2161533084, "PaperTitle": "calibration of integrated cmos hall sensors using coil on chip in ate environment", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Programmable and Low-EMI Integrated Half-Bridge Driver in BCD Technology.", "DBLP authors": ["Francesco D&aposAscoli", "Luca Bacciarelli", "Massimiliano Melani", "Luca Fanucci", "G. Ricotti", "Enrico Pardi", "Federico Vincis", "Massimiliano Forliti", "Marco De Marinis"], "year": 2008, "MAG papers": [{"PaperId": 2113469041, "PaperTitle": "a programmable and low emi integrated half bridge driver in bcd technology", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pisa": 4.0, "stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns.", "DBLP authors": ["Yanjing Li", "Samy Makar", "Subhasish Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2164529645, "PaperTitle": "casp concurrent autonomous chip self test using stored test patterns", "Year": 2008, "CitationCount": 146, "EstimatedCitation": 217, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology.", "DBLP authors": ["Lei Zhang", "Yinhe Han", "Qiang Xu", "Xiaowei Li"], "year": 2008, "MAG papers": [{"PaperId": 2152781336, "PaperTitle": "defect tolerance in homogeneous manycore processors using core level redundancy with unified topology", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 78, "Affiliations": {"the chinese university of hong kong": 1.0, "chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "A low-cost concurrent error detection technique for processor control logic.", "DBLP authors": ["Ramtilak Vemu", "Abhijit Jas", "Jacob A. Abraham", "Srinivas Patil", "Rajesh Galivanche"], "year": 2008, "MAG papers": [{"PaperId": 2128303695, "PaperTitle": "a low cost concurrent error detection technique for processor control logic", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of texas at austin": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Approximate logic circuits for low overhead, non-intrusive concurrent error detection.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2008, "MAG papers": [{"PaperId": 2109233612, "PaperTitle": "approximate logic circuits for low overhead non intrusive concurrent error detection", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 85, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Logical Reliability of Interacting Real-Time Tasks.", "DBLP authors": ["Krishnendu Chatterjee", "Arkadeb Ghosal", "Thomas A. Henzinger", "Daniel T. Iercan", "Christoph M. Kirsch", "Claudio Pinello", "Alberto L. Sangiovanni-Vincentelli"], "year": 2008, "MAG papers": [{"PaperId": 2170787286, "PaperTitle": "logical reliability of interacting real time tasks", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california berkeley": 3.0, "ecole polytechnique federale de lausanne": 1.0, "cadence design systems": 1.0, "university of salzburg": 1.0}}], "source": "ES"}, {"DBLP title": "Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints.", "DBLP authors": ["Viacheslav Izosimov", "Paul Pop", "Petru Eles", "Zebo Peng"], "year": 2008, "MAG papers": [{"PaperId": 2102905633, "PaperTitle": "scheduling of fault tolerant embedded systems with soft and hard timing constraints", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 71, "Affiliations": {"linkoping university": 3.0, "technical university of denmark": 1.0}}], "source": "ES"}, {"DBLP title": "Tool Support for Incremental Failure Mode and Effects Analysis of Component-Based Systems.", "DBLP authors": ["Jonas Elmqvist", "Simin Nadjm-Tehrani"], "year": 2008, "MAG papers": [{"PaperId": 2163248138, "PaperTitle": "tool support for incremental failure mode and effects analysis of component based systems", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"linkoping university": 2.0}}], "source": "ES"}, {"DBLP title": "Compositional design of isochronous systems.", "DBLP authors": ["Jean-Pierre Talpin", "Julien Ouy", "Lo\u00efc Besnard", "Paul Le Guernic"], "year": 2008, "MAG papers": [{"PaperId": 2168275791, "PaperTitle": "compositional design of isochronous systems", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"french institute for research in computer science and automation": 3.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges.", "DBLP authors": ["Subhasish Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2128456472, "PaperTitle": "globally optimized robust systems to overcome scaled cmos reliability challenges", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Software Protection Mechanisms for Dependable Systems.", "DBLP authors": ["Ute Wappler", "Martin Muller"], "year": 2008, "MAG papers": [{"PaperId": 2030418454, "PaperTitle": "software protection mechanisms for dependable systems", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"siemens": 1.0}}], "source": "ES"}, {"DBLP title": "Subsystem Exchange in a Concurrent Design Process Environment.", "DBLP authors": ["Marino Strik", "Alain Gonier", "Paul Williams"], "year": 2008, "MAG papers": [{"PaperId": 2122813275, "PaperTitle": "subsystem exchange in a concurrent design process environment", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nxp semiconductors": 1.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture.", "DBLP authors": ["Albrecht Mayer", "Frank Hellwig"], "year": 2008, "MAG papers": [{"PaperId": 2120118750, "PaperTitle": "system performance optimization methodology for infineon s 32 bit automotive microcontroller architecture", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style.", "DBLP authors": ["Bonesi Stefano", "Davide Bertozzi", "Luca Benini", "Enrico Macii"], "year": 2008, "MAG papers": [{"PaperId": 2130861573, "PaperTitle": "process variation tolerant pipeline design through a placement aware multiple voltage island design style", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of bologna": 1.0, "university of ferrara": 2.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints.", "DBLP authors": ["Andrea Calimera", "Luca Benini", "Enrico Macii"], "year": 2008, "MAG papers": [{"PaperId": 2111859680, "PaperTitle": "optimal mtcmos reactivation under power supply noise and performance constraints", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"polytechnic university of turin": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "A Single-supply True Voltage Level Shifter.", "DBLP authors": ["Rajesh Garg", "Gagandeep Mallarapu", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2171009546, "PaperTitle": "a single supply true voltage level shifter", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Clock Distribution Scheme using Coplanar Transmission Lines.", "DBLP authors": ["Victor H. Cordero Calle", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2157488385, "PaperTitle": "clock distribution scheme using coplanar transmission lines", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Compositional, dynamic cache management for embedded chip multiprocessors.", "DBLP authors": ["Anca Mariana Molnos", "Marc J. M. Heijligers", "Sorin Dan Cotofana"], "year": 2008, "MAG papers": [{"PaperId": 2160853260, "PaperTitle": "compositional dynamic cache management for embedded chip multiprocessors", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 2.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Comparison of memory write policies for NoC based Multicore Cache Coherent Systems.", "DBLP authors": ["Pierre Guironnet de Massas", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2008, "MAG papers": [{"PaperId": 2099951066, "PaperTitle": "comparison of memory write policies for noc based multicore cache coherent systems", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Serialized Asynchronous Links for NoC.", "DBLP authors": ["Simon Ogg", "Enrico Valli", "Bashir M. Al-Hashimi", "Alexandre Yakovlev", "Crescenzo D&aposAlessandro", "Luca Benini"], "year": 2008, "MAG papers": [{"PaperId": 2115858203, "PaperTitle": "serialized asynchronous links for noc", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of bologna": 2.0, "university of southampton": 2.0, "newcastle university": 2.0}}], "source": "ES"}, {"DBLP title": "Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits.", "DBLP authors": ["Jie Zhang", "Nishant Patil", "Subhasish Mitra"], "year": 2008, "MAG papers": [{"PaperId": 2103727077, "PaperTitle": "design guidelines for metallic carbon nanotube tolerant digital logic circuits", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Quantified Synthesis of Reversible Logic.", "DBLP authors": ["Robert Wille", "Hoang Minh Le", "Gerhard W. Dueck", "Daniel Gro\u00dfe"], "year": 2008, "MAG papers": [{"PaperId": 2106410065, "PaperTitle": "quantified synthesis of reversible logic", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 61, "Affiliations": {"university of bremen": 3.0, "university of new brunswick": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Simulation for Single-Electron Devices.", "DBLP authors": ["Nicholas Allec", "Robert G. Knobel", "Li Shang"], "year": 2008, "MAG papers": [{"PaperId": 2075897808, "PaperTitle": "adaptive simulation for single electron devices", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"queen s university": 2.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks.", "DBLP authors": ["Francisco J. Rinc\u00f3n", "Michele Paselli", "Joaqu\u00edn Recas", "Qin Zhao", "Marcos Sanchez-Elez", "David Atienza", "Julien Penders", "Giovanni De Micheli"], "year": 2008, "MAG papers": [{"PaperId": 2132517974, "PaperTitle": "os based sensor node platform and energy estimation model for health care wireless sensor networks", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"complutense university of madrid": 4.0, "imec": 3.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Improvements in Polynomial-Time Feasibility Testing for EDF.", "DBLP authors": ["Alejandro Masrur", "Sebastian Dr\u00f6ssler", "Georg F\u00e4rber"], "year": 2008, "MAG papers": [{"PaperId": 1965037706, "PaperTitle": "improvements in polynomial time feasibility testing for edf", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications.", "DBLP authors": ["Antonino Tumeo", "Marco Branca", "Lorenzo Camerini", "Marco Ceriani", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2008, "MAG papers": [{"PaperId": 2114097755, "PaperTitle": "a dual priority real time multiprocessor system on fpga for automotive applications", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"polytechnic university of milan": 7.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "An application-based EDF scheduler for OSEK/VDX.", "DBLP authors": ["Claas Diederichs", "Ulrich Margull", "Frank Slomka", "Gerhard Wirrer"], "year": 2008, "MAG papers": [{"PaperId": 2147861076, "PaperTitle": "an application based edf scheduler for osek vdx", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of ulm": 1.0}}], "source": "ES"}, {"DBLP title": "Time Properties of the BuST Protocol under the NPA Budget Allocation Scheme.", "DBLP authors": ["Gianluca Franchino", "Giorgio C. Buttazzo", "Tullio Facchinetti"], "year": 2008, "MAG papers": [{"PaperId": 2119193373, "PaperTitle": "time properties of the bust protocol under the npa budget allocation scheme", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pavia": 2.0}}], "source": "ES"}, {"DBLP title": "Simultaneous FU and Register Binding Based on Network Flow Method.", "DBLP authors": ["Jason Cong", "Junjuan Xu"], "year": 2008, "MAG papers": [{"PaperId": 2103770709, "PaperTitle": "simultaneous fu and register binding based on network flow method", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "A Variation Aware High Level Synthesis Framework.", "DBLP authors": ["Feng Wang", "Guangyu Sun", "Yuan Xie"], "year": 2008, "MAG papers": [{"PaperId": 2152531251, "PaperTitle": "a variation aware high level synthesis framework", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "EPIC: Ending Piracy of Integrated Circuits.", "DBLP authors": ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "year": 2008, "MAG papers": [{"PaperId": 2012725064, "PaperTitle": "epic ending piracy of integrated circuits", "Year": 2008, "CitationCount": 389, "EstimatedCitation": 618, "Affiliations": {"rice university": 1.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Specification and Design Considerations for Reliable Embedded Systems.", "DBLP authors": ["Adeel Israr", "Sorin A. Huss"], "year": 2008, "MAG papers": [{"PaperId": 2112156025, "PaperTitle": "specification and design considerations for reliable embedded systems", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat darmstadt": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesis of Fault-Tolerant Embedded Systems.", "DBLP authors": ["Petru Eles", "Viacheslav Izosimov", "Paul Pop", "Zebo Peng"], "year": 2008, "MAG papers": [{"PaperId": 2124375955, "PaperTitle": "synthesis of fault tolerant embedded systems", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"linkoping university": 3.0, "technical university of denmark": 1.0}}], "source": "ES"}, {"DBLP title": "Incremental Criticality and Yield Gradients.", "DBLP authors": ["Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2008, "MAG papers": [{"PaperId": 2095804030, "PaperTitle": "incremental criticality and yield gradients", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Latch Modeling for Statistical Timing Analysis.", "DBLP authors": ["Sean X. Shi", "Anand Ramalingam", "Daifeng Wang", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 1976121746, "PaperTitle": "latch modeling for statistical timing analysis", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis.", "DBLP authors": ["Andrey Mokhov", "Alexandre Yakovlev"], "year": 2008, "MAG papers": [{"PaperId": 2057959636, "PaperTitle": "conditional partial order graphs and dynamically reconfigurable control synthesis", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"newcastle university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor.", "DBLP authors": ["Janar Thoguluva", "Anand Raghunathan", "Srimat T. Chakradhar"], "year": 2008, "MAG papers": [{"PaperId": 2155718397, "PaperTitle": "efficient software architecture for ipsec acceleration using a programmable security processor", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Operating System Controlled Processor-Memory Bus Encryption.", "DBLP authors": ["Xi Chen", "Robert P. Dick", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 2428684340, "PaperTitle": "operating system controlled processor memory bus encryption", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient FPGA Implementation of Principle Component Analysis based Network Intrusion Detection System.", "DBLP authors": ["Abhishek Das", "Sanchit Misra", "Sumeet Joshi", "Joseph Zambreno", "Gokhan Memik", "Alok N. Choudhary"], "year": 2008, "MAG papers": [{"PaperId": 2105602969, "PaperTitle": "an efficient fpga implementation of principle component analysis based network intrusion detection system", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"iowa state university": 1.0, "northwestern university": 4.0, "indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "MAG papers": [{"PaperId": 2157545815, "PaperTitle": "a bridging fault model where undetectable faults imply logic redundancy", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation.", "DBLP authors": ["Jeremy Lee", "Sumit Narayan", "Mike Kapralos", "Mohammad Tehranipoor"], "year": 2008, "MAG papers": [{"PaperId": 2116957391, "PaperTitle": "layout aware ir drop tolerant transition fault pattern generation", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 72, "Affiliations": {"university of connecticut": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-Vector Tests: A Path to Perfect Error-Rate Testing.", "DBLP authors": ["Shideh Shahidi", "Sandeep Gupta"], "year": 2008, "MAG papers": [{"PaperId": 2151428711, "PaperTitle": "multi vector tests a path to perfect error rate testing", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing.", "DBLP authors": ["Jia Li", "Qiang Xu", "Yu Hu", "Xiaowei Li"], "year": 2008, "MAG papers": [{"PaperId": 2056864235, "PaperTitle": "ifill an impact oriented x filling method for shift and capture power reduction in at speed scan based testing", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 63, "Affiliations": {"chinese academy of sciences": 1.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors.", "DBLP authors": ["Sanghyun Park", "Aviral Shrivastava", "Yunheung Paek"], "year": 2008, "MAG papers": [{"PaperId": 2117813955, "PaperTitle": "hiding cache miss penalty using priority based execution for embedded processors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"arizona state university": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Instruction Cache Energy Saving Through Compiler Way-Placement.", "DBLP authors": ["Timothy M. Jones", "Sandro Bartolini", "Bruno De Bus", "John Cavazos", "Michael F. P. O&aposBoyle"], "year": 2008, "MAG papers": [{"PaperId": 2123626128, "PaperTitle": "instruction cache energy saving through compiler way placement", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ghent university": 1.0, "university of siena": 1.0, "university of edinburgh": 2.0, "university of delaware": 1.0}}], "source": "ES"}, {"DBLP title": "Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints.", "DBLP authors": ["Chun Jason Xue", "Edwin Hsing-Mean Sha", "Zili Shao", "Meikang Qiu"], "year": 2008, "MAG papers": [{"PaperId": 2021010544, "PaperTitle": "effective loop partitioning and scheduling under memory and register dual constraints", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"city university of hong kong": 1.0, "university of texas system": 1.0}}], "source": "ES"}, {"DBLP title": "Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications.", "DBLP authors": ["Antonio Carlos Schneider Beck", "Mateus B. Rutzig", "Georgi Gaydadjiev", "Luigi Carro"], "year": 2008, "MAG papers": [{"PaperId": 2153402554, "PaperTitle": "transparent reconfigurable acceleration for heterogeneous embedded applications", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 121, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Selection of Application-Specific Reconfigurable Processor Extensions.", "DBLP authors": ["Christophe Wolinski", "Krzysztof Kuchcinski"], "year": 2008, "MAG papers": [{"PaperId": 2134196168, "PaperTitle": "automatic selection of application specific reconfigurable processor extensions", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"lund university": 1.0, "university of rennes": 1.0}}], "source": "ES"}, {"DBLP title": "An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications.", "DBLP authors": ["Sankalita Saha", "Jason Schlessman", "Sebastian Puthenpurayil", "Shuvra S. Bhattacharyya", "Wayne H. Wolf"], "year": 2008, "MAG papers": [{"PaperId": 2132873549, "PaperTitle": "an optimized message passing framework for parallel implementation of signal processing applications", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 1.0, "university of maryland college park": 3.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Dependability for high-tech systems: an industry-as-laboratory approach.", "DBLP authors": ["Ed Brinksma", "Jozef Hooman"], "year": 2008, "MAG papers": [{"PaperId": 2168265822, "PaperTitle": "dependability for high tech systems an industry as laboratory approach", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"radboud university nijmegen": 1.0, "university of twente": 1.0}}], "source": "ES"}, {"DBLP title": "User-Aware Dynamic Task Allocation in Networks-on-Chip.", "DBLP authors": ["Chen-Ling Chou", "Radu Marculescu"], "year": 2008, "MAG papers": [{"PaperId": 2128869706, "PaperTitle": "user aware dynamic task allocation in networks on chip", "Year": 2008, "CitationCount": 101, "EstimatedCitation": 154, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2080991856, "PaperTitle": "minimizing virtual channel buffer for routers in on chip communication architectures", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication.", "DBLP authors": ["Woo-Cheol Kwon", "Sung-Min Hong", "Sungjoo Yoo", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "year": 2008, "MAG papers": [{"PaperId": 2134805585, "PaperTitle": "an open loop flow control scheme based on the accurate global information of on chip communication", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"samsung": 6.0}}], "source": "ES"}, {"DBLP title": "Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2008, "MAG papers": [{"PaperId": 2155458498, "PaperTitle": "variable latency speculative addition a new paradigm for arithmetic circuit design", "Year": 2008, "CitationCount": 205, "EstimatedCitation": 335, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming.", "DBLP authors": ["Hadi Parandeh-Afshar", "Philip Brisk", "Paolo Ienne"], "year": 2008, "MAG papers": [{"PaperId": 2127063049, "PaperTitle": "improving synthesis of compressor trees on fpgas via integer linear programming", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "An adaptable FPGA-based System for Regular Expression Matching.", "DBLP authors": ["Ivano Bonesana", "Marco Paolieri", "Marco D. Santambrogio"], "year": 2008, "MAG papers": [{"PaperId": 2102302362, "PaperTitle": "an adaptable fpga based system for regular expression matching", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of lugano": 2.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Comparison of Boolean Satisfiability Encodings on FPGA Detailed Routing Problems.", "DBLP authors": ["Miroslav N. Velev", "Ping Gao"], "year": 2008, "MAG papers": [{"PaperId": 2132583177, "PaperTitle": "comparison of boolean satisfiability encodings on fpga detailed routing problems", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"aries": 2.0}}], "source": "ES"}, {"DBLP title": "Defeating classical Hardware Countermeasures: a new processing for Side Channel Analysis.", "DBLP authors": ["Denis R\u00e9al", "C\u00e9cile Canovas", "Jessy Cl\u00e9di\u00e8re", "M&aposhamed Drissi", "Fr\u00e9d\u00e9ric Valette"], "year": 2008, "MAG papers": [{"PaperId": 2166725261, "PaperTitle": "defeating classical hardware countermeasures a new processing for side channel analysis", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power Balanced Gates Insensitive to Routing Capacitance Mismatch.", "DBLP authors": ["Konrad J. Kulikowski", "Vyas Venkataraman", "Zhen Wang", "Alexander Taubin"], "year": 2008, "MAG papers": [{"PaperId": 2079593767, "PaperTitle": "power balanced gates insensitive to routing capacitance mismatch", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"boston university": 4.0}}], "source": "ES"}, {"DBLP title": "On Analysis and Synthesis of (n, k)-Non-Linear Feedback Shift Registers.", "DBLP authors": ["Elena Dubrova", "Maxim Teslenko", "Hannu Tenhunen"], "year": 2008, "MAG papers": [{"PaperId": 2155569323, "PaperTitle": "on analysis and synthesis of n k non linear feedback shift registers", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 65, "Affiliations": {"royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA Design for Algebraic Tori-Based Public-Key Cryptography.", "DBLP authors": ["Junfeng Fan", "Lejla Batina", "Kazuo Sakiyama", "Ingrid Verbauwhede"], "year": 2008, "MAG papers": [{"PaperId": 2155347021, "PaperTitle": "fpga design for algebraic tori based public key cryptography", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation.", "DBLP authors": ["Ho Fai Ko", "Nicola Nicolici"], "year": 2008, "MAG papers": [{"PaperId": 2106883354, "PaperTitle": "automated trace signals identification and state restoration for improving observability in post silicon validation", "Year": 2008, "CitationCount": 90, "EstimatedCitation": 132, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Functional Self-Testing for Bus-Based Symmetric Multiprocessors.", "DBLP authors": ["Andreas Apostolakis", "Dimitris Gizopoulos", "Mihalis Psarakis", "Antonis M. Paschalis"], "year": 2008, "MAG papers": [{"PaperId": 2105685732, "PaperTitle": "functional self testing for bus based symmetric multiprocessors", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national and kapodistrian university of athens": 2.0, "university of piraeus": 2.0}}], "source": "ES"}, {"DBLP title": "Theoretical and Practical Aspects of IDDQ Settling-Impact on Measurement Timing and Quality.", "DBLP authors": ["B. Straka", "Hans A. R. Manhaeve", "J. Brenkus", "Stefaan Kerckenaere"], "year": 2008, "MAG papers": [{"PaperId": 2110095863, "PaperTitle": "theoretical and practical aspects of iddq settling impact on measurement timing and quality", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Advanced Analog Filters for Telecommunications.", "DBLP authors": ["Marcello De Matteis", "Stefano D&aposAmico", "Andrea Baschirotto"], "year": 2008, "MAG papers": [{"PaperId": 1973352978, "PaperTitle": "advanced analog filters for telecommunications", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of salento": 2.0}}], "source": "ES"}, {"DBLP title": "Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies.", "DBLP authors": ["Georges G. E. Gielen", "Pieter De Wit", "Elie Maricau", "Johan Loeckx", "Javier Mart\u00edn-Mart\u00ednez", "Ben Kaczer", "Guido Groeseneken", "Rosana Rodr\u00edguez", "Montserrat Nafr\u00eda"], "year": 2008, "MAG papers": [{"PaperId": 2130688260, "PaperTitle": "emerging yield and reliability challenges in nanometer cmos technologies", "Year": 2008, "CitationCount": 100, "EstimatedCitation": 162, "Affiliations": {"katholieke universiteit leuven": 6.0, "autonomous university of barcelona": 3.0}}], "source": "ES"}, {"DBLP title": "Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces.", "DBLP authors": ["Carlotta Guiducci", "Alexandre Schmid", "Frank K. G\u00fcrkaynak", "Yusuf Leblebici"], "year": 2008, "MAG papers": [{"PaperId": 2107012815, "PaperTitle": "novel front end circuit architectures for integrated bio electronic interfaces", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures.", "DBLP authors": ["Anupam Chattopadhyay", "Xiaolin Chen", "Harold Ishebabi", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2008, "MAG papers": [{"PaperId": 2166915558, "PaperTitle": "high level modelling and exploration of coarse grained re configurable architectures", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"rwth aachen university": 6.0}}], "source": "ES"}, {"DBLP title": "Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence.", "DBLP authors": ["Amin Farmahini Farahani", "Seid Mehdi Fakhraie", "Saeed Safari"], "year": 2008, "MAG papers": [{"PaperId": 2123507284, "PaperTitle": "scalable architecture for on chip neural network training using swarm intelligence", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Intelligent Merging Online Task Placement Algorithm for Partial Reconfigurable Systems.", "DBLP authors": ["Thomas Marconi", "Yi Lu", "Koen Bertels", "Georgi Gaydadjiev"], "year": 2008, "MAG papers": [{"PaperId": 2154598425, "PaperTitle": "intelligent merging online task placement algorithm for partial reconfigurable systems", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor.", "DBLP authors": ["Antonio Deledda", "Claudio Mucci", "Arseni Vitkovski", "Philippe Bonnot", "Arnaud Grasset", "Philippe Millet", "Matthias K\u00fchnle", "Florian Ries", "Michael H\u00fcbner", "J\u00fcrgen Becker", "Massimo Coppola", "Lorenzo Pieralisi", "Riccardo Locatelli", "Giuseppe Maruccia", "Fabio Campi", "Tommaso DeMarco"], "year": 2008, "MAG papers": [{"PaperId": 2099832713, "PaperTitle": "design of a hw sw communication infrastructure for a heterogeneous reconfigurable processor", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stmicroelectronics": 6.0, "university of bologna": 3.0, "karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Multicast Parallel Pipeline Router Architecture for Network-on-Chip.", "DBLP authors": ["Faizal Arya Samman", "Thomas Hollstein", "Manfred Glesner"], "year": 2008, "MAG papers": [{"PaperId": 2108258190, "PaperTitle": "multicast parallel pipeline router architecture for network on chip", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 83, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "Variation tolerant NoC design by means of self-calibrating links.", "DBLP authors": ["Simone Medardoni", "Marcello Lajolo", "Davide Bertozzi"], "year": 2008, "MAG papers": [{"PaperId": 2145124910, "PaperTitle": "variation tolerant noc design by means of self calibrating links", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of ferrara": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "BARP-A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs.", "DBLP authors": ["Pejman Lotfi-Kamran", "Masoud Daneshtalab", "Caro Lucas", "Zainalabedin Navabi"], "year": 2008, "MAG papers": [{"PaperId": 2115596293, "PaperTitle": "barp a dynamic routing protocol for balanced distribution of traffic in nocs", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 66, "Affiliations": {"university of tehran": 3.0, "islamic azad university": 1.0}}], "source": "ES"}, {"DBLP title": "Developing Mesochronous Synchronizers to Enable 3D NoCs.", "DBLP authors": ["Igor Loi", "Federico Angiolini", "Luca Benini"], "year": 2008, "MAG papers": [{"PaperId": 2136011486, "PaperTitle": "developing mesochronous synchronizers to enable 3d nocs", "Year": 2008, "CitationCount": 44, "EstimatedCitation": 66, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Memory Organization with Multi-Pattern Parallel Accesses.", "DBLP authors": ["Arseni Vitkovski", "Georgi Kuzmanov", "Georgi Gaydadjiev"], "year": 2008, "MAG papers": [{"PaperId": 2159124195, "PaperTitle": "memory organization with multi pattern parallel accesses", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"delft university of technology": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and its Application to Instruction Caches.", "DBLP authors": ["Marios Kleanthous", "Yiannakis Sazeides"], "year": 2008, "MAG papers": [{"PaperId": 2120389575, "PaperTitle": "catch a mechanism for dynamically detecting cache content duplication and its application to instruction caches", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of cyprus": 2.0}}], "source": "ES"}, {"DBLP title": "Magellan: A Search and Machine Learning-based Framework for Fast Multi-core Design Space Exploration and Optimization.", "DBLP authors": ["Sukhun Kang", "Rakesh Kumar"], "year": 2008, "MAG papers": [{"PaperId": 2112764807, "PaperTitle": "magellan a search and machine learning based framework for fast multi core design space exploration and optimization", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 57, "Affiliations": {"urbana university": 2.0}}], "source": "ES"}, {"DBLP title": "Process Variation Aware Issue Queue Design.", "DBLP authors": ["Kanakagiri Raghavendra", "Madhu Mutyam"], "year": 2008, "MAG papers": [{"PaperId": 2156004271, "PaperTitle": "process variation aware issue queue design", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array.", "DBLP authors": ["Claudio Mucci", "Luca Vanzolini", "Ilario Mirimin", "Daniele Gazzola", "Antonio Deledda", "Sebastian Goller", "Joachim Kn\u00e4blein", "Axel Schneider", "Luca Ciccarelli", "Fabio Campi"], "year": 2008, "MAG papers": [{"PaperId": 2132296402, "PaperTitle": "implementation of parallel lfsr based applications on an adaptive dsp featuring a pipelined configurable gate array", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"stmicroelectronics": 2.0, "university of bologna": 5.0, "alcatel lucent": 2.0, "chemnitz university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "GMDS: Hardware implementation of novel real output queuing architecture.", "DBLP authors": ["Rub\u00e9n Arteaga", "F\u00e9lix Tobajas", "Roberto Esper-Cha\u00edn", "V. de Armas", "Roberto Sarmiento"], "year": 2008, "MAG papers": [{"PaperId": 2110568360, "PaperTitle": "gmds hardware implementation of novel real output queuing architecture", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of las palmas de gran canaria": 5.0}}], "source": "ES"}, {"DBLP title": "Front End Device for Content Networking.", "DBLP authors": ["Jeremy Buboltz", "Taskin Ko\u00e7ak"], "year": 2008, "MAG papers": [{"PaperId": 2142286246, "PaperTitle": "front end device for content networking", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of central florida": 1.0, "university of bristol": 1.0}}], "source": "ES"}, {"DBLP title": "Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography.", "DBLP authors": ["Madhura Purnaprajna", "Christoph Puttmann", "Mario Porrmann"], "year": 2008, "MAG papers": [{"PaperId": 2108274646, "PaperTitle": "power aware reconfigurable multiprocessor for elliptic curve cryptography", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "Digital bit stream jitter testing using jitter expansion.", "DBLP authors": ["Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2096235616, "PaperTitle": "digital bit stream jitter testing using jitter expansion", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "MAG papers": [{"PaperId": 2144216147, "PaperTitle": "a same different fault dictionary an extended pass fail fault dictionary with improved diagnostic resolution", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "A Design-for-Diagnosis Technique for SRAM Write Drivers.", "DBLP authors": ["Alexandre Ney", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian", "Vincent Gouin"], "year": 2008, "MAG papers": [{"PaperId": 2146037935, "PaperTitle": "a design for diagnosis technique for sram write drivers", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 4.0, "infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Variable Delay of Multi-Gigahertz Digital Signals for Deskew and Jitter-Injection Test Applications.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme"], "year": 2008, "MAG papers": [{"PaperId": 2112850467, "PaperTitle": "variable delay of multi gigahertz digital signals for deskew and jitter injection test applications", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 2.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Retargetable Code Optimization for Predicated Execution.", "DBLP authors": ["Manuel Hohenauer", "Felix Engel", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Gerrit Bette", "Balpreet Singh"], "year": 2008, "MAG papers": [{"PaperId": 2130359642, "PaperTitle": "retargetable code optimization for predicated execution", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"rwth aachen university": 5.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads.", "DBLP authors": ["Stephen A. Edwards", "Nalini Vasudevan", "Olivier Tardieu"], "year": 2008, "MAG papers": [{"PaperId": 2164945245, "PaperTitle": "programming shared memory multiprocessors with deterministic message passing concurrency compiling shim to pthreads", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"columbia university": 2.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams.", "DBLP authors": ["Roberto Lublinerman", "Stavros Tripakis"], "year": 2008, "MAG papers": [{"PaperId": 2110699536, "PaperTitle": "modularity vs reusability code generation from synchronous block diagrams", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 65, "Affiliations": {"pennsylvania state university": 1.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "ezRealtime: A Domain-Specific Modeling Tool for Embedded Hard Real-Time Software Synthesis.", "DBLP authors": ["Fabiano Cruz", "Raimundo S. Barreto", "Lucas C. Cordeiro", "Paulo Romero Martins Maciel"], "year": 2008, "MAG papers": [{"PaperId": 2134160774, "PaperTitle": "ezrealtime a domain specific modeling tool for embedded hard real time software synthesis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"federal university of amazonas": 3.0, "federal university of pernambuco": 1.0}}], "source": "ES"}, {"DBLP title": "Built-in Clock Skew System for On-line Debug and Repair.", "DBLP authors": ["Atanu Chattopadhyay", "Zeljko Zilic"], "year": 2008, "MAG papers": [{"PaperId": 2151126835, "PaperTitle": "built in clock skew system for on line debug and repair", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and Optimization of the Recessed Probe Launch for High Frequency Measurements of PCB Interconnects.", "DBLP authors": ["Renato Rimolo-Donadio", "Christian Schuster", "Xiaoxiong Gu", "Young Hoon Kwark", "Mark B. Ritter"], "year": 2008, "MAG papers": [{"PaperId": 2166086637, "PaperTitle": "analysis and optimization of the recessed probe launch for high frequency measurements of pcb interconnects", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 3.0, "university of hamburg": 2.0}}], "source": "ES"}, {"DBLP title": "On Automated Trigger Event Generation in Post-Silicon Validation.", "DBLP authors": ["Ho Fai Ko", "Nicola Nicolici"], "year": 2008, "MAG papers": [{"PaperId": 2116058356, "PaperTitle": "on automated trigger event generation in post silicon validation", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems.", "DBLP authors": ["Ken W. Batcher", "Robert A. Walker"], "year": 2008, "MAG papers": [{"PaperId": 2152574934, "PaperTitle": "dynamic round robin task scheduling to reduce cache misses for embedded systems", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"kent state university": 2.0}}], "source": "ES"}, {"DBLP title": "Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking.", "DBLP authors": ["Yang Qu", "Juha-Pekka Soininen", "Jari Nurmi"], "year": 2008, "MAG papers": [{"PaperId": 2145218344, "PaperTitle": "improving the efficiency of run time reconfigurable devices by configuration locking", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tampere university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-based Integration.", "DBLP authors": ["Mian Dong", "Lin Zhong"], "year": 2008, "MAG papers": [{"PaperId": 2025981112, "PaperTitle": "logic synthesis with nanowire crossbar reality check and standard cell based integration", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Merged Computation for Whirlpool Hashing.", "DBLP authors": ["Ricardo Chaves", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"], "year": 2008, "MAG papers": [{"PaperId": 2132799959, "PaperTitle": "merged computation for whirlpool hashing", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"delft university of technology": 2.0, "instituto superior tecnico": 2.0}}], "source": "ES"}, {"DBLP title": "Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor.", "DBLP authors": ["Trevor Meyerowitz", "Alberto L. Sangiovanni-Vincentelli", "Mirko Sauermann", "Dominik Langen"], "year": 2008, "MAG papers": [{"PaperId": 2137989661, "PaperTitle": "source level timing annotation and simulation for a heterogeneous multiprocessor", "Year": 2008, "CitationCount": 54, "EstimatedCitation": 83, "Affiliations": {"university of california berkeley": 2.0, "infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Safe Automatic Flight Back and Landing of Aircraft Flight Reconfiguration Function (FRF).", "DBLP authors": ["Juan Alberto Herreria Garcia"], "year": 2008, "MAG papers": [{"PaperId": 1991962087, "PaperTitle": "safe automatic flight back and landing of aircraft flight reconfiguration function frf", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PWM-Based Test Stimuli Generation for BIST of High Resolution ADCs.", "DBLP authors": ["Daniela De Venuto", "Leonardo Reyneri"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Fault Clustering in deep-submicron CMOS Processes.", "DBLP authors": ["Jan Schat"], "year": 2008, "MAG papers": [{"PaperId": 2148018437, "PaperTitle": "fault clustering in deep submicron cmos processes", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Energy Efficient and High Speed On-Chip Ternary Bus.", "DBLP authors": ["Chunjie Duan", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2134110414, "PaperTitle": "energy efficient and high speed on chip ternary bus", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mitsubishi electric research laboratories": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Task Scheduling with Configuration Prefetching and Anti-Fragmentation techniques on Dynamically Reconfigurable Systems.", "DBLP authors": ["Francesco Redaelli", "Marco D. Santambrogio", "Donatella Sciuto"], "year": 2008, "MAG papers": [{"PaperId": 2131105764, "PaperTitle": "task scheduling with configuration prefetching and anti fragmentation techniques on dynamically reconfigurable systems", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches.", "DBLP authors": ["Almitra Pradhan", "Ranga Vemuri"], "year": 2008, "MAG papers": [{"PaperId": 2038688749, "PaperTitle": "fast analog circuit synthesis using sensitivity based near neighbor searches", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of cincinnati": 2.0}}], "source": "ES"}, {"DBLP title": "Spatial Correlation Extraction via Random Field Simulation and Production Chip Performance Regression.", "DBLP authors": ["Bao Liu"], "year": 2008, "MAG papers": [{"PaperId": 2129061351, "PaperTitle": "spatial correlation extraction via random field simulation and production chip performance regression", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "A methodology for improving software design lifecycle in embedded control systems.", "DBLP authors": ["Mohamed El Mongi Ben Gaid", "R\u00e9my Kocik", "Yves Sorel", "R\u00e9dha Hamouche"], "year": 2008, "MAG papers": [{"PaperId": 2119146298, "PaperTitle": "a methodology for improving software design lifecycle in embedded control systems", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"esiee paris": 2.0, "french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network.", "DBLP authors": ["Wanping Zhang", "Yi Zhu", "Wenjian Yu", "Ling Zhang", "Rui Shi", "He Peng", "Zhi Zhu", "Lew Chua-Eoan", "Rajeev Murgai", "Toshiyuki Shibuya", "Nuriyoki Ito", "Chung-Kuan Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2153707442, "PaperTitle": "finding the worst voltage violation in multi domain clock gated power network", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"qualcomm": 2.0, "university of california san diego": 7.0, "fujitsu": 3.0}}], "source": "ES"}, {"DBLP title": "A System Architecture for Reconfigurable Trusted Platforms.", "DBLP authors": ["Benjamin Glas", "Alexander Klimm", "Oliver Sander", "Klaus D. M\u00fcller-Glaser", "J\u00fcrgen Becker"], "year": 2008, "MAG papers": [{"PaperId": 2163294385, "PaperTitle": "a system architecture for reconfigurable trusted platforms", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 51, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Automatic Generation of Complex Properties for Hardware Designs.", "DBLP authors": ["Frank Rogin", "Thomas Klotz", "G\u00f6rschwin Fey", "Rolf Drechsler", "Steffen R\u00fclke"], "year": 2008, "MAG papers": [{"PaperId": 2152864604, "PaperTitle": "automatic generation of complex properties for hardware designs", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 52, "Affiliations": {"fraunhofer society": 3.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM devices.", "DBLP authors": ["Martin Versen", "Achim Schramm", "Jan Schnepp", "Dorina Diaconescu"], "year": 2008, "MAG papers": [{"PaperId": 2098207691, "PaperTitle": "test instrumentation for a laser scanning localization technique for analysis of high speed dram devices", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"qimonda": 3.0}}], "source": "ES"}, {"DBLP title": "A Mapping Framework for Guided Design Space Exploration of Heterogeneous MP-SoCs.", "DBLP authors": ["Bastian Ristau", "Torsten Limberg", "Gerhard P. Fettweis"], "year": 2008, "MAG papers": [{"PaperId": 2102468800, "PaperTitle": "a mapping framework for guided design space exploration of heterogeneous mp socs", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of Leakage Current on Data Retention of RF-powered Devices During Amplitude-Modulation-based Communication.", "DBLP authors": ["Josef Haid", "Bernd Zimek", "Thomas Leutgeb", "Thomas K\u00fcnemund"], "year": 2008, "MAG papers": [{"PaperId": 2146156726, "PaperTitle": "impact of leakage current on data retention of rf powered devices during amplitude modulation based communication", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 4.0}}], "source": "ES"}, {"DBLP title": "Accuracy-Adaptive Simulation of Transaction Level Models.", "DBLP authors": ["Martin Radetzki", "Rauf Salimi Khaligh"], "year": 2008, "MAG papers": [{"PaperId": 2009188789, "PaperTitle": "accuracy adaptive simulation of transaction level models", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 57, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor.", "DBLP authors": ["Jun Wang", "Hongbo Zeng", "Kun Huang", "Ge Zhang", "Yan Tang"], "year": 2008, "MAG papers": [{"PaperId": 2148347767, "PaperTitle": "zero efficient buffer design for reliable network on chip in tiled chip multi processor", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ohio state university": 1.0, "chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Wire Sizing Alternative - An Uniform Dual-rail Routing Architecture.", "DBLP authors": ["Fu-Wei Chen", "Yi-Yu Liu"], "year": 2008, "MAG papers": [{"PaperId": 2166526239, "PaperTitle": "wire sizing alternative an uniform dual rail routing architecture", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "Structural Synthesis of Four-Quadrant Multiplier Based on Hierarchical Topology.", "DBLP authors": ["Xiaoying Wang", "Lars Hedrich"], "year": 2008, "MAG papers": [{"PaperId": 2120141307, "PaperTitle": "structural synthesis of four quadrant multiplier based on hierarchical topology", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"goethe university frankfurt": 2.0}}], "source": "ES"}, {"DBLP title": "A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design.", "DBLP authors": ["Alexandre Lewicki", "Javier del Prado Pavon", "Jacky Talayssat", "Eric Dekneuvel", "Gilles Jacquemod"], "year": 2008, "MAG papers": [{"PaperId": 2105804291, "PaperTitle": "a virtual prototype for bluetooth over ultra wide band system level design", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nxp semiconductors": 3.0, "centre national de la recherche scientifique": 2.0}}], "source": "ES"}, {"DBLP title": "Re-Examining the Use of Network-on-Chip as Test Access Mechanism.", "DBLP authors": ["Feng Yuan", "Lin Huang", "Qiang Xu"], "year": 2008, "MAG papers": [{"PaperId": 2158388407, "PaperTitle": "re examining the use of network on chip as test access mechanism", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "VLSI implementation of SISO arithmetic decoders for joint source channel coding.", "DBLP authors": ["Simone Zezza", "Guido Masera"], "year": 2008, "MAG papers": [{"PaperId": 2053614187, "PaperTitle": "vlsi implementation of siso arithmetic decoders for joint source channel coding", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Error Detection/Correction in DNA Algorithmic Self-Assembly.", "DBLP authors": ["Stephen Frechette", "Fabrizio Lombardi"], "year": 2008, "MAG papers": [{"PaperId": 2137856887, "PaperTitle": "error detection correction in dna algorithmic self assembly", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Temperature-Aware Voltage Selection for Energy Optimization.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2008, "MAG papers": [{"PaperId": 2128694920, "PaperTitle": "temperature aware voltage selection for energy optimization", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"linkoping university": 4.0}}], "source": "ES"}, {"DBLP title": "A Fast Approximation Algorithm for MIN-ONE SAT.", "DBLP authors": ["Lei Fang", "Michael S. Hsiao"], "year": 2008, "MAG papers": [{"PaperId": 2035199637, "PaperTitle": "a fast approximation algorithm for min one sat", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Deep Submicron Interconnect Timing Model with Quadratic Random Variable Analysis.", "DBLP authors": ["Jun-Kuei Zeng", "Chung-Ping Chen"], "year": 2008, "MAG papers": [{"PaperId": 2087855133, "PaperTitle": "deep submicron interconnect timing model with quadratic random variable analysis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for free resources management on the FPGA.", "DBLP authors": ["Yi Lu", "Thomas Marconi", "Georgi Gaydadjiev", "Koen Bertels"], "year": 2008, "MAG papers": [{"PaperId": 2106872678, "PaperTitle": "an efficient algorithm for free resources management on the fpga", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits.", "DBLP authors": ["Hiroaki Yoshida", "Masahiro Fujita"], "year": 2008, "MAG papers": [{"PaperId": 1965473775, "PaperTitle": "performance constrained different cell count minimization for continuously sized circuits", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 2.0}}], "source": "ES"}, {"DBLP title": "Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty", "Richard Kacprowicz"], "year": 2008, "MAG papers": [{"PaperId": 2100426865, "PaperTitle": "test scheduling for wafer level test during burn in of core based socs", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "CARbridge, Reduction of System Complexity by Standardisation of the System-Basis-Chips for Automotive Applications.", "DBLP authors": ["Patrick Scheer", "Ernst Schmidt", "Stefan Burges"], "year": 2008, "MAG papers": [{"PaperId": 2136490598, "PaperTitle": "carbridge reduction of system complexity by standardisation of the system basis chips for automotive applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"bmw": 3.0}}], "source": "ES"}, {"DBLP title": "Automated Dynamic Throughput-constrained Structural-level Pipelining in Streaming Applications.", "DBLP authors": ["Mark Muir", "Tughrul Arslan", "Iain Lindsay"], "year": 2008, "MAG papers": [{"PaperId": 2138076569, "PaperTitle": "automated dynamic throughput constrained structural level pipelining in streaming applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme.", "DBLP authors": ["Francis G. Wolff", "Christos A. Papachristou", "Swarup Bhunia", "Rajat Subhra Chakraborty"], "year": 2008, "MAG papers": [{"PaperId": 2106366482, "PaperTitle": "towards trojan free trusted ics problem analysis and detection scheme", "Year": 2008, "CitationCount": 240, "EstimatedCitation": 384, "Affiliations": {"case western reserve university": 4.0}}], "source": "ES"}, {"DBLP title": "Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects.", "DBLP authors": ["Tomokazu Yoneda", "Hideo Fujiwara"], "year": 2008, "MAG papers": [{"PaperId": 2106158740, "PaperTitle": "wrapper and tam co optimization for reuse of soc functional interconnects", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nara institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs.", "DBLP authors": ["Mohammad Hosseinabady", "Mohammad Reza Kakoee", "Jimson Mathew", "Dhiraj K. Pradhan"], "year": 2008, "MAG papers": [{"PaperId": 2157879536, "PaperTitle": "de bruijn graph as a low latency scalable architecture for energy efficient massive nocs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bristol": 3.0, "university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Filesystem Compression for Embedded Systems.", "DBLP authors": ["Lan S. Bai", "Haris Lekatsas", "Robert P. Dick"], "year": 2008, "MAG papers": [{"PaperId": 2115508357, "PaperTitle": "adaptive filesystem compression for embedded systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits.", "DBLP authors": ["David Y. Feinstein", "Mitchell A. Thornton", "D. Michael Miller"], "year": 2008, "MAG papers": [{"PaperId": 2165751992, "PaperTitle": "partially redundant logic detection using symbolic equivalence checking in reversible and irreversible logic circuits", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of victoria": 1.0, "southern methodist university": 2.0}}], "source": "ES"}, {"DBLP title": "TinyTimber, Reactive Objects in C for Real-Time Embedded Systems.", "DBLP authors": ["Per Lindgren", "Johan Eriksson", "Simon Aittamaa", "Johan Nordlander"], "year": 2008, "MAG papers": [{"PaperId": 2169070654, "PaperTitle": "tinytimber reactive objects in c for real time embedded systems", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"lulea university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Task Allocation Strategies in MPSoC for Soft Real-time Applications.", "DBLP authors": ["Eduardo Wenzel Bri\u00e3o", "Daniel Barcelos", "Fl\u00e1vio Rech Wagner"], "year": 2008, "MAG papers": [{"PaperId": 2097071547, "PaperTitle": "dynamic task allocation strategies in mpsoc for soft real time applications", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 69, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Mixed-Signal Design Space Exploration of Time-Interleaved A/D Converters for Ultra-Wide Band Applications.", "DBLP authors": ["Pierluigi Nuzzo", "Claudio Nani", "Sergio Saponara", "Luca Fanucci", "Geert Van der Plas"], "year": 2008, "MAG papers": [{"PaperId": 2144686908, "PaperTitle": "mixed signal design space exploration of time interleaved a d converters for ultra wide band applications", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of pisa": 3.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}]