#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\Marcos01\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\va_math.vpi";
S_00000220dc103cf0 .scope module, "alub" "alub" 2 3;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Result";
    .port_info 1 /OUTPUT 4 "NZVC";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "ALU_Sel";
o00000220dc12cc08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000220dc12c140_0 .net "A", 7 0, o00000220dc12cc08;  0 drivers
o00000220dc12cc38 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000220dc12c280_0 .net "ALU_Sel", 2 0, o00000220dc12cc38;  0 drivers
o00000220dc12cc68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000220dc12c960_0 .net "B", 7 0, o00000220dc12cc68;  0 drivers
v00000220dc12c000_0 .var "NZVC", 3 0;
v00000220dc12c640_0 .var "Result", 7 0;
E_00000220dc11b4e0 .event anyedge, v00000220dc12c280_0, v00000220dc12c960_0, v00000220dc12c140_0;
S_00000220dc103e80 .scope module, "control_unit_tb" "control_unit_tb" 3 7;
 .timescale -9 -12;
P_00000220dc1e9d20 .param/l "BRZ_DIR" 0 3 26, C4<00110000>;
P_00000220dc1e9d58 .param/l "CLK_PERIOD" 0 3 52, +C4<00000000000000000000000000001010>;
v00000220dc12c500_0 .net "ALU_Sel", 2 0, v00000220dc12cb40_0;  1 drivers
v00000220dc12c6e0_0 .net "A_Load", 0 0, v00000220dc12c780_0;  1 drivers
v00000220dc12caa0_0 .net "B_Load", 0 0, v00000220dc12bc40_0;  1 drivers
v00000220dc1835b0_0 .net "Bus1_Sel", 1 0, v00000220dc12bce0_0;  1 drivers
v00000220dc183010_0 .net "Bus2_Sel", 1 0, v00000220dc12be20_0;  1 drivers
v00000220dc182610_0 .net "CCR_Load", 0 0, v00000220dc12c320_0;  1 drivers
v00000220dc182c50_0 .var "CCR_Result_tb", 3 0;
v00000220dc1826b0_0 .var "Clk", 0 0;
v00000220dc183150_0 .net "IR_Load", 0 0, v00000220dc12bd80_0;  1 drivers
v00000220dc183290_0 .var "IR_tb", 7 0;
v00000220dc182430_0 .net "MAR_Load", 0 0, v00000220dc12bec0_0;  1 drivers
v00000220dc182930_0 .net "PC_Inc", 0 0, v00000220dc12c1e0_0;  1 drivers
v00000220dc183d30_0 .net "PC_Load", 0 0, v00000220dc12c460_0;  1 drivers
v00000220dc182070_0 .var "PC_sim", 7 0;
v00000220dc182cf0_0 .var "Reset", 0 0;
v00000220dc1838d0 .array "instruction_stream", 255 0, 7 0;
v00000220dc183830_0 .net "write", 0 0, v00000220dc12bf60_0;  1 drivers
E_00000220dc11bae0 .event posedge, v00000220dc12c820_0;
S_00000220dc1041f0 .scope module, "DUT" "control_unit" 3 29, 4 1 0, S_00000220dc103e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "IR_Load";
    .port_info 1 /OUTPUT 1 "MAR_Load";
    .port_info 2 /OUTPUT 1 "PC_Load";
    .port_info 3 /OUTPUT 1 "PC_Inc";
    .port_info 4 /OUTPUT 1 "A_Load";
    .port_info 5 /OUTPUT 1 "B_Load";
    .port_info 6 /OUTPUT 1 "CCR_Load";
    .port_info 7 /OUTPUT 3 "ALU_Sel";
    .port_info 8 /OUTPUT 2 "Bus1_Sel";
    .port_info 9 /OUTPUT 2 "Bus2_Sel";
    .port_info 10 /OUTPUT 1 "write";
    .port_info 11 /INPUT 8 "IR";
    .port_info 12 /INPUT 4 "CCR_Result";
    .port_info 13 /INPUT 1 "Clk";
    .port_info 14 /INPUT 1 "Reset";
P_00000220dc127170 .param/l "ADD_IMM" 0 4 31, C4<00010001>;
P_00000220dc1271a8 .param/l "BRZ_DIR" 0 4 33, C4<00110000>;
P_00000220dc1271e0 .param/l "LDA_DIR" 0 4 30, C4<00000010>;
P_00000220dc127218 .param/l "LDA_IMM" 0 4 29, C4<00000001>;
P_00000220dc127250 .param/l "S0_FETCH" 0 4 17, C4<00000000>;
P_00000220dc127288 .param/l "S1_FETCH" 0 4 17, C4<00000001>;
P_00000220dc1272c0 .param/l "S2_FETCH" 0 4 17, C4<00000010>;
P_00000220dc1272f8 .param/l "S3_DECODE" 0 4 18, C4<00000011>;
P_00000220dc127330 .param/l "S4_ADD_IMM" 0 4 23, C4<00001100>;
P_00000220dc127368 .param/l "S4_BRZ_DIR" 0 4 26, C4<00010011>;
P_00000220dc1273a0 .param/l "S4_LDA_DIR" 0 4 20, C4<00000111>;
P_00000220dc1273d8 .param/l "S4_LDA_IMM" 0 4 19, C4<00000100>;
P_00000220dc127410 .param/l "S4_STA_DIR" 0 4 24, C4<00001111>;
P_00000220dc127448 .param/l "S5_ADD_IMM" 0 4 23, C4<00001101>;
P_00000220dc127480 .param/l "S5_BRZ_DIR" 0 4 26, C4<00010100>;
P_00000220dc1274b8 .param/l "S5_LDA_DIR" 0 4 20, C4<00001000>;
P_00000220dc1274f0 .param/l "S5_LDA_IMM" 0 4 19, C4<00000101>;
P_00000220dc127528 .param/l "S5_STA_DIR" 0 4 24, C4<00010000>;
P_00000220dc127560 .param/l "S6_ADD_IMM" 0 4 23, C4<00001110>;
P_00000220dc127598 .param/l "S6_BRZ_DIR" 0 4 26, C4<00010101>;
P_00000220dc1275d0 .param/l "S6_LDA_DIR" 0 4 20, C4<00001001>;
P_00000220dc127608 .param/l "S6_LDA_IMM" 0 4 19, C4<00000110>;
P_00000220dc127640 .param/l "S6_STA_DIR" 0 4 24, C4<00010001>;
P_00000220dc127678 .param/l "S7_LDA_DIR" 0 4 21, C4<00001010>;
P_00000220dc1276b0 .param/l "S7_STA_DIR" 0 4 25, C4<00010010>;
P_00000220dc1276e8 .param/l "S8_LDA_DIR" 0 4 21, C4<00001011>;
P_00000220dc127720 .param/l "STA_DIR" 0 4 32, C4<00000011>;
v00000220dc12cb40_0 .var "ALU_Sel", 2 0;
v00000220dc12c780_0 .var "A_Load", 0 0;
v00000220dc12bc40_0 .var "B_Load", 0 0;
v00000220dc12bce0_0 .var "Bus1_Sel", 1 0;
v00000220dc12be20_0 .var "Bus2_Sel", 1 0;
v00000220dc12c320_0 .var "CCR_Load", 0 0;
v00000220dc12c0a0_0 .net "CCR_Result", 3 0, v00000220dc182c50_0;  1 drivers
v00000220dc12c820_0 .net "Clk", 0 0, v00000220dc1826b0_0;  1 drivers
v00000220dc12c8c0_0 .net "IR", 7 0, v00000220dc183290_0;  1 drivers
v00000220dc12bd80_0 .var "IR_Load", 0 0;
v00000220dc12bec0_0 .var "MAR_Load", 0 0;
v00000220dc12c1e0_0 .var "PC_Inc", 0 0;
v00000220dc12c460_0 .var "PC_Load", 0 0;
v00000220dc12ca00_0 .net "Reset", 0 0, v00000220dc182cf0_0;  1 drivers
v00000220dc12c5a0_0 .var "current_state", 7 0;
v00000220dc12c3c0_0 .var "next_state", 7 0;
v00000220dc12bf60_0 .var "write", 0 0;
E_00000220dc11bb60 .event anyedge, v00000220dc12c5a0_0;
E_00000220dc11b7a0 .event anyedge, v00000220dc12c0a0_0, v00000220dc12c8c0_0, v00000220dc12c5a0_0;
E_00000220dc11b1e0/0 .event negedge, v00000220dc12ca00_0;
E_00000220dc11b1e0/1 .event posedge, v00000220dc12c820_0;
E_00000220dc11b1e0 .event/or E_00000220dc11b1e0/0, E_00000220dc11b1e0/1;
S_00000220dc104380 .scope begin, "NEXT_STATE_LOGIC" "NEXT_STATE_LOGIC" 4 58, 4 58 0, S_00000220dc1041f0;
 .timescale -9 -12;
S_00000220dc0e5050 .scope begin, "OUTPUT_LOGIC" "OUTPUT_LOGIC" 4 116, 4 116 0, S_00000220dc1041f0;
 .timescale -9 -12;
S_00000220dc0e51e0 .scope begin, "STATE_MEMORY" "STATE_MEMORY" 4 49, 4 49 0, S_00000220dc1041f0;
 .timescale -9 -12;
S_00000220dc0fdfc0 .scope module, "count8b" "count8b" 5 3;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "CNT";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 8 "CNT_In";
v00000220dc182110_0 .var "CNT", 7 0;
o00000220dc12d448 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000220dc183470_0 .net "CNT_In", 7 0, o00000220dc12d448;  0 drivers
o00000220dc12d478 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc1821b0_0 .net "EN", 0 0, o00000220dc12d478;  0 drivers
o00000220dc12d4a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc182d90_0 .net "clk", 0 0, o00000220dc12d4a8;  0 drivers
o00000220dc12d4d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc183a10_0 .net "load", 0 0, o00000220dc12d4d8;  0 drivers
o00000220dc12d508 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc182750_0 .net "res", 0 0, o00000220dc12d508;  0 drivers
E_00000220dc11b6e0/0 .event negedge, v00000220dc182750_0;
E_00000220dc11b6e0/1 .event posedge, v00000220dc182d90_0;
E_00000220dc11b6e0 .event/or E_00000220dc11b6e0/0, E_00000220dc11b6e0/1;
S_00000220dc0a2d20 .scope begin, "COUNTER" "COUNTER" 5 8, 5 8 0, S_00000220dc0fdfc0;
 .timescale -9 -12;
S_00000220dc0fe150 .scope module, "reg8b" "reg8b" 6 3;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Reg_Out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 8 "Reg_In";
o00000220dc12d658 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc183ab0_0 .net "EN", 0 0, o00000220dc12d658;  0 drivers
o00000220dc12d688 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000220dc1822f0_0 .net "Reg_In", 7 0, o00000220dc12d688;  0 drivers
v00000220dc182570_0 .var "Reg_Out", 7 0;
o00000220dc12d6e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc182250_0 .net "clk", 0 0, o00000220dc12d6e8;  0 drivers
o00000220dc12d718 .functor BUFZ 1, C4<z>; HiZ drive
v00000220dc182390_0 .net "res", 0 0, o00000220dc12d718;  0 drivers
E_00000220dc11ba20/0 .event negedge, v00000220dc182390_0;
E_00000220dc11ba20/1 .event posedge, v00000220dc182250_0;
E_00000220dc11ba20 .event/or E_00000220dc11ba20/0, E_00000220dc11ba20/1;
S_00000220dc0a2eb0 .scope begin, "REGISTER" "REGISTER" 6 8, 6 8 0, S_00000220dc0fe150;
 .timescale -9 -12;
    .scope S_00000220dc103cf0;
T_0 ;
    %wait E_00000220dc11b4e0;
    %load/vec4 v00000220dc12c280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v00000220dc12c000_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v00000220dc12c140_0;
    %pad/u 9;
    %load/vec4 v00000220dc12c960_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.11 ;
    %load/vec4 v00000220dc12c140_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v00000220dc12c960_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v00000220dc12c140_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v00000220dc12c960_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.17 ;
T_0.13 ;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v00000220dc12c140_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.21 ;
    %load/vec4 v00000220dc12c140_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.24, 4;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.23 ;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v00000220dc12c140_0;
    %pad/u 9;
    %load/vec4 v00000220dc12c960_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.25, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.26 ;
    %load/vec4 v00000220dc12c140_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.30, 4;
    %load/vec4 v00000220dc12c960_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.29, 9;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.28;
T_0.27 ;
    %load/vec4 v00000220dc12c140_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.34, 4;
    %load/vec4 v00000220dc12c960_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.34;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.33, 9;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.31, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.32;
T_0.31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.32 ;
T_0.28 ;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v00000220dc12c140_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.35, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.36;
T_0.35 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.36 ;
    %load/vec4 v00000220dc12c140_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.39, 4;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.37, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.38;
T_0.37 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.38 ;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v00000220dc12c140_0;
    %load/vec4 v00000220dc12c960_0;
    %and;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.41;
T_0.40 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.41 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v00000220dc12c140_0;
    %load/vec4 v00000220dc12c960_0;
    %or;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.43;
T_0.42 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.43 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v00000220dc12c140_0;
    %load/vec4 v00000220dc12c960_0;
    %xor;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.45;
T_0.44 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.45 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v00000220dc12c140_0;
    %inv;
    %store/vec4 v00000220dc12c640_0, 0, 8;
    %load/vec4 v00000220dc12c640_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %load/vec4 v00000220dc12c640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.47;
T_0.46 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
T_0.47 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000220dc12c000_0, 4, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000220dc1041f0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v00000220dc12bf60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12bc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12bec0_0, 0, 1;
    %store/vec4 v00000220dc12bd80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %end;
    .thread T_1;
    .scope S_00000220dc1041f0;
T_2 ;
    %wait E_00000220dc11b1e0;
    %fork t_1, S_00000220dc0e51e0;
    %jmp t_0;
    .scope S_00000220dc0e51e0;
t_1 ;
    %load/vec4 v00000220dc12ca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000220dc12c5a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000220dc12c3c0_0;
    %assign/vec4 v00000220dc12c5a0_0, 0;
T_2.1 ;
    %end;
    .scope S_00000220dc1041f0;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_00000220dc1041f0;
T_3 ;
    %wait E_00000220dc11b7a0;
    %fork t_3, S_00000220dc104380;
    %jmp t_2;
    .scope S_00000220dc104380;
t_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %load/vec4 v00000220dc12c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.3 ;
    %load/vec4 v00000220dc12c8c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.20 ;
    %load/vec4 v00000220dc12c0a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
T_3.32 ;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc12c3c0_0, 0, 8;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %end;
    .scope S_00000220dc1041f0;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000220dc1041f0;
T_4 ;
    %wait E_00000220dc11bb60;
    %fork t_5, S_00000220dc0e5050;
    %jmp t_4;
    .scope S_00000220dc0e5050;
t_5 ;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v00000220dc12bf60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12bc40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c1e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12c460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000220dc12bec0_0, 0, 1;
    %store/vec4 v00000220dc12bd80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %load/vec4 v00000220dc12c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.15;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.3 ;
    %jmp T_4.15;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.6 ;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %jmp T_4.15;
T_4.9 ;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bf60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000220dc12cb40_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12bec0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220dc12bce0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc12c460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220dc12be20_0, 0, 2;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %end;
    .scope S_00000220dc1041f0;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000220dc103e80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc1826b0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v00000220dc1826b0_0;
    %inv;
    %store/vec4 v00000220dc1826b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000220dc103e80;
T_6 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000220dc1838d0, 4, 0;
    %vpi_call 3 73 "$dumpfile", "control_unit_tb.vcd" {0 0 0};
    %vpi_call 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000220dc103e80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220dc182cf0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000220dc183290_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000220dc182c50_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000220dc182070_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220dc182cf0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 3 85 "$display", "--- Start Simulation ---" {0 0 0};
    %pushi/vec4 50, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000220dc11bae0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 3 89 "$display", "--- End Simulation ---" {0 0 0};
    %vpi_call 3 90 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000220dc103e80;
T_7 ;
    %wait E_00000220dc11bae0;
    %load/vec4 v00000220dc183010_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000220dc182070_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000220dc1838d0, 4;
    %assign/vec4 v00000220dc183290_0, 0;
T_7.0 ;
    %load/vec4 v00000220dc183d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000220dc183290_0;
    %assign/vec4 v00000220dc182070_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000220dc182930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000220dc182070_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000220dc182070_0, 0;
T_7.4 ;
T_7.3 ;
    %load/vec4 v00000220dc182070_0;
    %cmpi/e 8, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_7.8, 4;
    %load/vec4 v00000220dc183290_0;
    %pushi/vec4 48, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000220dc182c50_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000220dc182c50_0, 0;
T_7.7 ;
    %vpi_call 3 120 "$display", "Time: %0d | PC: %h | IR: %h | IR_Load: %b | B_Load: %b | PC_Load: %b | PC_Inc: %b | write: %b | CCR_Z: %b", $time, v00000220dc182070_0, v00000220dc183290_0, v00000220dc183150_0, v00000220dc12caa0_0, v00000220dc183d30_0, v00000220dc182930_0, v00000220dc183830_0, &PV<v00000220dc182c50_0, 2, 1> {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_00000220dc0fdfc0;
T_8 ;
    %wait E_00000220dc11b6e0;
    %fork t_7, S_00000220dc0a2d20;
    %jmp t_6;
    .scope S_00000220dc0a2d20;
t_7 ;
    %load/vec4 v00000220dc182750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000220dc182110_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000220dc1821b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000220dc183a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v00000220dc183470_0;
    %assign/vec4 v00000220dc182110_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000220dc182110_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000220dc182110_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_00000220dc0fdfc0;
t_6 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_00000220dc0fe150;
T_9 ;
    %wait E_00000220dc11ba20;
    %fork t_9, S_00000220dc0a2eb0;
    %jmp t_8;
    .scope S_00000220dc0a2eb0;
t_9 ;
    %load/vec4 v00000220dc182390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000220dc182570_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000220dc183ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000220dc1822f0_0;
    %assign/vec4 v00000220dc182570_0, 0;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_00000220dc0fe150;
t_8 %join;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./ALUb.v";
    "control_unit_tb.v";
    "./control_unit.v";
    "./count8b.v";
    "./reg8b.v";
