strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2a8323210>",
		fillcolor=turquoise,
		label="19:BL
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2a82ce4d0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"19:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2a83b5410>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2a82d6810>]",
		style=filled,
		typ=Block];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2a82d6910>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2a8323890>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q < 4'd9))",
		lineno=18];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2a83b50d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2a82d6bd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"13:IF" -> "17:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd2a82c3fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
}
