

================================================================
== Vivado HLS Report for 'sensor'
================================================================
* Date:           Tue Jul 31 09:41:16 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sensor
* Solution:       sensor
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iicData_addr = getelementptr inbounds i32* %iicData, i64 268438534" [sensor.cpp:50]
ST_1 : Operation 11 [7/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 12 [6/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 13 [5/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 14 [4/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 15 [3/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 16 [2/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 17 [1/7] (3.50ns)   --->   "%iicData_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iicData_addr, i32 1) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 18 [1/1] (1.00ns)   --->   "%iicStatus_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %iicStatus) nounwind" [sensor.cpp:41]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 19 [1/1] (3.50ns)   --->   "%iicData_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iicData_addr) nounwind" [sensor.cpp:50]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 1.00ns
ST_9 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iicData) nounwind, !map !13"
ST_9 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iicStatus) nounwind, !map !19"
ST_9 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @sensor_str) nounwind"
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:40]
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iicStatus, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:41]
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iicData, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [11 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:42]
ST_9 : Operation 26 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %iicStatus, i32 %iicData_addr_read) nounwind" [sensor.cpp:51]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [sensor.cpp:53]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iicData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ iicStatus]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iicData_addr      (getelementptr) [ 0011111110]
iicData_load_req  (readreq      ) [ 0000000000]
iicStatus_load    (read         ) [ 0000000000]
iicData_addr_read (read         ) [ 0000000001]
StgValue_20       (specbitsmap  ) [ 0000000000]
StgValue_21       (specbitsmap  ) [ 0000000000]
StgValue_22       (spectopmodule) [ 0000000000]
StgValue_23       (specinterface) [ 0000000000]
StgValue_24       (specinterface) [ 0000000000]
StgValue_25       (specinterface) [ 0000000000]
StgValue_26       (write        ) [ 0000000000]
StgValue_27       (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iicData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iicData"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iicStatus">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iicStatus"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sensor_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_readreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iicData_load_req/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="iicStatus_load_read_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iicStatus_load/8 "/>
</bind>
</comp>

<comp id="51" class="1004" name="iicData_addr_read_read_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="7"/>
<pin id="54" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iicData_addr_read/8 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_26_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="1"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/9 "/>
</bind>
</comp>

<comp id="63" class="1004" name="iicData_addr_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="30" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iicData_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="iicData_addr_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iicData_addr "/>
</bind>
</comp>

<comp id="76" class="1005" name="iicData_addr_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iicData_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="63" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="73"><net_src comp="63" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="75"><net_src comp="70" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="79"><net_src comp="51" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iicStatus | {9 }
 - Input state : 
	Port: sensor : iicData | {1 2 3 4 5 6 7 8 }
	Port: sensor : iicStatus | {8 }
  - Chain level:
	State 1
		iicData_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|  readreq |       grp_readreq_fu_38      |
|----------|------------------------------|
|   read   |   iicStatus_load_read_fu_45  |
|          | iicData_addr_read_read_fu_51 |
|----------|------------------------------|
|   write  |    StgValue_26_write_fu_56   |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|iicData_addr_read_reg_76|   32   |
|   iicData_addr_reg_70  |   32   |
+------------------------+--------+
|          Total         |   64   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_38 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   64   |    9   |
+-----------+--------+--------+--------+
