

================================================================
== Vitis HLS Report for 'v_mix_yuv2rgb_false_4'
================================================================
* Date:           Thu Jul 18 12:04:20 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82  |v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2  |       66|     3842|  0.660 us|  38.420 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_895_1  |     4352|  8303040|  68 ~ 3844|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     62|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      33|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82  |v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2  |        0|   0|  15|  82|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+
    |Total                                                      |                                                 |        0|   0|  15|  82|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_4_fu_104_p2        |         +|   0|  0|  12|          12|           1|
    |icmp_ln895_fu_99_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1      |        or|   0|  0|   1|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          25|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |layerEnableFlag_blk_n  |   9|          2|    1|          2|
    |outLayer0_write        |   9|          2|    1|          2|
    |srcLayer0Yuv_read      |   9|          2|    1|          2|
    |y_fu_60                |   9|          2|   12|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  62|         14|   17|         36|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   3|   0|    3|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |layerEnableFlag_1_reg_125                                               |   1|   0|    1|          0|
    |y_fu_60                                                                 |  12|   0|   12|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  18|   0|   18|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  v_mix_yuv2rgb<false>.4|  return value|
|srcLayer0Yuv_dout               |   in|   24|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_num_data_valid     |   in|    3|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_fifo_cap           |   in|    3|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_empty_n            |   in|    1|     ap_fifo|            srcLayer0Yuv|       pointer|
|srcLayer0Yuv_read               |  out|    1|     ap_fifo|            srcLayer0Yuv|       pointer|
|height                          |   in|   12|   ap_stable|                  height|        scalar|
|width                           |   in|   12|   ap_stable|                   width|        scalar|
|layerEnableFlag_dout            |   in|    1|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_num_data_valid  |   in|    3|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_fifo_cap        |   in|    3|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_empty_n         |   in|    1|     ap_fifo|         layerEnableFlag|       pointer|
|layerEnableFlag_read            |  out|    1|     ap_fifo|         layerEnableFlag|       pointer|
|outLayer0_din                   |  out|   24|     ap_fifo|               outLayer0|       pointer|
|outLayer0_num_data_valid        |   in|    3|     ap_fifo|               outLayer0|       pointer|
|outLayer0_fifo_cap              |   in|    3|     ap_fifo|               outLayer0|       pointer|
|outLayer0_full_n                |   in|    1|     ap_fifo|               outLayer0|       pointer|
|outLayer0_write                 |  out|    1|     ap_fifo|               outLayer0|       pointer|
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %layerEnableFlag, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%width_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %width"   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%height_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %height"   --->   Operation 6 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%layerEnableFlag_1 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %layerEnableFlag"   --->   Operation 7 'read' 'layerEnableFlag_1' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %height, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %width, void "   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln893 = br i1 %layerEnableFlag_1, void %if.end, void %VITIS_LOOP_897_2.preheader" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:893]   --->   Operation 12 'br' 'br_ln893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887]   --->   Operation 13 'alloca' 'y' <Predicate = (layerEnableFlag_1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln887 = store i12 0, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887]   --->   Operation 14 'store' 'store_ln887' <Predicate = (layerEnableFlag_1)> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln895 = br void %VITIS_LOOP_897_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 15 'br' 'br_ln895' <Predicate = (layerEnableFlag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%y_3 = load i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 16 'load' 'y_3' <Predicate = (layerEnableFlag_1)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%icmp_ln895 = icmp_eq  i12 %y_3, i12 %height_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 17 'icmp' 'icmp_ln895' <Predicate = (layerEnableFlag_1)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (layerEnableFlag_1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.54ns)   --->   "%y_4 = add i12 %y_3, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 19 'add' 'y_4' <Predicate = (layerEnableFlag_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln895 = br i1 %icmp_ln895, void %VITIS_LOOP_897_2.split, void %if.end.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 20 'br' 'br_ln895' <Predicate = (layerEnableFlag_1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty' <Predicate = (layerEnableFlag_1 & !icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.84ns)   --->   "%call_ln0 = call void @v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2, i12 %width_read, i24 %srcLayer0Yuv, i24 %outLayer0"   --->   Operation 22 'call' 'call_ln0' <Predicate = (layerEnableFlag_1 & !icmp_ln895)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln887 = store i12 %y_4, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887]   --->   Operation 23 'store' 'store_ln887' <Predicate = (layerEnableFlag_1 & !icmp_ln895)> <Delay = 1.29>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 24 'br' 'br_ln0' <Predicate = (layerEnableFlag_1 & icmp_ln895)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln906 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906]   --->   Operation 25 'ret' 'ret_ln906' <Predicate = (icmp_ln895) | (!layerEnableFlag_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln895 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 26 'specloopname' 'specloopname_ln895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (4.14ns)   --->   "%call_ln0 = call void @v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2, i12 %width_read, i24 %srcLayer0Yuv, i24 %outLayer0"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln895 = br void %VITIS_LOOP_897_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895]   --->   Operation 28 'br' 'br_ln895' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcLayer0Yuv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ layerEnableFlag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000]
width_read            (read             ) [ 0011]
height_read           (read             ) [ 0011]
layerEnableFlag_1     (read             ) [ 0111]
specstablecontent_ln0 (specstablecontent) [ 0000]
specstablecontent_ln0 (specstablecontent) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
br_ln893              (br               ) [ 0000]
y                     (alloca           ) [ 0111]
store_ln887           (store            ) [ 0000]
br_ln895              (br               ) [ 0000]
y_3                   (load             ) [ 0000]
icmp_ln895            (icmp             ) [ 0011]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
y_4                   (add              ) [ 0000]
br_ln895              (br               ) [ 0000]
empty                 (wait             ) [ 0000]
store_ln887           (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln906             (ret              ) [ 0000]
specloopname_ln895    (specloopname     ) [ 0000]
call_ln0              (call             ) [ 0000]
br_ln895              (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcLayer0Yuv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0Yuv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layerEnableFlag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerEnableFlag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLayer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="y_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="width_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="height_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="0"/>
<pin id="73" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="layerEnableFlag_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerEnableFlag_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="1"/>
<pin id="85" dir="0" index="2" bw="24" slack="0"/>
<pin id="86" dir="0" index="3" bw="24" slack="0"/>
<pin id="87" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln887_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="12" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="y_3_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="1"/>
<pin id="98" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln895_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="12" slack="1"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="y_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln887_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="1"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="width_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="1"/>
<pin id="117" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="height_read_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="1"/>
<pin id="122" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="layerEnableFlag_1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="layerEnableFlag_1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="y_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="96" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="64" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="123"><net_src comp="70" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="128"><net_src comp="76" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="60" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer0 | {2 3 }
 - Input state : 
	Port: v_mix_yuv2rgb<false>.4 : srcLayer0Yuv | {2 3 }
	Port: v_mix_yuv2rgb<false>.4 : height | {1 }
	Port: v_mix_yuv2rgb<false>.4 : width | {1 }
	Port: v_mix_yuv2rgb<false>.4 : layerEnableFlag | {1 }
  - Chain level:
	State 1
		store_ln887 : 1
	State 2
		icmp_ln895 : 1
		y_4 : 1
		br_ln895 : 2
		store_ln887 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                      |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82 |    12   |    24   |
|----------|-----------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln895_fu_99                     |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|
|    add   |                         y_4_fu_104                        |    0    |    12   |
|----------|-----------------------------------------------------------|---------|---------|
|          |                   width_read_read_fu_64                   |    0    |    0    |
|   read   |                   height_read_read_fu_70                  |    0    |    0    |
|          |                layerEnableFlag_1_read_fu_76               |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|
|   Total  |                                                           |    12   |    48   |
|----------|-----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   height_read_reg_120   |   12   |
|layerEnableFlag_1_reg_125|    1   |
|    width_read_reg_115   |   12   |
|        y_reg_129        |   12   |
+-------------------------+--------+
|          Total          |   37   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   49   |   48   |
+-----------+--------+--------+
