/*
 * Common DCR / SDR / CPR register definitions used on various IBM/AMCC
 * 4xx processors
 *
 *    Copyright 2007 Benjamin Herrenschmidt, IBM Corp
 *                   <benh@kernel.crashing.org>
 *
 * Mostly lifted from asm-ppc/ibm4xx.h by
 *
 *    Copyright (c) 1999 Grant Erickson <grant@lcse.umn.edu>
 *
 */

#ifndef __DCR_REGS_H__
#define __DCR_REGS_H__

/*
 * Most DCRs used for controlling devices such as the MAL, DMA engine,
 * etc... are obtained for the device tree.
 *
 * The definitions in this files are fixed DCRs and indirect DCRs that
 * are commonly used outside of specific drivers or refer to core
 * common registers that may occasionally have to be tweaked outside
 * of the driver main register set
 */

/* CPRs (440GX and 440SP/440SPe) */
#define DCRN_CPR0_CONFIG_ADDR	0xc
#define DCRN_CPR0_CONFIG_DATA	0xd

#define CPR0_CLKUPD     0x0020
#define CPR0_CLKUPD_CUD 0x80000000
#define CPR0_PLLC       0x0040
#define CPR0_PLLC_ENG   0x40000000
#define CPR0_PLLD       0x0060
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
#define CPR0_PLBED      0x0080
#define CPR0_PLBED_DIV1 0x01000000
#define CPR0_PLBED_DIV2 0x02000000
#define CPR0_PLBED_DIV3 0x03000000
#define CPR0_PLBED_DIV4 0x04000000
#define CPR0_PLBED_DIV5 0x05000000
#define CPR0_PLBED_DIV6 0x06000000
#define CPR0_PLBED_DIV7 0x07000000
#endif
#if defined(CONFIG_APM82181) || defined(CONFIG_APM82161)
#define CPR0_DDR2D      0x0100
#define CPR0_DDR2D_DIV1 0x02000000
#endif
#define CPR0_PLB2D      0x00a0
#define CPR0_PLB2D_DIV1 0x02000000

#define CPR0_OPBD       0x00c0
#define CPR0_OPBD_DIV1  0x01000000
#define CPR0_OPBD_DIV2  0x02000000
#define CPR0_OPBD_DIV3  0x03000000
#define CPR0_PERD       0x00e0
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
#define CPR0_AHBD       0x0100
#define CPR0_AHBD_DIV1  0x01000000
#endif
#define CPR0_ICFG       0x0140

/* SDRs (440GX, 440SP, 440SPe 460EX and 460GT) */
#define DCRN_SDR0_CONFIG_ADDR 	0xe
#define DCRN_SDR0_CONFIG_DATA	0xf

#define SDR0_SRST0		0x0200
#if defined(CONFIG_460EX) || defined(CONFIG_460GT) || defined(CONFIG_APM82181)\
	|| defined(CONFIG_APM82161)

#define SDR0_SRST_I2ODMA        (0x80000000 >> 15)      /* Reset I2O/DMA */
#define SDR0_SRST0_DMC		0x00200000
#define SDR0_SRST0_L2C		0x00000004
#define SDR0_SRST0_UART0	0x80000000
#endif
#define SDR0_SRST1		0x0201
#define SDR0_PFC0		0x4100
#define SDR0_PFC1		0x4101
#define SDR0_PFC1_EPS		0x1c00000
#define SDR0_PFC1_EPS_SHIFT	22
#define SDR0_PFC1_RMII		0x02000000
#define SDR0_MFR		0x4300
#define SDR0_MFR_TAH0 		0x80000000  	/* TAHOE0 Enable */
#define SDR0_MFR_TAH1 		0x40000000  	/* TAHOE1 Enable */
#define SDR0_MFR_PCM  		0x10000000  	/* PPC440GP irq compat mode */
#define SDR0_MFR_ECS  		0x08000000  	/* EMAC int clk */
#define SDR0_MFR_T0TXFL		0x00080000
#define SDR0_MFR_T0TXFH		0x00040000
#define SDR0_MFR_T1TXFL		0x00020000
#define SDR0_MFR_T1TXFH		0x00010000
#define SDR0_MFR_E0TXFL		0x00008000
#define SDR0_MFR_E0TXFH		0x00004000
#define SDR0_MFR_E0RXFL		0x00002000
#define SDR0_MFR_E0RXFH		0x00001000
#define SDR0_MFR_E1TXFL		0x00000800
#define SDR0_MFR_E1TXFH		0x00000400
#define SDR0_MFR_E1RXFL		0x00000200
#define SDR0_MFR_E1RXFH		0x00000100
#define SDR0_MFR_E2TXFL		0x00000080
#define SDR0_MFR_E2TXFH		0x00000040
#define SDR0_MFR_E2RXFL		0x00000020
#define SDR0_MFR_E2RXFH		0x00000010
#define SDR0_MFR_E3TXFL		0x00000008
#define SDR0_MFR_E3TXFH		0x00000004
#define SDR0_MFR_E3RXFL		0x00000002
#define SDR0_MFR_E3RXFH		0x00000001
#define SDR0_UART0		0x0120
#define SDR0_UART1		0x0121
#define SDR0_UART2		0x0122
#define SDR0_UART3		0x0123
#define SDR0_CUST0		0x4000

/* SDR for 405EZ */
#define DCRN_SDR_ICINTSTAT	0x4510
#define ICINTSTAT_ICRX	0x80000000
#define ICINTSTAT_ICTX0	0x40000000
#define ICINTSTAT_ICTX1 0x20000000
#define ICINTSTAT_ICTX	0x60000000

/* SDR read/write helper macros */
#define SDR_READ(offset) ({\
		mtdcr(DCRN_SDR0_CONFIG_ADDR, offset); \
		mfdcr(DCRN_SDR0_CONFIG_DATA);})
#define SDR_WRITE(offset, data) ({\
		mtdcr(DCRN_SDR0_CONFIG_ADDR, offset); \
		mtdcr(DCRN_SDR0_CONFIG_DATA,data);})
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
 /* I2O DMA registers*/
 #define DCRN_I2O0_IBAL          0x066
 #define DCRN_I2O0_IBAH          0x067
 
 /* 460EX/GT XOR DCRs */
 #define DCRN_MQ0_XORBA                  0x44
 #define DCRN_MQ0_CF1H                   0x45
 #define DCRN_MQ0_CF2H                   0x46
 #define DCRN_MQ0_BAUL                   0x4a
 #define DCRN_MQ0_CF1L                   0x4b
 #define DCRN_MQ0_CFBHL                  0x4f
 #define DCRN_MQ0_BAUH                   0x50
 
 /* RXOR BlockSize Register */
 #define MQ0_CF2H_RXOR_BS_MASK           0xfffffe00
 
 /* HB/LL Paths Configuration Register */
 #define MQ0_CFBHL_TPLM                  28
 #define MQ0_CFBHL_HBCL                  23
 #define MQ0_CFBHL_POLY                  15
 
 
 
 #define MQ_CF1_AAFR                     31
 #define MQ_CF1_RPLM                     12
 #define MQ_CF1_RPEN                     11
 #define MQ_CF1_RFTE                     10
 #define MQ_CF1_WRCL                     7
 /* MQ HB/LL Configuration masks & shifts */
 #define MQ_CF1_RPLM_MSK                 0xF
 #define MQ_CF1_WRCL_MSK                 0x7
 /* HB/LL Paths Configuration Register */
 #define MQ0_CFBHL_TPLM                  28
 #define MQ0_CFBHL_HBCL                  23
 #define MQ0_CFBHL_POLY                  15
 
 /* 460EX/460GT  PLB Arbiter DCRs */
 #define DCRN_PLB_REVID         0x080            /* PLB Revision ID */
 #define DCRN_PLB_CCR           0x088            /* PLB Crossbar Control */
 
 #define DCRN_PLB0_ACR          0x081            /* PLB Arbiter Control */
 #define DCRN_PLB0_BESRL        0x082            /* PLB Error Status */
 #define DCRN_PLB0_BESRH        0x083            /* PLB Error Status */
 #define DCRN_PLB0_BEARL        0x084            /* PLB Error Address Low */
 #define DCRN_PLB0_BEARH        0x085            /* PLB Error Address High */
 
 #define DCRN_PLB1_ACR           0x089           /* PLB Arbiter Control */
 #define DCRN_PLB1_BESRL         0x08a           /* PLB Error Status */
 #define DCRN_PLB1_BESRH         0x08b           /* PLB Error Status */
 #define DCRN_PLB1_BEARL         0x08c           /* PLB Error Address Low */
 #define DCRN_PLB1_BEARH         0x08d           /* PLB Error Address High */
 
 /* PLB0/1 ACR masks & shifts */
 #define PLB_ACR_RDP_MSK         0x3
 
 #define PLB_ACR_PPM0            31
 #define PLB_ACR_PPM1            30
 #define PLB_ACR_PPM3            28
 #define PLB_ACR_HBU             27
 #define PLB_ACR_RDP             25
 #define PLB_ACR_WRP             24
 #endif

/* SDRs (460EX/460GT) */
#define SDR0_ETH_CFG		0x4103
#define SDR0_ETH_CFG_ECS	0x00000100	/* EMAC int clk source */

/*
 * All those DCR register addresses are offsets from the base address
 * for the SRAM0 controller (e.g. 0x20 on 440GX). The base address is
 * excluded here and configured in the device tree.
 */
#define DCRN_SRAM0_SB0CR	0x00
#define DCRN_SRAM0_SB1CR	0x01
#define DCRN_SRAM0_SB2CR	0x02
#define DCRN_SRAM0_SB3CR	0x03
#define  SRAM_SBCR_BU_MASK	0x00000180
#define  SRAM_SBCR_BS_64KB	0x00000800
#define  SRAM_SBCR_BU_RO	0x00000080
#define  SRAM_SBCR_BU_RW	0x00000180
#define DCRN_SRAM0_BEAR		0x04
#define DCRN_SRAM0_BESR0	0x05
#define DCRN_SRAM0_BESR1	0x06
#define DCRN_SRAM0_PMEG		0x07
#define DCRN_SRAM0_CID		0x08
#define DCRN_SRAM0_REVID	0x09
#define DCRN_SRAM0_DPC		0x0a
#define  SRAM_DPC_ENABLE	0x80000000

/*
 * All those DCR register addresses are offsets from the base address
 * for the SRAM0 controller (e.g. 0x30 on 440GX). The base address is
 * excluded here and configured in the device tree.
 */
#define DCRN_L2C0_CFG		0x00
#define  L2C_CFG_L2M		0x80000000
#define  L2C_CFG_ICU		0x40000000
#define  L2C_CFG_DCU		0x20000000
#define  L2C_CFG_DCW_MASK	0x1e000000
#define  L2C_CFG_TPC		0x01000000
#define  L2C_CFG_CPC		0x00800000
#define  L2C_CFG_FRAN		0x00200000
#define  L2C_CFG_SS_MASK	0x00180000
#define  L2C_CFG_SS_256		0x00000000
#define  L2C_CFG_CPIM		0x00040000
#define  L2C_CFG_TPIM		0x00020000
#define  L2C_CFG_LIM		0x00010000
#define  L2C_CFG_PMUX_MASK	0x00007000
#define  L2C_CFG_PMUX_SNP	0x00000000
#define  L2C_CFG_PMUX_IF	0x00001000
#define  L2C_CFG_PMUX_DF	0x00002000
#define  L2C_CFG_PMUX_DS	0x00003000
#define  L2C_CFG_PMIM		0x00000800
#define  L2C_CFG_TPEI		0x00000400
#define  L2C_CFG_CPEI		0x00000200
#define  L2C_CFG_NAM		0x00000100
#define  L2C_CFG_SMCM		0x00000080
#define  L2C_CFG_NBRM		0x00000040
#define  L2C_CFG_SNP440         0x00000010
#define  L2C_CFG_RDBW		0x00000008	/* only 460EX/GT */
#define DCRN_L2C0_CMD		0x01
#define  L2C_CMD_CLR		0x80000000
#define  L2C_CMD_DIAG		0x40000000
#define  L2C_CMD_INV		0x20000000
#define  L2C_CMD_CCP		0x10000000
#define  L2C_CMD_CTE		0x08000000
#define  L2C_CMD_STRC		0x04000000
#define  L2C_CMD_STPC		0x02000000
#define  L2C_CMD_RPMC		0x01000000
#define  L2C_CMD_HCC		0x00800000
#define DCRN_L2C0_ADDR		0x02
#define DCRN_L2C0_DATA		0x03
#define DCRN_L2C0_SR		0x04
#define  L2C_SR_CC		0x80000000
#define  L2C_SR_CPE		0x40000000
#define  L2C_SR_TPE		0x20000000
#define  L2C_SR_LRU		0x10000000
#define  L2C_SR_PCS		0x08000000
#define DCRN_L2C0_REVID		0x05
#define DCRN_L2C0_SNP0		0x06
#define DCRN_L2C0_SNP1		0x07
#define  L2C_SNP_BA_MASK	0xffff0000
#define  L2C_SNP_SSR_MASK	0x0000f000
#define  L2C_SNP_SSR_32G	0x0000f000
#define  L2C_SNP_ESR		0x00000800

#if defined(CONFIG_440SP) || defined(CONFIG_440SPe)
/*
 * DCR register offsets for 440SP/440SPe I2O/DMA controller.
 * The base address is configured in the device tree.
 */
#define DCRN_I2O0_IBAL		0x006
#define DCRN_I2O0_IBAH		0x007
#define I2O_REG_ENABLE		0x00000001	/* Enable I2O/DMA access */

/* 440SP/440SPe Software Reset DCR */
#define DCRN_SDR0_SRST		0x0200
#define DCRN_SDR0_SRST_I2ODMA	(0x80000000 >> 15)	/* Reset I2O/DMA */

/* 440SP/440SPe Memory Queue DCR offsets */
#define DCRN_MQ0_XORBA		0x04
#define DCRN_MQ0_CF2H		0x06
#define DCRN_MQ0_CFBHL		0x0f
#define DCRN_MQ0_BAUH		0x10

/* HB/LL Paths Configuration Register */
#define MQ0_CFBHL_TPLM		28
#define MQ0_CFBHL_HBCL		23
#define MQ0_CFBHL_POLY		15
#endif

/* MQ registers (460EX/460GT) */
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
#define MQ0_B0BASE		0x0040
#define MQ0_B1BASE		0x0041
#define MQ0_B2BASE		0x0042
#define MQ0_B3BASE		0x0043
#define MQ0_CF1H		0x0045
#define MQ0_BAUL		0x004A
#define MQ0_CF1L		0x004B
#define MQ0_CFBHL		0x004F
#define MQ0_BAUH		0x0050
#endif /*defined(CONFIG_460EX) || defined(CONFIG_460GT)*/

/* DDR registers to (460EX/460GT) */
#if defined(CONFIG_APM82181) || defined(CONFIG_APM82161)
#define DCRN_SDRAM0_CONFIG_ADDR	0x10
#define DCRN_SDRAM0_CONFIG_DATA	0x11

#define	SDRAM0_BESR				 0x0000
#define	SDRAM0_BEARL			 0x0002
#define	SDRAM0_BEARH			 0x0003
#define	SDRAM0_WMIRQ			 0x0006
#define	SDRAM0_PLBOPT			 0x0008
#define	SDRAM0_PUABA			 0x0009
#define SDRAM0_MCSTAT            0x001F
#define SDRAM0_MCSTAT_MIC        0x80000000
#define SDRAM0_MCSTAT_SRMS       0x40000000
#define SDRAM0_MCOPT1            0x0020
#define SDRAM0_MCOPT2            0x0021
#define SDRAM0_MCOPT2_SREN       0x80000000
#define SDRAM0_MCOPT2_IPTR       0x20000000
#define SDRAM0_MCOPT2_DCEN       0x08000000
#define SDRAM0_MODT0             0x0022
#define SDRAM0_MODT1             0x0023
#define SDRAM0_CODT              0x0026
#define SDRAM0_RTR               0x0030
#define SDRAM0_MB0CF             0x0040
#define SDRAM0_MB1CF             0x0044
#define SDRAM0_INITPLR0          0x0050
#define SDRAM0_INITPLR1          0x0051
#define SDRAM0_INITPLR2          0x0052
#define SDRAM0_INITPLR3          0x0053
#define SDRAM0_INITPLR4          0x0054
#define SDRAM0_INITPLR5          0x0055
#define SDRAM0_INITPLR6          0x0056
#define SDRAM0_INITPLR7          0x0057
#define SDRAM0_INITPLR8          0x0058
#define SDRAM0_INITPLR9          0x0059
#define SDRAM0_INITPLR10         0x005A
#define SDRAM0_INITPLR11         0x005B
#define SDRAM0_INITPLR12         0x005C
#define SDRAM0_INITPLR13         0x005D
#define SDRAM0_INITPLR14         0x005E
#define SDRAM0_INITPLR15         0x005F
#define SDRAM0_RQDC              0x0070
#define SDRAM0_RFDC              0x0074
#define SDRAM0_RDCC              0x0078
#define SDRAM0_DLCR              0x007A
#define SDRAM0_CLKTR             0x0080
#define SDRAM0_WRDTR             0x0081
#define SDRAM0_SDTR1             0x0085
#define SDRAM0_SDTR2             0x0086
#define SDRAM0_SDTR3             0x0087
#define SDRAM0_MMODE             0x0088
#define SDRAM0_MEMODE            0x0089
#define SDRAM0_ECCES           	 0x0098
#else

#define DCRN_MCIF0_CONFIG_ADDR	0x10
#define DCRN_MCIF0_CONFIG_DATA	0x11

#define MCIF0_MCSTAT            0x0014
#define MCIF0_MCSTAT_MIC        0x80000000
#define MCIF0_MCSTAT_SRMS       0x40000000
#define MCIF0_MCOPT1            0x0020
#define MCIF0_MCOPT2            0x0021
#define MCIF0_MCOPT2_SREN       0x80000000
#define MCIF0_MCOPT2_IPTR       0x20000000
#define MCIF0_MCOPT2_DCEN       0x08000000
#define MCIF0_MODT0             0x0022
#define MCIF0_MODT1             0x0023
#define MCIF0_MODT2             0x0024
#define MCIF0_MODT3             0x0025
#define MCIF0_CODT              0x0026
#define MCIF0_RTR               0x0030
#define MCIF0_MB0CF             0x0040
#define MCIF0_MB1CF             0x0044
#define MCIF0_MB2CF             0x0048
#define MCIF0_MB3CF             0x004C
#define MCIF0_INITPLR0          0x0050
#define MCIF0_INITPLR1          0x0051
#define MCIF0_INITPLR2          0x0052
#define MCIF0_INITPLR3          0x0053
#define MCIF0_INITPLR4          0x0054
#define MCIF0_INITPLR5          0x0055
#define MCIF0_INITPLR6          0x0056
#define MCIF0_INITPLR7          0x0057
#define MCIF0_INITPLR8          0x0058
#define MCIF0_INITPLR9          0x0059
#define MCIF0_INITPLR10         0x005A
#define MCIF0_INITPLR11         0x005B
#define MCIF0_INITPLR12         0x005C
#define MCIF0_INITPLR13         0x005D
#define MCIF0_INITPLR14         0x005E
#define MCIF0_INITPLR15         0x005F
#define MCIF0_RQDC              0x0070
#define MCIF0_RFDC              0x0074
#define MCIF0_RCDC              0x0078
#define MCIF0_DLCR              0x007A
#define MCIF0_CLKTR             0x0080
#define MCIF0_WRDTR             0x0081
#define MCIF0_SDTR1             0x0085
#define MCIF0_SDTR2             0x0086
#define MCIF0_SDTR3             0x0087
#define MCIF0_MMODE             0x0088
#define MCIF0_MEMODE            0x0089
#define MCIF0_ECCES  			0x0098

#endif /* defined(APM82181) || defined(APM82161) */
#endif /* __DCR_REGS_H__ */
