Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:42:34.149897] Configured Lic search path (23.02-s003): 1701@menelaos.cs.uni-tuebingen.de

Version: 23.10-p004_1, built Thu Feb 01 04:43:46 PST 2024
Options: -files ./synthesis/gconf.tcl -log ./synthesis/genus 
Date:    Sun Jun 08 13:42:34 2025
Host:    habanera.cs.uni-tuebingen.de (x86_64 w/Linux 4.18.0-477.21.1.el8_8.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Core(TM) i5-3470 CPU @ 3.20GHz 6144KB) (7758948KB)
PID:     48274
OS:      AlmaLinux release 8.6 (Sky Tiger)

Checking out license: Genus_Synthesis
[13:42:34.001947] Periodic Lic check successful
[13:42:34.526259] Feature usage summary:
[13:42:34.526259] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (17 seconds elapsed).

#@ Processing -files option
@genus:root: 1> source ./synthesis/gconf.tcl
#@ Begin verbose source ./synthesis/gconf.tcl
@file(gconf.tcl) 1: set_db source_verbose false
  Setting attribute of root '/': 'source_verbose' = false

  Message Summary for Library NangateOpenCellLibrary_typical_ccs.lib:
  *******************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 3
  *******************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'NangateOpenCellLibrary_typical_ccs.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
    tmp_o = $urandom_range(0, 256) - 128;
                                 |
Warning : Unsupported system task or function: assuming value 1'b1. [VLOGPT-31]
        : System function '$urandom_range' in file 'tmp_sens.sv' on line 9, column 34.
        : The $signed and $unsigned system functions are always supported, and synthesizable SystemVerilog system functions are supported when SystemVerilog parsing is enabled.  No other system functions are supported.
  Library has 94 usable logic and 20 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'pipeline' from file 'pipeline.sv'.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 21.
        : Use the 'automatic' keyword for declaring functions and tasks.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 29.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 32.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 21.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 14.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 14.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 14.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 14.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 14.
Warning : Usage of non-static tasks or functions might result in simulation-synthesis mismatch. [VLOGPT-692]
        : in file '/nfs/wsi/es/tools/cadence/DDI/23.10.000/GENUS231/tools.lnx86/lib/chipware/syn/CW/CW_div_k_arch_3.v' on line 1, column 14.
Warning : Accessed non-constant signal during asynchronous set or reset operation. [CDFG2G-608]
        : Variable 'temperature' in file 'moving_average.sv' on line 19, column 8.
        : This may cause simulation mismatches between the original and synthesized designs.
Error   : Could not find a port. [CDFG-211] [elaborate]
        : Unable to find port 'data_i' of instance 'avg' of module 'avg'.  Available ports are 'input rst_ni, input clk_i, input temperature, output data_o' in file 'pipeline.sv' on line 12.
        : Ensure that the desired port is defined in the module definition of the instantiated instance.
Info    : Unable to elaborate the design. [ELAB-4]
        : Module 'pipeline' contains errors and cannot be elaborated.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./synthesis/gconf.tcl
1
Encountered problems processing file: ./synthesis/gconf.tcl
WARNING: This version of the tool is 492 days old.
@genus:root: 2> exit

Lic Summary:
[13:44:32.419048] Cdslmd servers: menelaos
[13:44:32.419072] Feature usage summary:
[13:44:32.419074] Genus_Synthesis

Normal exit.