Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 20 12:41:33 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.724        0.000                      0                  283        0.061        0.000                      0                  283        3.750        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.724        0.000                      0                  283        0.061        0.000                      0                  283        3.750        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.854ns (22.510%)  route 2.940ns (77.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.672     8.166    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.150     8.316 r  u_uart_tx/urx/data[1]_i_1/O
                         net (fo=1, routed)           0.619     8.934    u_uart_tx/urx/data_next[1]
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/urx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.846    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  u_uart_tx/urx/data_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y22         FDCE (Setup_fdce_C_CE)      -0.413    14.658    u_uart_tx/urx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.856ns (22.830%)  route 2.893ns (77.170%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.691     8.184    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.152     8.336 r  u_uart_tx/urx/data[7]_i_1/O
                         net (fo=1, routed)           0.554     8.890    u_uart_tx/urx/data[7]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  u_uart_tx/urx/data_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Setup_fdce_C_CE)      -0.407    14.663    u_uart_tx/urx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.854ns (23.106%)  route 2.842ns (76.894%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.674     8.168    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.150     8.318 r  u_uart_tx/urx/data[4]_i_1/O
                         net (fo=1, routed)           0.519     8.836    u_uart_tx/urx/data[4]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/urx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.846    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  u_uart_tx/urx/data_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_CE)      -0.407    14.664    u_uart_tx/urx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 u_uart_tx/utick9600hz/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.732ns (19.533%)  route 3.016ns (80.467%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.623     5.144    u_uart_tx/utick9600hz/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  u_uart_tx/utick9600hz/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  u_uart_tx/utick9600hz/tick_reg_reg/Q
                         net (fo=8, routed)           1.634     7.234    u_uart_tx/u_uart_tx/w_tick
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.358 r  u_uart_tx/u_uart_tx/data_count[3]_i_1/O
                         net (fo=6, routed)           0.820     8.178    u_uart_tx/u_uart_tx/data_count_next
    SLICE_X61Y25         LUT3 (Prop_lut3_I2_O)        0.152     8.330 r  u_uart_tx/u_uart_tx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.562     8.892    u_uart_tx/u_uart_tx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.501    14.842    u_uart_tx/u_uart_tx/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)       -0.255    14.812    u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.856ns (23.930%)  route 2.721ns (76.070%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.690     8.183    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.152     8.335 r  u_uart_tx/urx/data[2]_i_1/O
                         net (fo=1, routed)           0.383     8.717    u_uart_tx/urx/data_next[2]
    SLICE_X63Y25         FDCE                                         r  u_uart_tx/urx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502    14.843    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  u_uart_tx/urx/data_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_CE)      -0.413    14.655    u_uart_tx/urx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.828ns (22.491%)  route 2.853ns (77.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.672     8.166    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.290 r  u_uart_tx/urx/data[0]_i_1/O
                         net (fo=1, routed)           0.532     8.822    u_uart_tx/urx/data_next[0]
    SLICE_X65Y24         FDCE                                         r  u_uart_tx/urx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502    14.843    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  u_uart_tx/urx/data_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.863    u_uart_tx/urx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.528%)  route 2.847ns (77.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.690     8.183    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.307 r  u_uart_tx/urx/data[6]_i_1/O
                         net (fo=1, routed)           0.509     8.816    u_uart_tx/urx/data[6]_i_1_n_0
    SLICE_X65Y23         FDCE                                         r  u_uart_tx/urx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  u_uart_tx/urx/data_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.865    u_uart_tx/urx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.828ns (22.557%)  route 2.843ns (77.443%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.674     8.168    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.292 r  u_uart_tx/urx/data[3]_i_1/O
                         net (fo=1, routed)           0.519     8.811    u_uart_tx/urx/data_next[3]
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502    14.843    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  u_uart_tx/urx/data_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.863    u_uart_tx/urx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.828ns (21.758%)  route 2.978ns (78.242%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 f  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 f  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 r  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.711     8.204    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  u_uart_tx/urx/data_count[0]_i_1/O
                         net (fo=1, routed)           0.618     8.946    u_uart_tx/urx/data_count[0]_i_1_n_0
    SLICE_X62Y24         FDCE                                         r  u_uart_tx/urx/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502    14.843    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  u_uart_tx/urx/data_count_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)       -0.047    15.021    u_uart_tx/urx/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 u_uart_tx/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urx/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.828ns (23.720%)  route 2.663ns (76.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.619     5.140    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  u_uart_tx/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  u_uart_tx/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.867     6.464    u_uart_tx/urx/tick_count_reg_n_0_[0]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.588 r  u_uart_tx/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.782     7.369    u_uart_tx/urx/tick_count[4]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.493 f  u_uart_tx/urx/FSM_sequential_state[1]_i_4/O
                         net (fo=13, routed)          0.691     8.184    u_uart_tx/urx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.308 r  u_uart_tx/urx/data[5]_i_1/O
                         net (fo=1, routed)           0.323     8.631    u_uart_tx/urx/data[5]_i_1_n_0
    SLICE_X64Y25         FDCE                                         r  u_uart_tx/urx/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502    14.843    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  u_uart_tx/urx/data_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.899    u_uart_tx/urx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_uart_tx/urx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  u_uart_tx/urx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urx/data_reg[0]/Q
                         net (fo=10, routed)          0.080     1.686    u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/DIA0
    SLICE_X64Y24         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.850     1.977    u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y24         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.625    u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_uart_tx/urx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.583     1.466    u_uart_tx/urx/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  u_uart_tx/urx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_uart_tx/urx/data_reg[6]/Q
                         net (fo=6, routed)           0.091     1.698    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/DIA0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.626    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMD32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMS32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMS32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    u_uart_tx/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_uart_tx/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.278     1.884    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y23         RAMS32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.851     1.978    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y23         RAMS32                                       r  u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.810    u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y24   u_uart_tx/d_save/data_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y24   u_uart_tx/d_save/data_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y24   u_uart_tx/d_save/data_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y24   u_uart_tx/d_save/data_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y24   u_uart_tx/d_save/data_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y24   u_uart_tx/d_save/data_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y23   u_uart_tx/d_save/data_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y23   u_uart_tx/d_save/data_reg_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y25   u_uart_tx/u_uart_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y23   u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y23   u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   u_uart_tx/urxa/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y23   u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y23   u_uart_tx/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK



