Model {
  Name			  "demo_interconnect"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.69"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Sep 21 17:11:04 2009"
  Creator		  "wjm"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "wjm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Apr 27 19:12:35 2010"
  RTWModifiedTimeStamp	  194296328
  ModelVersionFormat	  "1.%<AutoIncrement:69>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "100"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "demo_interconnect"
    Location		    [29, 53, 1910, 679]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    424
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      1
      Tag		      "genX"
      Ports		      []
      Position		      [16, 12, 62, 55]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./demo_interconnect/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.1"
      sg_icon_stat	      "46,43,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 46 46 0 ],[0 0 43 43 ],[0.93 0.92 0"
      ".86]);\npatch([11 4 14 4 11 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 11 ],[5 12 22 32 39 39 36 39 39 29 38 3"
      "1 22 13 6 15 5 5 8 5 5 ],[0.6 0.2 0.25]);\nplot([0 46 46 0 0 ],[0 0 43 43 0 ]);\nfprintf('','COMMENT: end icon g"
      "raphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat1"
      SID		      380
      Ports		      [2, 1]
      Position		      [1425, 188, 1475, 217]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "2"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,328,272"
      block_type	      "concat"
      block_version	      "11.3"
      sg_icon_stat	      "50,29,2,1,white,blue,0,97b7e8d2,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],"
      "[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.5"
      "17241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 "
      "0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
      "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon "
      "text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat2"
      SID		      3
      Ports		      [5, 1]
      Position		      [2290, 301, 2340, 379]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "5"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,328,272"
      block_type	      "concat"
      block_version	      "11.3"
      sg_icon_stat	      "50,78,5,1,white,blue,0,ad0df03d,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22"
      " ],[0.24359 0.346154 0.5 0.653846 0.75641 0.75641 0.705128 0.75641 0.75641 0.615385 0.75641 0.653846 0.5 0.34615"
      "4 0.24359 0.384615 0.24359 0.24359 0.294872 0.24359 0.24359 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]"
      ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
      "l('input',1,'hi');\ncolor('black');port_label('input',5,'lo');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat3"
      SID		      4
      Ports		      [5, 1]
      Position		      [2130, 301, 2180, 379]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "5"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,328,272"
      block_type	      "concat"
      block_version	      "11.3"
      sg_icon_stat	      "50,78,5,1,white,blue,0,ad0df03d,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22"
      " ],[0.24359 0.346154 0.5 0.653846 0.75641 0.75641 0.705128 0.75641 0.75641 0.615385 0.75641 0.653846 0.5 0.34615"
      "4 0.24359 0.384615 0.24359 0.24359 0.294872 0.24359 0.24359 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]"
      ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
      "l('input',1,'hi');\ncolor('black');port_label('input',5,'lo');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat4"
      SID		      381
      Ports		      [2, 1]
      Position		      [1425, 303, 1475, 332]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "2"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,328,272"
      block_type	      "concat"
      block_version	      "11.3"
      sg_icon_stat	      "50,29,2,1,white,blue,0,97b7e8d2,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],"
      "[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.5"
      "17241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 "
      "0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
      "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon "
      "text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      SID		      383
      Ports		      [0, 1]
      Position		      [1350, 303, 1400, 317]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "3"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant10"
      SID		      7
      Ports		      [0, 1]
      Position		      [2205, 303, 2255, 317]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "28"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant11"
      SID		      8
      Ports		      [0, 1]
      Position		      [2055, 303, 2105, 317]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "28"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant12"
      SID		      384
      Ports		      [0, 1]
      Position		      [1350, 188, 1400, 202]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "3"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant9"
      SID		      18
      Ports		      [0, 1]
      Position		      [920, 493, 970, 507]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "8"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      318
      Ports		      [1, 1]
      Position		      [2055, 318, 2105, 332]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      SID		      326
      Ports		      [1, 1]
      Position		      [2055, 333, 2105, 347]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay25"
      SID		      21
      Ports		      [1, 1]
      Position		      [390, 93, 440, 107]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,83e6bb61,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay26"
      SID		      22
      Ports		      [1, 1]
      Position		      [390, 78, 440, 92]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,255"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,83e6bb61,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay27"
      SID		      23
      Ports		      [1, 1]
      Position		      [390, 63, 440, 77]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,83e6bb61,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay28"
      SID		      24
      Ports		      [1, 1]
      Position		      [390, 48, 440, 62]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,255"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,83e6bb61,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      SID		      327
      Ports		      [1, 1]
      Position		      [2055, 348, 2105, 362]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      SID		      328
      Ports		      [1, 1]
      Position		      [2055, 363, 2105, 377]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay5"
      SID		      329
      Ports		      [1, 1]
      Position		      [2055, 408, 2105, 422]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay6"
      SID		      330
      Ports		      [1, 1]
      Position		      [2055, 423, 2105, 437]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,85ce9542,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay7"
      SID		      333
      Ports		      [1, 1]
      Position		      [390, 13, 440, 27]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,255"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,83e6bb61,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      267
      Position		      [575, 33, 635, 47]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From10"
      SID		      33
      Position		      [2125, 478, 2185, 492]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataY"
    }
    Block {
      BlockType		      From
      Name		      "From101"
      SID		      35
      Position		      [1970, 363, 2030, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_sync"
    }
    Block {
      BlockType		      From
      Name		      "From102"
      SID		      36
      Position		      [1970, 348, 2030, 362]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncX"
    }
    Block {
      BlockType		      From
      Name		      "From103"
      SID		      37
      Position		      [1970, 333, 2030, 347]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncY"
    }
    Block {
      BlockType		      From
      Name		      "From104"
      SID		      38
      Position		      [1970, 318, 2030, 332]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncZ"
    }
    Block {
      BlockType		      From
      Name		      "From105"
      SID		      39
      Position		      [1970, 408, 2030, 422]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From106"
      SID		      40
      Position		      [1970, 423, 2030, 437]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_sync"
    }
    Block {
      BlockType		      From
      Name		      "From11"
      SID		      41
      Position		      [2125, 508, 2185, 522]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From117"
      SID		      386
      Position		      [1265, 33, 1325, 47]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_sync"
    }
    Block {
      BlockType		      From
      Name		      "From118"
      SID		      387
      Position		      [1265, 63, 1325, 77]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataX"
    }
    Block {
      BlockType		      From
      Name		      "From119"
      SID		      388
      Position		      [1265, 333, 1325, 347]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_valid"
    }
    Block {
      BlockType		      From
      Name		      "From12"
      SID		      389
      Position		      [1265, 363, 1325, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "reset"
    }
    Block {
      BlockType		      From
      Name		      "From13"
      SID		      276
      Position		      [575, 243, 635, 257]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From130"
      SID		      44
      Position		      [1970, 493, 2030, 507]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataZ"
    }
    Block {
      BlockType		      From
      Name		      "From132"
      SID		      45
      Position		      [1970, 523, 2030, 537]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_sync"
    }
    Block {
      BlockType		      From
      Name		      "From139"
      SID		      46
      Position		      [1970, 463, 2030, 477]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataX"
    }
    Block {
      BlockType		      From
      Name		      "From14"
      SID		      424
      Position		      [2280, 213, 2340, 227]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "corr_id"
    }
    Block {
      BlockType		      From
      Name		      "From140"
      SID		      48
      Position		      [1970, 478, 2030, 492]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataY"
    }
    Block {
      BlockType		      From
      Name		      "From141"
      SID		      49
      Position		      [1970, 508, 2030, 522]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From144"
      SID		      390
      Position		      [1265, 293, 1325, 307]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataZ"
    }
    Block {
      BlockType		      From
      Name		      "From145"
      SID		      391
      Position		      [1265, 178, 1325, 192]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataY"
    }
    Block {
      BlockType		      From
      Name		      "From16"
      SID		      277
      Position		      [575, 313, 635, 327]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      SID		      58
      Position		      [920, 93, 980, 107]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg3"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      SID		      59
      Position		      [920, 173, 980, 187]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg7"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      SID		      60
      Position		      [920, 113, 980, 127]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg4"
    }
    Block {
      BlockType		      From
      Name		      "From195"
      SID		      61
      Position		      [2280, 493, 2340, 507]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_Z"
    }
    Block {
      BlockType		      From
      Name		      "From196"
      SID		      62
      Position		      [2280, 523, 2340, 537]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_sync"
    }
    Block {
      BlockType		      From
      Name		      "From197"
      SID		      63
      Position		      [2280, 463, 2340, 477]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_X"
    }
    Block {
      BlockType		      From
      Name		      "From198"
      SID		      64
      Position		      [2280, 478, 2340, 492]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_Y"
    }
    Block {
      BlockType		      From
      Name		      "From199"
      SID		      65
      Position		      [2280, 508, 2340, 522]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      271
      Position		      [575, 103, 635, 117]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From20"
      SID		      278
      Position		      [575, 383, 635, 397]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From21"
      SID		      288
      Position		      [575, 453, 635, 467]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From22"
      SID		      289
      Position		      [575, 523, 635, 537]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      SID		      70
      Position		      [920, 133, 980, 147]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg5"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      SID		      71
      Position		      [920, 153, 980, 167]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg6"
    }
    Block {
      BlockType		      From
      Name		      "From28"
      SID		      75
      Position		      [1960, 33, 2020, 47]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncX"
    }
    Block {
      BlockType		      From
      Name		      "From29"
      SID		      76
      Position		      [1960, 68, 2020, 82]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataX"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      272
      Position		      [575, 173, 635, 187]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "gen_sync"
    }
    Block {
      BlockType		      From
      Name		      "From30"
      SID		      339
      Position		      [920, 198, 980, 212]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "corr_id"
    }
    Block {
      BlockType		      From
      Name		      "From31"
      SID		      79
      Position		      [1960, 103, 2020, 117]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncY"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      SID		      80
      Position		      [1960, 138, 2020, 152]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataY"
    }
    Block {
      BlockType		      From
      Name		      "From34"
      SID		      82
      Position		      [1960, 173, 2020, 187]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncZ"
    }
    Block {
      BlockType		      From
      Name		      "From35"
      SID		      83
      Position		      [1960, 208, 2020, 222]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataZ"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      88
      Position		      [2125, 493, 2185, 507]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataZ"
    }
    Block {
      BlockType		      From
      Name		      "From45"
      SID		      94
      Position		      [2280, 168, 2340, 182]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_Z"
    }
    Block {
      BlockType		      From
      Name		      "From46"
      SID		      95
      Position		      [920, 13, 980, 27]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg_sync"
    }
    Block {
      BlockType		      From
      Name		      "From47"
      SID		      96
      Position		      [2280, 78, 2340, 92]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_X"
    }
    Block {
      BlockType		      From
      Name		      "From48"
      SID		      97
      Position		      [2280, 123, 2340, 137]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_Y"
    }
    Block {
      BlockType		      From
      Name		      "From49"
      SID		      98
      Position		      [2280, 33, 2340, 47]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "xr_sync"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      99
      Position		      [920, 33, 980, 47]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg0"
    }
    Block {
      BlockType		      From
      Name		      "From51"
      SID		      101
      Position		      [920, 293, 980, 307]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg2"
    }
    Block {
      BlockType		      From
      Name		      "From56"
      SID		      105
      Position		      [920, 323, 980, 337]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg_sync"
    }
    Block {
      BlockType		      From
      Name		      "From57"
      SID		      106
      Position		      [920, 263, 980, 277]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg0"
    }
    Block {
      BlockType		      From
      Name		      "From58"
      SID		      107
      Position		      [920, 278, 980, 292]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg1"
    }
    Block {
      BlockType		      From
      Name		      "From59"
      SID		      108
      Position		      [920, 308, 980, 322]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      SID		      109
      Position		      [2125, 523, 2185, 537]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncX"
    }
    Block {
      BlockType		      From
      Name		      "From61"
      SID		      110
      Position		      [920, 393, 980, 407]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg5"
    }
    Block {
      BlockType		      From
      Name		      "From62"
      SID		      111
      Position		      [920, 423, 980, 437]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg_sync"
    }
    Block {
      BlockType		      From
      Name		      "From63"
      SID		      112
      Position		      [920, 363, 980, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg3"
    }
    Block {
      BlockType		      From
      Name		      "From64"
      SID		      113
      Position		      [920, 378, 980, 392]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg4"
    }
    Block {
      BlockType		      From
      Name		      "From65"
      SID		      114
      Position		      [115, 198, 175, 212]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "arm_reset"
    }
    Block {
      BlockType		      From
      Name		      "From66"
      SID		      115
      Position		      [920, 408, 980, 422]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From67"
      SID		      116
      Position		      [115, 173, 175, 187]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "force_trig"
    }
    Block {
      BlockType		      From
      Name		      "From69"
      SID		      117
      Position		      [2440, 293, 2500, 307]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "XC"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      SID		      118
      Position		      [920, 53, 980, 67]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg1"
    }
    Block {
      BlockType		      From
      Name		      "From70"
      SID		      119
      Position		      [920, 523, 980, 537]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg_sync"
    }
    Block {
      BlockType		      From
      Name		      "From71"
      SID		      120
      Position		      [920, 463, 980, 477]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg6"
    }
    Block {
      BlockType		      From
      Name		      "From72"
      SID		      121
      Position		      [920, 478, 980, 492]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg7"
    }
    Block {
      BlockType		      From
      Name		      "From73"
      SID		      122
      Position		      [920, 508, 980, 522]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From75"
      SID		      123
      Position		      [2440, 323, 2500, 337]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync"
    }
    Block {
      BlockType		      From
      Name		      "From76"
      SID		      124
      Position		      [2440, 263, 2500, 277]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "XA"
    }
    Block {
      BlockType		      From
      Name		      "From77"
      SID		      125
      Position		      [2440, 278, 2500, 292]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "XB"
    }
    Block {
      BlockType		      From
      Name		      "From78"
      SID		      126
      Position		      [2440, 308, 2500, 322]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      SID		      127
      Position		      [2125, 463, 2185, 477]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataX"
    }
    Block {
      BlockType		      From
      Name		      "From80"
      SID		      128
      Position		      [2440, 393, 2500, 407]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "YC"
    }
    Block {
      BlockType		      From
      Name		      "From81"
      SID		      129
      Position		      [2440, 423, 2500, 437]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync"
    }
    Block {
      BlockType		      From
      Name		      "From82"
      SID		      130
      Position		      [2440, 363, 2500, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "YA"
    }
    Block {
      BlockType		      From
      Name		      "From83"
      SID		      131
      Position		      [2440, 378, 2500, 392]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "YB"
    }
    Block {
      BlockType		      From
      Name		      "From84"
      SID		      132
      Position		      [2440, 408, 2500, 422]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From86"
      SID		      133
      Position		      [2440, 523, 2500, 537]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync"
    }
    Block {
      BlockType		      From
      Name		      "From87"
      SID		      134
      Position		      [2440, 463, 2500, 477]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ZA"
    }
    Block {
      BlockType		      From
      Name		      "From88"
      SID		      135
      Position		      [2440, 478, 2500, 492]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ZB"
    }
    Block {
      BlockType		      From
      Name		      "From89"
      SID		      136
      Position		      [2440, 508, 2500, 522]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      SID		      137
      Position		      [920, 73, 980, 87]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg2"
    }
    Block {
      BlockType		      From
      Name		      "From91"
      SID		      138
      Position		      [2440, 493, 2500, 507]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ZC"
    }
    Block {
      BlockType		      From
      Name		      "From92"
      SID		      139
      Position		      [2205, 363, 2265, 377]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_valid"
    }
    Block {
      BlockType		      From
      Name		      "From93"
      SID		      140
      Position		      [2205, 348, 2265, 362]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_validX"
    }
    Block {
      BlockType		      From
      Name		      "From94"
      SID		      141
      Position		      [2205, 333, 2265, 347]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_validY"
    }
    Block {
      BlockType		      From
      Name		      "From95"
      SID		      142
      Position		      [2205, 318, 2265, 332]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_validZ"
    }
    Block {
      BlockType		      From
      Name		      "From96"
      SID		      143
      Position		      [2205, 408, 2265, 422]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "acquire"
    }
    Block {
      BlockType		      From
      Name		      "From97"
      SID		      144
      Position		      [2205, 423, 2265, 437]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_sync"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      146
      Position		      [810, 43, 870, 57]
      ShowName		      off
      GotoTag		      "tvg0"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto10"
      SID		      398
      Position		      [1850, 248, 1910, 262]
      ShowName		      off
      GotoTag		      "rx_dataZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      SID		      334
      Position		      [465, 13, 525, 27]
      ShowName		      off
      GotoTag		      "corr_id"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto112"
      SID		      149
      Position		      [465, 78, 525, 92]
      ShowName		      off
      GotoTag		      "force_trig"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto113"
      SID		      150
      Position		      [465, 63, 525, 77]
      ShowName		      off
      GotoTag		      "reset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto114"
      SID		      151
      Position		      [465, 48, 525, 62]
      ShowName		      off
      GotoTag		      "acquire"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto115"
      SID		      397
      Position		      [1850, 178, 1910, 192]
      ShowName		      off
      GotoTag		      "rx_validY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto116"
      SID		      153
      Position		      [465, 93, 525, 107]
      ShowName		      off
      GotoTag		      "arm_reset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto117"
      SID		      399
      Position		      [1850, 293, 1910, 307]
      ShowName		      off
      GotoTag		      "rx_validZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto12"
      SID		      400
      Position		      [1850, 273, 1910, 287]
      ShowName		      off
      GotoTag		      "syncZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto14"
      SID		      402
      Position		      [1850, 158, 1910, 172]
      ShowName		      off
      GotoTag		      "syncY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto15"
      SID		      403
      Position		      [1850, 33, 1910, 47]
      ShowName		      off
      GotoTag		      "syncX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto16"
      SID		      158
      Position		      [2170, 33, 2230, 47]
      ShowName		      off
      GotoTag		      "xr_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto17"
      SID		      159
      Position		      [2170, 78, 2230, 92]
      ShowName		      off
      GotoTag		      "xr_X"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto18"
      SID		      160
      Position		      [2170, 123, 2230, 137]
      ShowName		      off
      GotoTag		      "xr_Y"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto19"
      SID		      161
      Position		      [2170, 168, 2230, 182]
      ShowName		      off
      GotoTag		      "xr_Z"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      162
      Position		      [1155, 33, 1215, 47]
      ShowName		      off
      GotoTag		      "tx_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto20"
      SID		      163
      Position		      [2170, 213, 2230, 227]
      ShowName		      off
      GotoTag		      "xr_oos"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto21"
      SID		      164
      Position		      [810, 323, 870, 337]
      ShowName		      off
      GotoTag		      "tvg4"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto22"
      SID		      165
      Position		      [810, 393, 870, 407]
      ShowName		      off
      GotoTag		      "tvg5"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto23"
      SID		      166
      Position		      [810, 463, 870, 477]
      ShowName		      off
      GotoTag		      "tvg6"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto24"
      SID		      167
      Position		      [810, 533, 870, 547]
      ShowName		      off
      GotoTag		      "tvg7"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto26"
      SID		      169
      Position		      [465, 133, 525, 147]
      ShowName		      off
      GotoTag		      "gen_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto27"
      SID		      170
      Position		      [465, 198, 525, 212]
      ShowName		      off
      GotoTag		      "armed"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      173
      Position		      [810, 113, 870, 127]
      ShowName		      off
      GotoTag		      "tvg1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto31"
      SID		      175
      Position		      [2515, 33, 2575, 47]
      ShowName		      off
      GotoTag		      "sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto32"
      SID		      176
      Position		      [2515, 53, 2575, 67]
      ShowName		      off
      GotoTag		      "XA"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto33"
      SID		      177
      Position		      [2515, 73, 2575, 87]
      ShowName		      off
      GotoTag		      "XB"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto34"
      SID		      178
      Position		      [2515, 93, 2575, 107]
      ShowName		      off
      GotoTag		      "XC"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto35"
      SID		      179
      Position		      [2515, 113, 2575, 127]
      ShowName		      off
      GotoTag		      "YA"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto36"
      SID		      180
      Position		      [2515, 133, 2575, 147]
      ShowName		      off
      GotoTag		      "YB"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto37"
      SID		      181
      Position		      [2515, 153, 2575, 167]
      ShowName		      off
      GotoTag		      "YC"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto38"
      SID		      182
      Position		      [2515, 173, 2575, 187]
      ShowName		      off
      GotoTag		      "ZA"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto39"
      SID		      183
      Position		      [2515, 193, 2575, 207]
      ShowName		      off
      GotoTag		      "ZB"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      184
      Position		      [810, 183, 870, 197]
      ShowName		      off
      GotoTag		      "tvg2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto40"
      SID		      185
      Position		      [2515, 213, 2575, 227]
      ShowName		      off
      GotoTag		      "ZC"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      188
      Position		      [810, 253, 870, 267]
      ShowName		      off
      GotoTag		      "tvg3"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      SID		      394
      Position		      [1850, 63, 1910, 77]
      ShowName		      off
      GotoTag		      "rx_dataX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      SID		      395
      Position		      [1850, 93, 1910, 107]
      ShowName		      off
      GotoTag		      "rx_validX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto72"
      SID		      191
      Position		      [1155, 73, 1215, 87]
      ShowName		      off
      GotoTag		      "tx_dataX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto73"
      SID		      192
      Position		      [1155, 113, 1215, 127]
      ShowName		      off
      GotoTag		      "tx_dataY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto74"
      SID		      193
      Position		      [1155, 153, 1215, 167]
      ShowName		      off
      GotoTag		      "tx_dataZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto75"
      SID		      194
      Position		      [1155, 193, 1215, 207]
      ShowName		      off
      GotoTag		      "tx_valid"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      SID		      273
      Position		      [735, 18, 795, 32]
      ShowName		      off
      GotoTag		      "tvg_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto9"
      SID		      396
      Position		      [1850, 133, 1910, 147]
      ShowName		      off
      GotoTag		      "rx_dataY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      420
      Position		      [1700, 193, 1720, 207]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator11"
      SID		      405
      Position		      [1700, 338, 1720, 352]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator12"
      SID		      406
      Position		      [1700, 278, 1720, 292]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator15"
      SID		      407
      Position		      [1700, 323, 1720, 337]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      408
      Position		      [1700, 223, 1720, 237]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      409
      Position		      [1700, 163, 1720, 177]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      SID		      421
      Position		      [1700, 308, 1720, 322]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator9"
      SID		      410
      Position		      [1700, 208, 1720, 222]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      209
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [15, 89, 61, 132]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      hw_sys		      "ROACH:sx95t"
      ibob_linux	      off
      clk_src		      "sys_clk2x"
      iBOB_clk_src	      "sys_clk"
      BEE2_ctrl_clk_src	      "sys_clk"
      BEE2_usr_clk_src	      "sys_clk"
      ROACH_clk_src	      "sys_clk2x"
      CORR_clk_src	      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc440_ext"
    }
    Block {
      BlockType		      Reference
      Name		      "armed_trig"
      SID		      210
      Ports		      [2, 2]
      Position		      [315, 167, 365, 218]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/armed_trig"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_012"
      SID		      211
      Ports		      [5]
      Position		      [1005, 262, 1055, 338]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag1"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_012"
	Location		[998, 77, 1467, 350]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_345"
      SID		      212
      Ports		      [5]
      Position		      [1005, 362, 1055, 438]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag2"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_345"
	Location		[1003, 77, 1472, 350]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_67z"
      SID		      213
      Ports		      [5]
      Position		      [1005, 462, 1055, 538]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag3"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_67z"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_X"
      SID		      214
      Ports		      [5]
      Position		      [2525, 262, 2575, 338]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag4"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_X"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_Y"
      SID		      215
      Ports		      [5]
      Position		      [2525, 362, 2575, 438]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag5"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_Y"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_Z"
      SID		      216
      Ports		      [5]
      Position		      [2525, 462, 2575, 538]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag6"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_Z"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_clump"
      SID		      217
      Ports		      [5]
      Position		      [2050, 462, 2100, 538]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag7"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_clump"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_resync"
      SID		      218
      Ports		      [5]
      Position		      [2365, 462, 2415, 538]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag8"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_resync"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_sync"
      SID		      219
      Ports		      [3]
      Position		      [2130, 392, 2180, 438]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag9"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|11|off"
      System {
	Name			"capt_sync"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	10
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  3
	  Position		  [15, 133, 45, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  4
	  Ports			  [0, 1]
	  Position		  [95, 93, 145, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [95, 108, 145, 152]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  6
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  7
	  Ports			  [2, 3]
	  Position		  [170, 88, 220, 132]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  9
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  10
	  Position		  [405, 115, 425, 135]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  DstBlock		  "bram0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_valid"
      SID		      220
      Ports		      [3]
      Position		      [2290, 392, 2340, 438]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag10"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|11|off"
      System {
	Name			"capt_valid"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	10
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  3
	  Position		  [15, 133, 45, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  4
	  Ports			  [0, 1]
	  Position		  [95, 93, 145, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  5
	  Ports			  [2, 1]
	  Position		  [95, 108, 145, 152]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  6
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  7
	  Ports			  [2, 3]
	  Position		  [170, 88, 220, 132]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  8
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  9
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  10
	  Position		  [405, 115, 425, 135]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  DstBlock		  "bram0"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_xaui"
      SID		      221
      Ports		      [5]
      Position		      [2205, 462, 2255, 538]
      AncestorBlock	      "isi_correlator_lib/capture"
      UserDataPersistent      on
      UserData		      "DataTag11"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "capture"
      MaskDescription	      "This block captures N data lines into N separate BRAMs."
      MaskPromptString	      "Number of BRAMs:|Address width:|Provide done port"
      MaskStyleString	      "edit,edit,checkbox"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVariables	      "num_brams=@1;addr_width=@2;done_port=@3;"
      MaskInitialization      "capture_init(gcb, ...\n    'num_brams', num_brams, ...\n    'addr_width', addr_width, ."
      "..\n    'done_port', done_port);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|11|off"
      System {
	Name			"capt_xaui"
	Location		[1003, 51, 1472, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	18
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  SID			  1
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  SID			  2
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  SID			  3
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  SID			  4
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  5
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  6
	  Ports			  [0, 1]
	  Position		  [95, 223, 145, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [95, 238, 145, 282]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  SID			  8
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 13, 375, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  SID			  9
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 78, 375, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  SID			  10
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [275, 143, 375, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "addr_width"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  11
	  Ports			  [2, 3]
	  Position		  [170, 218, 220, 262]
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "addr_width"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp0"
	  SID			  12
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp1"
	  SID			  13
	  Ports			  [1, 1]
	  Position		  [170, 93, 220, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterp2"
	  SID			  14
	  Ports			  [1, 1]
	  Position		  [170, 158, 220, 172]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator0"
	  SID			  15
	  Position		  [405, 25, 425, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  SID			  16
	  Position		  [405, 90, 425, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  SID			  17
	  Position		  [405, 155, 425, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator_done"
	  SID			  18
	  Position		  [405, 245, 425, 265]
	  ShowName		  off
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "reinterp0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "terminator0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterp2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "terminator_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "clump"
      SID		      338
      Ports		      [9, 5]
      Position		      [1005, 14, 1055, 186]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/clump"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      latency		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "control"
      SID		      224
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 48, 290, 62]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "demo_interconnect_control_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "control17"
      SID		      227
      Ports		      [1, 1]
      Position		      [315, 93, 365, 107]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control18"
      SID		      228
      Ports		      [1, 1]
      Position		      [315, 78, 365, 92]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control19"
      SID		      229
      Ports		      [1, 1]
      Position		      [315, 63, 365, 77]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "2"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control2"
      SID		      336
      Ports		      [1, 1]
      Position		      [315, 13, 365, 27]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "2"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control20"
      SID		      231
      Ports		      [1, 1]
      Position		      [315, 48, 365, 62]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "3"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control24"
      SID		      411
      Ports		      [1, 1]
      Position		      [1700, 148, 1750, 162]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control25"
      SID		      412
      Ports		      [1, 1]
      Position		      [1700, 263, 1750, 277]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "corr_id"
      SID		      335
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 13, 290, 27]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "demo_interconnect_corr_id_user_data_out"
    }
    Block {
      BlockType		      Constant
      Name		      "default_control"
      SID		      249
      Position		      [115, 48, 165, 62]
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "default_corr_id"
      SID		      337
      Position		      [115, 13, 165, 27]
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback"
      SID		      414
      Ports		      [3, 3]
      Position		      [1525, 21, 1675, 119]
      AncestorBlock	      "isi_correlator_lib/loopback"
      LibraryVersion	      "*1.598"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "loopback"
      MaskDescription	      "A loopback link. Stores data in BRAM for long delay periods.\n\nIntended for buffering a "
      "stream of data until the other two\narrive over XAUI for resyncing.  Its delay should be set to\nsomething on th"
      "e order of (but less than) the XAUI latency."
      MaskPromptString	      "Delay: (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "delay=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"loopback"
	Location		[1131, 128, 1393, 253]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1547
	SIDPrevWatermark	1547
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  451
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_fifo"
	  SID			  452
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_fifo"
	  SID			  453
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  457
	  Position		  [195, 13, 225, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_fifo_out"
	  SID			  458
	  Position		  [195, 48, 225, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_fifo_out"
	  SID			  459
	  Position		  [195, 83, 225, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "valid_fifo"
	  SrcPort		  1
	  DstBlock		  "valid_fifo_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_fifo"
	  SrcPort		  1
	  DstBlock		  "data_fifo_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "mask_syncY"
      SID		      415
      Ports		      [2, 1]
      Position		      [1775, 148, 1825, 177]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "11.4"
      sg_icon_stat	      "50,29,2,1,white,blue,0,0a851f85,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],"
      "[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.5"
      "17241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 "
      "0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
      "'black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "mask_syncZ"
      SID		      416
      Ports		      [2, 1]
      Position		      [1775, 263, 1825, 292]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "11.4"
      sg_icon_stat	      "50,29,2,1,white,blue,0,0a851f85,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],"
      "[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.5"
      "17241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 "
      "0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
      "'black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "shuffle"
      SID		      332
      Ports		      [6, 5]
      Position		      [1080, 14, 1130, 221]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/shuffle"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      latency		      "3"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg0"
      SID		      298
      Ports		      [1, 1]
      Position		      [735, 43, 785, 57]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg1"
      SID		      299
      Ports		      [1, 1]
      Position		      [735, 113, 785, 127]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg2"
      SID		      300
      Ports		      [1, 1]
      Position		      [735, 183, 785, 197]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg3"
      SID		      301
      Ports		      [1, 1]
      Position		      [735, 253, 785, 267]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg4"
      SID		      302
      Ports		      [1, 1]
      Position		      [735, 323, 785, 337]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg5"
      SID		      303
      Ports		      [1, 1]
      Position		      [735, 393, 785, 407]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg6"
      SID		      304
      Ports		      [1, 1]
      Position		      [735, 463, 785, 477]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg7"
      SID		      305
      Ports		      [1, 1]
      Position		      [735, 533, 785, 547]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "sync_gen2"
      SID		      260
      Ports		      [1, 1]
      Position		      [390, 115, 440, 165]
      LibraryVersion	      "1.598"
      UserDataPersistent      on
      UserData		      "DataTag12"
      SourceBlock	      "isi_correlator_lib/sync_gen2"
      SourceType	      "sync_gen2"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator1"
      SID		      274
      Position		      [735, 85, 755, 105]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator3"
      SID		      275
      Position		      [735, 155, 755, 175]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator4"
      SID		      292
      Position		      [735, 225, 755, 245]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator5"
      SID		      293
      Position		      [735, 295, 755, 315]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator6"
      SID		      294
      Position		      [735, 365, 755, 385]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator7"
      SID		      295
      Position		      [735, 435, 755, 455]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator8"
      SID		      296
      Position		      [735, 505, 755, 525]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "tvg0"
      SID		      266
      Ports		      [1, 2]
      Position		      [660, 12, 710, 63]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg1"
      SID		      269
      Ports		      [1, 2]
      Position		      [660, 82, 710, 133]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg2"
      SID		      270
      Ports		      [1, 2]
      Position		      [660, 152, 710, 203]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg3"
      SID		      279
      Ports		      [1, 2]
      Position		      [660, 222, 710, 273]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg4"
      SID		      280
      Ports		      [1, 2]
      Position		      [660, 292, 710, 343]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg5"
      SID		      281
      Ports		      [1, 2]
      Position		      [660, 362, 710, 413]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg6"
      SID		      290
      Ports		      [1, 2]
      Position		      [660, 432, 710, 483]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg7"
      SID		      291
      Ports		      [1, 2]
      Position		      [660, 502, 710, 553]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "unclump"
      SID		      423
      Ports		      [4, 10]
      Position		      [2440, 20, 2490, 240]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/unclump"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      latency		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "unshuffle"
      SID		      331
      Ports		      [5, 4]
      Position		      [2365, 20, 2415, 240]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/unshuffle"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      latency		      "3"
    }
    Block {
      BlockType		      Reference
      Name		      "xaui0"
      SID		      418
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [1525, 136, 1675, 234]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XAUI"
      SourceType	      "xaui"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      demux		      "2"
      port		      "ROACH:0"
      open_phy		      on
      show_param	      off
      pre_emph		      "3"
      swing		      "800"
    }
    Block {
      BlockType		      Reference
      Name		      "xaui3"
      SID		      419
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [1525, 251, 1675, 349]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XAUI"
      SourceType	      "xaui"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      demux		      "2"
      port		      "ROACH:3"
      open_phy		      on
      show_param	      off
      pre_emph		      "3"
      swing		      "800"
    }
    Block {
      BlockType		      Reference
      Name		      "xaui_resync"
      SID		      422
      Ports		      [6, 5]
      Position		      [2045, 18, 2145, 237]
      LibraryVersion	      "1.598"
      SourceBlock	      "isi_correlator_lib/xaui_resync"
      SourceType	      "link_demux"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      buffer_depth	      "10"
      logic_latency	      "1"
    }
    Line {
      SrcBlock		      "From139"
      SrcPort		      1
      DstBlock		      "capt_clump"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From140"
      SrcPort		      1
      DstBlock		      "capt_clump"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From130"
      SrcPort		      1
      DstBlock		      "capt_clump"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From141"
      SrcPort		      1
      DstBlock		      "capt_clump"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From132"
      SrcPort		      1
      DstBlock		      "capt_clump"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From198"
      SrcPort		      1
      DstBlock		      "capt_resync"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From195"
      SrcPort		      1
      DstBlock		      "capt_resync"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From199"
      SrcPort		      1
      DstBlock		      "capt_resync"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From196"
      SrcPort		      1
      DstBlock		      "capt_resync"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From65"
      SrcPort		      1
      DstBlock		      "armed_trig"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From67"
      SrcPort		      1
      DstBlock		      "armed_trig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "armed_trig"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "sync_gen2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "armed_trig"
      SrcPort		      2
      DstBlock		      "Goto27"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen2"
      SrcPort		      1
      DstBlock		      "Goto26"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control20"
      SrcPort		      1
      DstBlock		      "Delay28"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control19"
      SrcPort		      1
      DstBlock		      "Delay27"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control18"
      SrcPort		      1
      DstBlock		      "Delay26"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control17"
      SrcPort		      1
      DstBlock		      "Delay25"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay26"
      SrcPort		      1
      DstBlock		      "Goto112"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay27"
      SrcPort		      1
      DstBlock		      "Goto113"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay28"
      SrcPort		      1
      DstBlock		      "Goto114"
      DstPort		      1
    }
    Line {
      SrcBlock		      "default_control"
      SrcPort		      1
      DstBlock		      "control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay25"
      SrcPort		      1
      DstBlock		      "Goto116"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      DstBlock		      "capt_xaui"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "capt_xaui"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From11"
      SrcPort		      1
      DstBlock		      "capt_xaui"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "capt_xaui"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      DstBlock		      "capt_xaui"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From46"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From24"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      8
    }
    Line {
      SrcBlock		      "From64"
      SrcPort		      1
      DstBlock		      "capt_345"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From61"
      SrcPort		      1
      DstBlock		      "capt_345"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From66"
      SrcPort		      1
      DstBlock		      "capt_345"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From62"
      SrcPort		      1
      DstBlock		      "capt_345"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From63"
      SrcPort		      1
      DstBlock		      "capt_345"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From72"
      SrcPort		      1
      DstBlock		      "capt_67z"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      DstBlock		      "capt_67z"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From73"
      SrcPort		      1
      DstBlock		      "capt_67z"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From70"
      SrcPort		      1
      DstBlock		      "capt_67z"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From71"
      SrcPort		      1
      DstBlock		      "capt_67z"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From77"
      SrcPort		      1
      DstBlock		      "capt_X"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From69"
      SrcPort		      1
      DstBlock		      "capt_X"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From78"
      SrcPort		      1
      DstBlock		      "capt_X"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From75"
      SrcPort		      1
      DstBlock		      "capt_X"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From76"
      SrcPort		      1
      DstBlock		      "capt_X"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From83"
      SrcPort		      1
      DstBlock		      "capt_Y"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From80"
      SrcPort		      1
      DstBlock		      "capt_Y"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From84"
      SrcPort		      1
      DstBlock		      "capt_Y"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From81"
      SrcPort		      1
      DstBlock		      "capt_Y"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From82"
      SrcPort		      1
      DstBlock		      "capt_Y"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From88"
      SrcPort		      1
      DstBlock		      "capt_Z"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From89"
      SrcPort		      1
      DstBlock		      "capt_Z"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From86"
      SrcPort		      1
      DstBlock		      "capt_Z"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From87"
      SrcPort		      1
      DstBlock		      "capt_Z"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From91"
      SrcPort		      1
      DstBlock		      "capt_Z"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Concat2"
      SrcPort		      1
      Points		      [5, 0; 0, 45; -75, 0]
      DstBlock		      "capt_valid"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From96"
      SrcPort		      1
      DstBlock		      "capt_valid"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From97"
      SrcPort		      1
      DstBlock		      "capt_valid"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From95"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From94"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From93"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From92"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Concat3"
      SrcPort		      1
      Points		      [5, 0; 0, 45; -75, 0]
      DstBlock		      "capt_sync"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From105"
      SrcPort		      1
      DstBlock		      "Delay5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From106"
      SrcPort		      1
      DstBlock		      "Delay6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From104"
      SrcPort		      1
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From103"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From102"
      SrcPort		      1
      DstBlock		      "Delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From101"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From57"
      SrcPort		      1
      DstBlock		      "capt_012"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From58"
      SrcPort		      1
      DstBlock		      "capt_012"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From51"
      SrcPort		      1
      DstBlock		      "capt_012"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From59"
      SrcPort		      1
      DstBlock		      "capt_012"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From56"
      SrcPort		      1
      DstBlock		      "capt_012"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From197"
      SrcPort		      1
      DstBlock		      "capt_resync"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"control20"
	DstPort			1
      }
      Branch {
	Points			[0, 15]
	Branch {
	  DstBlock		  "control19"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 15]
	  Branch {
	    DstBlock		    "control17"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "control18"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "tvg0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg0"
      SrcPort		      2
      DstBlock		      "slice_tvg0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "tvg1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "tvg2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg1"
      SrcPort		      2
      DstBlock		      "slice_tvg1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg2"
      SrcPort		      2
      DstBlock		      "slice_tvg2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg0"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg1"
      SrcPort		      1
      DstBlock		      "terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg2"
      SrcPort		      1
      DstBlock		      "terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From13"
      SrcPort		      1
      DstBlock		      "tvg3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From16"
      SrcPort		      1
      DstBlock		      "tvg4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From20"
      SrcPort		      1
      DstBlock		      "tvg5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From21"
      SrcPort		      1
      DstBlock		      "tvg6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From22"
      SrcPort		      1
      DstBlock		      "tvg7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg7"
      SrcPort		      2
      DstBlock		      "slice_tvg7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg5"
      SrcPort		      2
      DstBlock		      "slice_tvg5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg6"
      SrcPort		      2
      DstBlock		      "slice_tvg6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg4"
      SrcPort		      2
      DstBlock		      "slice_tvg4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg3"
      SrcPort		      2
      DstBlock		      "slice_tvg3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg3"
      SrcPort		      1
      DstBlock		      "terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg4"
      SrcPort		      1
      DstBlock		      "terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg5"
      SrcPort		      1
      DstBlock		      "terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg6"
      SrcPort		      1
      DstBlock		      "terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg7"
      SrcPort		      1
      DstBlock		      "terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg0"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg1"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg2"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg3"
      SrcPort		      1
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg4"
      SrcPort		      1
      DstBlock		      "Goto21"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg5"
      SrcPort		      1
      DstBlock		      "Goto22"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg6"
      SrcPort		      1
      DstBlock		      "Goto23"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg7"
      SrcPort		      1
      DstBlock		      "Goto24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Delay5"
      SrcPort		      1
      DstBlock		      "capt_sync"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Delay6"
      SrcPort		      1
      DstBlock		      "capt_sync"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      DstBlock		      "Concat3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "default_corr_id"
      SrcPort		      1
      DstBlock		      "corr_id"
      DstPort		      1
    }
    Line {
      SrcBlock		      "corr_id"
      SrcPort		      1
      DstBlock		      "control2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control2"
      SrcPort		      1
      DstBlock		      "Delay7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay7"
      SrcPort		      1
      DstBlock		      "Goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      1
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      2
      DstBlock		      "Goto72"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      3
      DstBlock		      "Goto73"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      4
      DstBlock		      "Goto74"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      5
      DstBlock		      "Goto75"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      9
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      1
      DstBlock		      "shuffle"
      DstPort		      1
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      2
      DstBlock		      "shuffle"
      DstPort		      2
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      3
      DstBlock		      "shuffle"
      DstPort		      3
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      4
      DstBlock		      "shuffle"
      DstPort		      4
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      5
      DstBlock		      "shuffle"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From30"
      SrcPort		      1
      DstBlock		      "shuffle"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From117"
      SrcPort		      1
      Points		      [80, 0]
      Branch {
	DstBlock		"loopback"
	DstPort			1
      }
      Branch {
	Points			[0, 170]
	Branch {
	  DstBlock		  "Concat4"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "From118"
      SrcPort		      1
      DstBlock		      "loopback"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From144"
      SrcPort		      1
      DstBlock		      "xaui3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      1
      DstBlock		      "Goto9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      3
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      4
      Points		      [80, 0]
      Branch {
	DstBlock		"Goto115"
	DstPort			1
      }
      Branch {
	DstBlock		"mask_syncY"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      5
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      6
      DstBlock		      "Terminator9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      7
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      1
      DstBlock		      "Goto10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      2
      DstBlock		      "control25"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      3
      DstBlock		      "Terminator12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      4
      Points		      [80, 0]
      Branch {
	DstBlock		"Goto117"
	DstPort			1
      }
      Branch {
	DstBlock		"mask_syncZ"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      5
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      6
      DstBlock		      "Terminator15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui3"
      SrcPort		      7
      DstBlock		      "Terminator11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      2
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      3
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      1
      DstBlock		      "Goto15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mask_syncZ"
      SrcPort		      1
      DstBlock		      "Goto12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mask_syncY"
      SrcPort		      1
      DstBlock		      "Goto14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control25"
      SrcPort		      1
      DstBlock		      "mask_syncZ"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      2
      DstBlock		      "control24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control24"
      SrcPort		      1
      DstBlock		      "mask_syncY"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "Concat4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat4"
      SrcPort		      1
      DstBlock		      "xaui3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From12"
      SrcPort		      1
      Points		      [175, 0; 0, -90]
      Branch {
	Points			[0, -115]
	DstBlock		"xaui0"
	DstPort			2
      }
      Branch {
	DstBlock		"xaui3"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Constant12"
      SrcPort		      1
      DstBlock		      "Concat1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat1"
      SrcPort		      1
      DstBlock		      "xaui0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From145"
      SrcPort		      1
      DstBlock		      "xaui0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From119"
      SrcPort		      1
      Points		      [160, 0]
      Branch {
	DstBlock		"xaui3"
	DstPort			5
      }
      Branch {
	Points			[0, -80]
	Branch {
	  Points		  [0, -35]
	  Branch {
	    Points		    [0, -80]
	    Branch {
	      Points		      [0, -45]
	      DstBlock		      "loopback"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "xaui0"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "xaui0"
	    DstPort		    5
	  }
	}
	Branch {
	  DstBlock		  "xaui3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "From28"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From29"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From31"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From34"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From35"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      6
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      1
      DstBlock		      "Goto16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      2
      DstBlock		      "Goto17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      3
      DstBlock		      "Goto18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      4
      DstBlock		      "Goto19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      5
      DstBlock		      "Goto20"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From49"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From47"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From48"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From45"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From14"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      5
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      1
      DstBlock		      "unclump"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      2
      DstBlock		      "unclump"
      DstPort		      2
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      3
      DstBlock		      "unclump"
      DstPort		      3
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      4
      DstBlock		      "unclump"
      DstPort		      4
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      1
      DstBlock		      "Goto31"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      2
      DstBlock		      "Goto32"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      3
      DstBlock		      "Goto33"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      4
      DstBlock		      "Goto34"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      5
      DstBlock		      "Goto35"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      6
      DstBlock		      "Goto36"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      7
      DstBlock		      "Goto37"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      8
      DstBlock		      "Goto38"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      9
      DstBlock		      "Goto39"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      10
      DstBlock		      "Goto40"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  13
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    \" 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #S[V0$.    > 0  "
    " 8    (     @         %    \"     $    !     0         %  0 $P    $   #W    9&5F875L=',              '5S:6YG7W!F8E"
    "]F:7(       !P9F)?9FER7W1A<',         =7-I;F=?9F9T             &9F=%]S:7IE              !F9G1?:6YP=71S            "
    "9F9T7V]R9&5R<P           '5S:6YG7V-T              !C=%]T>7!E                =7-I;F=?=F%C8P           '9A8V-?;&5N9W"
    "1H          !U<VEN9U]S8V%L95]F86-T;W( <V-A;&5?9F%C=&]R           .    *     8    (     0         %    \"          "
    "      0         .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            00 X    X    !@    @    &          4    "
    "(     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 X   !"
    "0    !@    @    &          4    (     0    0    !          D    @             $          0         !         \\#\\"
    ".    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8   "
    "      !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    $    "
    "!          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    "
    "&          4    (     0    $    !          D    (            D$ "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $&2WP .    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ $&2WP .    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    Z $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,/$0@4.    6 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    L    9&5F875L=',   !N=6U?8G)A;7,  &%D9')?=V"
    "ED=&@ 9&]N95]P;W)T        #@   \"@    &    \"     $         !0    @               $         #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4    (     0    "
    "$    !          D    (            )D .    .     8    (    !@         %    \"     $    !     0         )    \"     "
    "          "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    *#,   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   !H&0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8   "
    " (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0        "
    " %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<"
    "F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @   "
    " $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B"
    "4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<V"
    "MS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %   "
    " \"     $    '     0         0    !P   $1E9F%U;'0 #@   + 4   &    \"     (         !0    @    !     0    $        "
    " !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    8 X   8    (     @         %    \"     $    !     0         %  0 "
    "'@    $    :!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=             "
    "                      <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES"
    "7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8V"
    "M?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             "
    "=&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9     "
    "      :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9   "
    "            8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'"
    "9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9   "
    "                        :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='"
    "EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?"
    ";6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                  "
    "  8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                        "
    "        <')E<V5R=F5?:&EE<F%R8VAY                        #@   $@    &    \"     0         !0    @    !    $0    $  "
    "       $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    (     0        "
    " 0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X   "
    " P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    "
    "!    !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    (               !         !       "
    "   #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    !          %  "
    "  \"                0         0          X   !     !@    @    $          4    (     0    T    !         !     -   "
    " 0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !<    !         !     7    +B]C;W)R7S-G:'I?,"
    "3!?,2]S>7-G96X #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    ! "
    "         %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !       "
    "  !   @ Q,   #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !   "
    "       %    \"                0         0          X    P    !@    @    $          4    (               !         "
    "!          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !     "
    "     %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         ! "
    "    8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $       "
    "   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4  "
    "  (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #    "
    " .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    "
    "(     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    ! "
    "        !     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   #$P+C$N,0"
    "  #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP"
    "-S<S-\"QR:6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\""
    "=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\""
    "G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 "
    "T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72Q;,"
    "\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VE"
    "N(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0  "
    "  @               $         $          .    ,     8    (    !          %    \"                0         0         "
    " X    P    !@    @    $          4    (               !         !          #@   #@    &    \"     0         !0    "
    "@    !    !P    $         $     <   !697)I;&]G  X    X    !@    @    &          4    (     0    $    !          D "
    "   (               .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   /@%"
    "   &    \"     (         !0    @    !     0    $         !0 $ !<    !    60$  &YG8U]C;VYF:6<                 <WEN="
    "&AE<VES7VQA;F=U86=E      !S>6YT:&5S:7-?=&]O;            'AI;&EN>&9A;6EL>0              <&%R=                      "
    "   !S<&5E9                        '1E<W1B96YC:                   <&%C:V%G90                    !D:7)E8W1O<GD      "
    "            '-Y<V-L:U]P97)I;V0             8VQO8VM?=W)A<'!E<@            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D &-E7V-L<@ "
    "                     <')E<V5R=F5?:&EE<F%R8VAY      !C;&]C:U]L;V,                            .    Z     8    (     "
    "@         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@        "
    "              #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    X    !@"
    "    @    &          4    (     0    $    !          D    (               .    ,     8    (    !          %    \"  "
    "   $    $     0         0  0 5DA$3 X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   "
    "#@    &    \"     0         !0    @    !    !P    $         $     <   !6:7)T97@U  X   !     !@    @    $          "
    "4    (     0    D    !         !     )    >&,U=G-X.35T          X    P    !@    @    $          4    (     0    ( "
    "   !         !   @ M,0  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8  "
    "  (    !          %    \"     $    &     0         0    !@   &9F,3$S-@  #@   %     &    \"     0         !0    @  "
    "  !    &@    $         $    !H    N+V1E;6]?:6YT97)C;VYN96-T+W-Y<V=E;@        X    P    !@    @    $          4    "
    "(     0    $    !         !   0 U    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#"
    ";&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    .     8    ( "
    "   !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !"
    "     0    $         \"0    @               X    P    !@    @    $          4    (               !         !       "
    "   #@   &@9   &    \"     (         !0    @    !     0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&"
    "%T:6]N  X   !8!   !@    @    \"          4    (     0    $    !          4 !  3     0   )@   !C;VUP:6QA=&EO;@     "
    "     8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O="
    "G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@    @    $          4    (     0 "
    "   <    !         !     '    =&%R9V5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P  "
    "  $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    !          X   !     !@   "
    " @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4"
    "    (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@    @    !          4    (     0    ( "
    "   !          X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8   "
    " (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @   "
    " !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !"
    "(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    & "
    "   \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    ( "
    "   !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !  "
    "       !     '    1&5F875L=  .    L!0   8    (     @         %    \"     $    !     0         %  0 \"     $    0  "
    "  =&%R9V5T,0!T87)G970R  X   !@#@  !@    @    \"          4    (     0    $    !          4 !  >     0   !H$  !I;F9"
    "O961I=                             !X:6QI;GAF86UI;'D                       !P87)T                                 "
    " !S<&5E9                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5"
    "D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R         "
    "             !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@        "
    "                   !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<"
    "W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V="
    "E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R="
    "6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                       "
    "   !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                 "
    "         !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D    "
    "               !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,      "
    "                     !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]"
    "H:65R87)C:'D                        .    2     8    (    !          %    \"     $    1     0         0    $0   \"!"
    "3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    @    !         !     (    5FER=&5X,"
    "E .    .     8    (    !          %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"     0  "
    "       !0    @    !     @    $         $  \" \"TW   .    .     8    (    !          %    \"     $    &     0      "
    "   0    !@   &9F,3$U,@  #@   #     &    \"     0         !0    @               $         $          .    ,     8  "
    "  (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (              "
    " !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5"
    "S    #@   $@    &    \"     0         !0    @    !    %P    $         $    !<    N+V-O<G)?,V=H>E\\Q,%\\Q+W-Y<V=E;@"
    " .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    "
    "(     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   "
    ".    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4    ("
    "               !         !          #@   #     &    \"     0         !0    @               $         $          . "
    "   ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (  "
    "             !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-"
    "O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @         "
    "      $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !"
    "@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !    \""
    "P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $         $ "
    "    8   !S>7-G96X   X    X    !@    @    $          4    (     0    8    !         !     &    ,3 N,2XQ   .    6   "
    "  8    (    !          %    \"     $    C     0         0    (P   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9V"
    "AT       .    P $   8    (    !          %    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&"
    ")E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#"
    "0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0"
    "U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(#4Q(#4Q(# @,\"!=+%LP(# @-3 @-3 @,\""
    "!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD["
    "\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"                0 "
    "        0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"   "
    "  0         !0    @               $         $          .    .     8    (    !          %    \"     $    '     0   "
    "      0    !P   %9E<FEL;V< #@   #@    &    \"     8         !0    @    !     0    $         \"0    @              "
    " X    X    !@    @    &          4    (     0    $    !          D    (               .    ^ 4   8    (     @     "
    "    %    \"     $    !     0         %  0 %P    $   !9 0  ;F=C7V-O;F9I9P                !S>6YT:&5S:7-?;&%N9W5A9V4 "
    "     '-Y;G1H97-I<U]T;V]L            >&EL:6YX9F%M:6QY              !P87)T                         '-P965D          "
    "              =&5S=&)E;F-H                  !P86-K86=E                     &1I<F5C=&]R>0                  <WES8VQK"
    "7W!E<FEO9             !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0 8V5?8VQR                      "
    "!P<F5S97)V95]H:65R87)C:'D      &-L;V-K7VQO8P                            X   #H    !@    @    \"          4    (   "
    "  0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    "
    ".     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8        "
    " !0    @    !     0    $         \"0    @               X    P    !@    @    $          4    (     0    0    !    "
    "     !  ! !62$1,#@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    .     8    (    !"
    "          %    \"     $    '     0         0    !P   '9I<G1E>#4 #@   $     &    \"     0         !0    @    !    \""
    "0    $         $     D   !X8S5V<W@Y-70         #@   #     &    \"     0         !0    @    !     @    $         $ "
    " \" \"TQ   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $     "
    "     4    (     0    8    !         !     &    9F8Q,3,V   .    4     8    (    !          %    \"     $    :     0"
    "         0    &@   \"XO9&5M;U]I;G1E<F-O;FYE8W0O<WES9V5N        #@   #     &    \"     0         !0    @    !     0"
    "    $         $  ! #4    .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)"
    "L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    X    !@    @    &        "
    "  4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0   "
    "      )    \"               #@   #     &    \"     0         !0    @               $         $          "
  }
}
