$VERSION 1

$INFO_BLOCK Cmux2

$NMOS NMOS 
$PMOS PMOS 
$NPN  
$PNP  

$POWER VDD! 
$GROUND GND! 

$INOUT_PORT
$CELL _S_NMOS2_(NMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _S_PMOS2_(PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL NMOS
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _SP_NMOS_2_(NMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NAND2(NMOS/PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL PMOS
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _SP_PMOS_2_(PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NOR2(NMOS/PMOS)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL _INV(NMOS/PMOS)
$TYPE CELL
$INPUT In 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In 81 
$BULKPINS 

$CELL Cmux2
$TYPE CELL
$INPUT WS0BAR 31 RS1BAR 30 19 RS1 RS0 16 27 
	RS0BAR 14 WS1BAR WS1 12 WS0 37 24 36 23 
	35 22 21 33 20 
$OUTPUT BL1_BAR 32 31 30 19 IN0 BL2_BAR 16 OP0 
	BL3 BL2 BL3_BAR 27 BL1 14 BL0 12 IN0BAR 37 
	24 BL0_BAR 36 23 35 22 21 34 33 20 
	OP0BAR 
$PINCLASS WS0BAR 14 BL1_BAR 8 32 0 31 0 RS1BAR 1 30 28 19 25 IN0 9 BL2_BAR 7 
	RS1 4 RS0 12 16 0 OP0 16 BL3 15 GND! 31 BL2 18 BL3_BAR 2 27 26 BL1 3 
	RS0BAR 11 14 0 WS1BAR 17 VDD! 10 BL0 19 WS1 6 12 0 IN0BAR 21 WS0 13 37 32 
	24 22 BL0_BAR 20 36 34 23 23 35 24 22 33 21 27 34 0 33 29 20 30 
	OP0BAR 5 

$TRIMMED_NET
