m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clck/obj/default/runtime/sim/mentor
valtera_avalon_sc_fifo
!s110 1605060602
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I93YcW94ga5FSWaQV:9QXK2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1605052745
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_sc_fifo.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1605060602.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_avalon_sc_fifo.v|-work|UART_avalon_jtag_slave_agent_rsp_fifo|
!i113 1
o-work UART_avalon_jtag_slave_agent_rsp_fifo
tCvgOpt 0
