set clock_constraint { \
    name clk \
    module lzw_fpga \
    port ap_clk \
    period 6.7 \
    uncertainty 1.809 \
}

set all_path {}

set false_path {}

