#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63b4515737f0 .scope module, "tb_Contr_Gen" "tb_Contr_Gen" 2 3;
 .timescale -9 -12;
v0x63b4516117d0_0 .net "ALUAsrc", 0 0, v0x63b45153fba0_0;  1 drivers
v0x63b451611890_0 .net "ALUBsrc", 1 0, v0x63b451574520_0;  1 drivers
v0x63b451611960_0 .net "ALUctr", 3 0, v0x63b451610dc0_0;  1 drivers
v0x63b451611a60_0 .net "Branch", 2 0, v0x63b451610e80_0;  1 drivers
v0x63b451611b30_0 .net "ExtOp", 2 0, v0x63b451610f60_0;  1 drivers
v0x63b451611bd0_0 .net "MemOp", 2 0, v0x63b451611090_0;  1 drivers
v0x63b451611ca0_0 .net "MemWr", 0 0, v0x63b451611170_0;  1 drivers
v0x63b451611d70_0 .net "MemtoReg", 0 0, v0x63b451611230_0;  1 drivers
v0x63b451611e40_0 .net "RegWr", 0 0, v0x63b4516112f0_0;  1 drivers
v0x63b451611f10_0 .var "func3", 2 0;
v0x63b451611fe0_0 .var "func7", 6 0;
v0x63b4516120b0_0 .var "op", 6 0;
S_0x63b45153dd90 .scope module, "uut" "Contr_Gen" 2 19, 3 1 0, S_0x63b4515737f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 3 "ExtOp";
    .port_info 4 /OUTPUT 1 "RegWr";
    .port_info 5 /OUTPUT 1 "ALUAsrc";
    .port_info 6 /OUTPUT 2 "ALUBsrc";
    .port_info 7 /OUTPUT 4 "ALUctr";
    .port_info 8 /OUTPUT 3 "Branch";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 1 "MemWr";
    .port_info 11 /OUTPUT 3 "MemOp";
v0x63b45153fba0_0 .var "ALUAsrc", 0 0;
v0x63b451574520_0 .var "ALUBsrc", 1 0;
v0x63b451610dc0_0 .var "ALUctr", 3 0;
v0x63b451610e80_0 .var "Branch", 2 0;
v0x63b451610f60_0 .var "ExtOp", 2 0;
v0x63b451611090_0 .var "MemOp", 2 0;
v0x63b451611170_0 .var "MemWr", 0 0;
v0x63b451611230_0 .var "MemtoReg", 0 0;
v0x63b4516112f0_0 .var "RegWr", 0 0;
v0x63b4516113b0_0 .net "func3", 2 0, v0x63b451611f10_0;  1 drivers
v0x63b451611490_0 .net "func7", 6 0, v0x63b451611fe0_0;  1 drivers
v0x63b451611570_0 .net "op", 6 0, v0x63b4516120b0_0;  1 drivers
E_0x63b451599d60 .event edge, v0x63b451611570_0, v0x63b4516113b0_0, v0x63b451611490_0;
    .scope S_0x63b45153dd90;
T_0 ;
    %wait E_0x63b451599d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %load/vec4 v0x63b451611570_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x63b4516113b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.20;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.20;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.20;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.20;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.20;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.20;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.21 ;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.26;
T_0.23 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.26;
T_0.24 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.26;
T_0.26 ;
    %pop/vec4 1;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x63b4516113b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %jmp T_0.35;
T_0.27 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.39;
T_0.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %jmp T_0.39;
T_0.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.39;
T_0.39 ;
    %pop/vec4 1;
    %jmp T_0.35;
T_0.28 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.40 ;
    %jmp T_0.35;
T_0.29 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.42 ;
    %jmp T_0.35;
T_0.30 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.44, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.44 ;
    %jmp T_0.35;
T_0.31 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.46 ;
    %jmp T_0.35;
T_0.32 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %jmp T_0.50;
T_0.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.50;
T_0.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0.35;
T_0.33 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.51 ;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0x63b451611490_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
T_0.53 ;
    %jmp T_0.35;
T_0.35 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x63b4516113b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.57;
T_0.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b45153fba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.57;
T_0.57 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x63b4516113b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.62, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %jmp T_0.64;
T_0.58 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.64;
T_0.59 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.64;
T_0.60 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.64;
T_0.61 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.64;
T_0.62 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x63b451610e80_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63b451610dc0_0, 0, 4;
    %jmp T_0.64;
T_0.64 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x63b4516113b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.66, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.67, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.68, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.69, 6;
    %jmp T_0.70;
T_0.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.70;
T_0.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.70;
T_0.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.70;
T_0.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.70;
T_0.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b4516112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611230_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.70;
T_0.70 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x63b4516113b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.72, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.73, 6;
    %jmp T_0.74;
T_0.71 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.74;
T_0.72 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.74;
T_0.73 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451610f60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b451611170_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451611090_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63b451574520_0, 0, 2;
    %jmp T_0.74;
T_0.74 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x63b4515737f0;
T_1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %vpi_call 2 43 "$display", "\345\274\200\345\247\213\346\265\213\350\257\225" {0 0 0};
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "test lui:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "test auipc:   ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "......" {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 63 "$display", "test addi:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "test slti:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "test sltiu:   ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "test xori:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "test ori:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 93 "$display", "test andi:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 99 "$display", "test slli:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 105 "$display", "test srli:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 111 "$display", "test srai:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 114 "$display", "......." {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 119 "$display", "test add:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 125 "$display", "test sub:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 131 "$display", "test sll:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 137 "$display", "test slt:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 143 "$display", "test sltu:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 149 "$display", "test xor:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 155 "$display", "test srl:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 161 "$display", "test sra:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 167 "$display", "test or:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x63b451611fe0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 173 "$display", "test and:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 177 "$display", "......" {0 0 0};
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 182 "$display", "test jal:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 188 "$display", "test jalr:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 194 "$display", "test beq:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 200 "$display", "test bne:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 206 "$display", "test blt:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 212 "$display", "test bge:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 218 "$display", "test bltu:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 224 "$display", "test bgeu:    ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 228 "$display", "......" {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 233 "$display", "test bl:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 239 "$display", "test lh:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 245 "$display", "test lw:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 251 "$display", "test lbu:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 257 "$display", "test lhu:     ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 263 "$display", "test sb:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 269 "$display", "test sh:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x63b4516120b0_0, 0, 7;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b451611f10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 275 "$display", "test sw:      ExtOp = %b, RegWr = %b, Branch = %b, MemtoReg = %b, MemWr = %b, MemOp = %b, ALUAsrc = %b, ALUBsrc = %b, ALUctr = %b", v0x63b451611b30_0, v0x63b451611e40_0, v0x63b451611a60_0, v0x63b451611d70_0, v0x63b451611ca0_0, v0x63b451611bd0_0, v0x63b4516117d0_0, v0x63b451611890_0, v0x63b451611960_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 280 "$display", "\346\265\213\350\257\225\347\273\223\346\235\237" {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_Contr_Gen.v";
    "Contr_Gen.v";
