`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/12/08 23:27:09
// Design Name: 
// Module Name: control
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
`include "defs.v"
//! æ§åˆ¶å™?
module control(
    input [31:0] instr,
    output lw_en,//! è¯·æ¥å…¥RAM(data_mem)æ¥å£, åœ¨é«˜ç”µå¹³æ—¶inoutæ¥å£å¤„äºè¯»çš„çŠ¶æ??
    output sw_en,//! è¯·æ¥å…¥RAM(data_mem)æ¥å£, åœ¨é«˜ç”µå¹³æ—¶inoutæ¥å£å¤„äºå†™çš„çŠ¶æ??
    output sub_en,//! è¯·æ¥å…¥ALU
    output wr_en,//! è¯·æ¥å…¥å¯„å­˜å™¨
    output offset_en,//! è¯·æ¥å…¥PC 
    output mux_sel//! ç”¨äºJALå‘½ä»¤å°†åœ°å?å†™å…¥RAMçš„æŒ‡ä»¤ï¼ˆæˆ‘ä»¬æˆ–è®¸ä¸éœ€è¦ç”¨JALï¼Œé‚£ä¹ˆè¿™ä¸ªå°±ä¸éœ€è¦æ¥å…¥äº†ï¼?
    );
    assign offset_en = (((instr&`JAL_MASK)==`JAL)||((instr&`BLT_MASK)==`BLT)||((instr&`BGE_MASK)==`BGE)||((instr&`BNE_MASK)==`BNE)||((instr&`BEQ_MASK)==`BEQ))? 1'b1:1'b0;
    assign mux_sel = ((instr&`JAL_MASK)==`JAL)? 1'b1:1'b0; 
    assign lw_en = ((instr&`LW_MASK)==`LW)? 1'b1:1'b0;
    assign sw_en =((instr&`SW_MASK)==`SW)? 1'b1:1'b0;
    assign wr_en =((instr[6:0]=='b0110111)||(instr[6:0]=='b0010111)||(instr[6:0]=='b1101111)||(instr[6:0]=='b1100111)||(instr[6:0]=='b0000011)||(instr[6:0]=='b0010011)||(instr[6:0]=='b0110011))? 1'b1:1'b0;
    assign sub_en =((instr&`SUB_MASK)==`SUB)? 1'b1:1'b0;
endmodule
