<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): LPSPI Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">LPSPI Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__LPSPI__Peripheral__Access__Layer.html">LPSPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPSPI Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__LPSPI__Register__Masks.png" border="0" usemap="#agroup____LPSPI____Register____Masks" alt=""/></div>
<map name="agroup____LPSPI____Register____Masks" id="agroup____LPSPI____Register____Masks">
<area shape="rect" title=" " alt="" coords="229,13,391,38"/>
<area shape="rect" href="group__LPSPI__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,181,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">VERID - Version ID Register</h2></td></tr>
<tr class="memitem:ga1279477413f134393307bed2defcf160"><td class="memItemLeft" align="right" valign="top"><a id="ga1279477413f134393307bed2defcf160"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_VERID_FEATURE_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga1279477413f134393307bed2defcf160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b5bd2c22a5726ee71b2460807b9379"><td class="memItemLeft" align="right" valign="top"><a id="ga62b5bd2c22a5726ee71b2460807b9379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_VERID_FEATURE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga62b5bd2c22a5726ee71b2460807b9379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7f09236bc2bfabbba9a0960236d415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#gaca7f09236bc2bfabbba9a0960236d415">LPSPI_VERID_FEATURE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_VERID_FEATURE_SHIFT)) &amp; LPSPI_VERID_FEATURE_MASK)</td></tr>
<tr class="separator:gaca7f09236bc2bfabbba9a0960236d415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625d13253c46319f42562006e39cab9f"><td class="memItemLeft" align="right" valign="top"><a id="ga625d13253c46319f42562006e39cab9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_VERID_MINOR_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga625d13253c46319f42562006e39cab9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab992cd34b50d569953cc02d7a9582a"><td class="memItemLeft" align="right" valign="top"><a id="ga0ab992cd34b50d569953cc02d7a9582a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_VERID_MINOR_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0ab992cd34b50d569953cc02d7a9582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879b675ce0791c768a46c025f92b7827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga879b675ce0791c768a46c025f92b7827">LPSPI_VERID_MINOR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_VERID_MINOR_SHIFT)) &amp; LPSPI_VERID_MINOR_MASK)</td></tr>
<tr class="separator:ga879b675ce0791c768a46c025f92b7827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861801883ffae08f20bb54ef714dfe9d"><td class="memItemLeft" align="right" valign="top"><a id="ga861801883ffae08f20bb54ef714dfe9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_VERID_MAJOR_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga861801883ffae08f20bb54ef714dfe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594ee6982bdb4085c158a888a56ec805"><td class="memItemLeft" align="right" valign="top"><a id="ga594ee6982bdb4085c158a888a56ec805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_VERID_MAJOR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga594ee6982bdb4085c158a888a56ec805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dab764600d67dd8d2871a3c4d2e397d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga8dab764600d67dd8d2871a3c4d2e397d">LPSPI_VERID_MAJOR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_VERID_MAJOR_SHIFT)) &amp; LPSPI_VERID_MAJOR_MASK)</td></tr>
<tr class="separator:ga8dab764600d67dd8d2871a3c4d2e397d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">PARAM - Parameter Register</h2></td></tr>
<tr class="memitem:ga5a3e55af8ffdf2d829ff3fe33ba9b815"><td class="memItemLeft" align="right" valign="top"><a id="ga5a3e55af8ffdf2d829ff3fe33ba9b815"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_PARAM_TXFIFO_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga5a3e55af8ffdf2d829ff3fe33ba9b815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911070a3ebc1b1f86b8cbc9b212cba82"><td class="memItemLeft" align="right" valign="top"><a id="ga911070a3ebc1b1f86b8cbc9b212cba82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_PARAM_TXFIFO_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga911070a3ebc1b1f86b8cbc9b212cba82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc88cac8b807d3240b9531d93681df43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#gafc88cac8b807d3240b9531d93681df43">LPSPI_PARAM_TXFIFO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_PARAM_TXFIFO_SHIFT)) &amp; LPSPI_PARAM_TXFIFO_MASK)</td></tr>
<tr class="separator:gafc88cac8b807d3240b9531d93681df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad237c7d0650cbf737d4b48556bcf97f0"><td class="memItemLeft" align="right" valign="top"><a id="gad237c7d0650cbf737d4b48556bcf97f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_PARAM_RXFIFO_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:gad237c7d0650cbf737d4b48556bcf97f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da906807b29bc0c26fcff6983403f45"><td class="memItemLeft" align="right" valign="top"><a id="ga4da906807b29bc0c26fcff6983403f45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_PARAM_RXFIFO_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4da906807b29bc0c26fcff6983403f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8b24b823f020c85cd5ad3d1a0a8418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga2a8b24b823f020c85cd5ad3d1a0a8418">LPSPI_PARAM_RXFIFO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_PARAM_RXFIFO_SHIFT)) &amp; LPSPI_PARAM_RXFIFO_MASK)</td></tr>
<tr class="separator:ga2a8b24b823f020c85cd5ad3d1a0a8418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807467004b3f49cb4c0b5bb42b85244"><td class="memItemLeft" align="right" valign="top"><a id="gac807467004b3f49cb4c0b5bb42b85244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_PARAM_PCSNUM_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:gac807467004b3f49cb4c0b5bb42b85244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aed74e2a491d36906571fd1fc4bb1f5"><td class="memItemLeft" align="right" valign="top"><a id="ga6aed74e2a491d36906571fd1fc4bb1f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_PARAM_PCSNUM_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6aed74e2a491d36906571fd1fc4bb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9c6bf8d90e7322cbfe9181591fa06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXIO__Register__Masks.html#ga5a9c6bf8d90e7322cbfe9181591fa06a">LPSPI_PARAM_PCSNUM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_PARAM_PCSNUM_SHIFT)) &amp; LPSPI_PARAM_PCSNUM_MASK)</td></tr>
<tr class="separator:ga5a9c6bf8d90e7322cbfe9181591fa06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR - Control Register</h2></td></tr>
<tr class="memitem:ga8f781501e6bdfe7b8b2e8c2765e4cb25"><td class="memItemLeft" align="right" valign="top"><a id="ga8f781501e6bdfe7b8b2e8c2765e4cb25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_MEN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga8f781501e6bdfe7b8b2e8c2765e4cb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb101e01b3526b03b3fa4356270b4871"><td class="memItemLeft" align="right" valign="top"><a id="gafb101e01b3526b03b3fa4356270b4871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_MEN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb101e01b3526b03b3fa4356270b4871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551cc3658602a10e11ff7944afba22b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga551cc3658602a10e11ff7944afba22b6">LPSPI_CR_MEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_MEN_SHIFT)) &amp; LPSPI_CR_MEN_MASK)</td></tr>
<tr class="separator:ga551cc3658602a10e11ff7944afba22b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16a8fbaf90bfe0aec7edc0cf173aa7c"><td class="memItemLeft" align="right" valign="top"><a id="gaf16a8fbaf90bfe0aec7edc0cf173aa7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_RST_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaf16a8fbaf90bfe0aec7edc0cf173aa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a2097ddfdca71f344124e8811fb0d3"><td class="memItemLeft" align="right" valign="top"><a id="gaf0a2097ddfdca71f344124e8811fb0d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_RST_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf0a2097ddfdca71f344124e8811fb0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6e782a42131754b604d01b925ab1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga2a6e782a42131754b604d01b925ab1c1">LPSPI_CR_RST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_RST_SHIFT)) &amp; LPSPI_CR_RST_MASK)</td></tr>
<tr class="separator:ga2a6e782a42131754b604d01b925ab1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fc1c87e0a160ad257239b357287f4c"><td class="memItemLeft" align="right" valign="top"><a id="gaf7fc1c87e0a160ad257239b357287f4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_DOZEN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaf7fc1c87e0a160ad257239b357287f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c0786155b3a772f168b632105430cc"><td class="memItemLeft" align="right" valign="top"><a id="gae9c0786155b3a772f168b632105430cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_DOZEN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae9c0786155b3a772f168b632105430cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e0e93f90d10878cc288023e2d15476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga08e0e93f90d10878cc288023e2d15476">LPSPI_CR_DOZEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_DOZEN_SHIFT)) &amp; LPSPI_CR_DOZEN_MASK)</td></tr>
<tr class="separator:ga08e0e93f90d10878cc288023e2d15476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa569ba506d7762e65671f42c50cf58eb"><td class="memItemLeft" align="right" valign="top"><a id="gaa569ba506d7762e65671f42c50cf58eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_DBGEN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaa569ba506d7762e65671f42c50cf58eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cad07696776a73f45835851e89aa86d"><td class="memItemLeft" align="right" valign="top"><a id="ga4cad07696776a73f45835851e89aa86d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_DBGEN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga4cad07696776a73f45835851e89aa86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007a02b55a5383ccfb9a8fa60bc91ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga007a02b55a5383ccfb9a8fa60bc91ada">LPSPI_CR_DBGEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_DBGEN_SHIFT)) &amp; LPSPI_CR_DBGEN_MASK)</td></tr>
<tr class="separator:ga007a02b55a5383ccfb9a8fa60bc91ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa288c3afb72c444ba945188f3efd08e9"><td class="memItemLeft" align="right" valign="top"><a id="gaa288c3afb72c444ba945188f3efd08e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_RTF_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaa288c3afb72c444ba945188f3efd08e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccd2fac4e7a95fa5c0ff7a6ade1bc1a"><td class="memItemLeft" align="right" valign="top"><a id="ga5ccd2fac4e7a95fa5c0ff7a6ade1bc1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_RTF_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5ccd2fac4e7a95fa5c0ff7a6ade1bc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccbd731c8a6ac2383800020974635cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga6ccbd731c8a6ac2383800020974635cc">LPSPI_CR_RTF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_RTF_SHIFT)) &amp; LPSPI_CR_RTF_MASK)</td></tr>
<tr class="separator:ga6ccbd731c8a6ac2383800020974635cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f01ffbc5a1d2b31422dc41e675e73dd"><td class="memItemLeft" align="right" valign="top"><a id="ga3f01ffbc5a1d2b31422dc41e675e73dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_RRF_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga3f01ffbc5a1d2b31422dc41e675e73dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f22db5039978014197427127ac57e4"><td class="memItemLeft" align="right" valign="top"><a id="ga00f22db5039978014197427127ac57e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CR_RRF_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga00f22db5039978014197427127ac57e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007f5cd3247462189c486018e5b28a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga007f5cd3247462189c486018e5b28a1c">LPSPI_CR_RRF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_RRF_SHIFT)) &amp; LPSPI_CR_RRF_MASK)</td></tr>
<tr class="separator:ga007f5cd3247462189c486018e5b28a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SR - Status Register</h2></td></tr>
<tr class="memitem:ga3602a2e2fd906d14f0742f6335750ac0"><td class="memItemLeft" align="right" valign="top"><a id="ga3602a2e2fd906d14f0742f6335750ac0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_TDF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga3602a2e2fd906d14f0742f6335750ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81864dc3a76a5066d81ed77066b16dda"><td class="memItemLeft" align="right" valign="top"><a id="ga81864dc3a76a5066d81ed77066b16dda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_TDF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga81864dc3a76a5066d81ed77066b16dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38247a7541564bde3a8bedc093750b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga38247a7541564bde3a8bedc093750b3d">LPSPI_SR_TDF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_TDF_SHIFT)) &amp; LPSPI_SR_TDF_MASK)</td></tr>
<tr class="separator:ga38247a7541564bde3a8bedc093750b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1ff810ed624186528d593261e98bab"><td class="memItemLeft" align="right" valign="top"><a id="ga1e1ff810ed624186528d593261e98bab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_RDF_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga1e1ff810ed624186528d593261e98bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95eea88bf6a7426fd6ca45377ab94cdc"><td class="memItemLeft" align="right" valign="top"><a id="ga95eea88bf6a7426fd6ca45377ab94cdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_RDF_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga95eea88bf6a7426fd6ca45377ab94cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e772aff16edf4a21984045f78513f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga9e772aff16edf4a21984045f78513f92">LPSPI_SR_RDF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_RDF_SHIFT)) &amp; LPSPI_SR_RDF_MASK)</td></tr>
<tr class="separator:ga9e772aff16edf4a21984045f78513f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea444ebfd1dfb0586dcaeb4abde0955"><td class="memItemLeft" align="right" valign="top"><a id="gadea444ebfd1dfb0586dcaeb4abde0955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_WCF_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gadea444ebfd1dfb0586dcaeb4abde0955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8212a1884ee4be467f109264193747"><td class="memItemLeft" align="right" valign="top"><a id="ga4a8212a1884ee4be467f109264193747"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_WCF_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4a8212a1884ee4be467f109264193747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197abf0b795bfe22e54e1a7b93c682d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga197abf0b795bfe22e54e1a7b93c682d7">LPSPI_SR_WCF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_WCF_SHIFT)) &amp; LPSPI_SR_WCF_MASK)</td></tr>
<tr class="separator:ga197abf0b795bfe22e54e1a7b93c682d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c434cb4905573afe9385f85f7240a67"><td class="memItemLeft" align="right" valign="top"><a id="ga2c434cb4905573afe9385f85f7240a67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_FCF_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga2c434cb4905573afe9385f85f7240a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb0b5de851702e50c0f78159ab82632"><td class="memItemLeft" align="right" valign="top"><a id="ga2eb0b5de851702e50c0f78159ab82632"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_FCF_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga2eb0b5de851702e50c0f78159ab82632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103a02457cdd6a2acc204e7d679b91b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga103a02457cdd6a2acc204e7d679b91b1">LPSPI_SR_FCF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_FCF_SHIFT)) &amp; LPSPI_SR_FCF_MASK)</td></tr>
<tr class="separator:ga103a02457cdd6a2acc204e7d679b91b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73fbfc5c8c5a08c85a610e5ee05fb2b2"><td class="memItemLeft" align="right" valign="top"><a id="ga73fbfc5c8c5a08c85a610e5ee05fb2b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_TCF_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga73fbfc5c8c5a08c85a610e5ee05fb2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311638b1614b5b3c1307d731bef66be3"><td class="memItemLeft" align="right" valign="top"><a id="ga311638b1614b5b3c1307d731bef66be3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_TCF_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga311638b1614b5b3c1307d731bef66be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ffec52ec764e1a434e562c65c021e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga86ffec52ec764e1a434e562c65c021e2">LPSPI_SR_TCF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_TCF_SHIFT)) &amp; LPSPI_SR_TCF_MASK)</td></tr>
<tr class="separator:ga86ffec52ec764e1a434e562c65c021e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fad88503fa12c5559818c2faf9eb41"><td class="memItemLeft" align="right" valign="top"><a id="gaa9fad88503fa12c5559818c2faf9eb41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_TEF_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gaa9fad88503fa12c5559818c2faf9eb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf007235bbc3fd02a9b731feb410b9b"><td class="memItemLeft" align="right" valign="top"><a id="gaddf007235bbc3fd02a9b731feb410b9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_TEF_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaddf007235bbc3fd02a9b731feb410b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331357904e1b3ae99149fffda9188601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga331357904e1b3ae99149fffda9188601">LPSPI_SR_TEF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_TEF_SHIFT)) &amp; LPSPI_SR_TEF_MASK)</td></tr>
<tr class="separator:ga331357904e1b3ae99149fffda9188601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65b55db6e28133b2ac9411347e17669"><td class="memItemLeft" align="right" valign="top"><a id="gab65b55db6e28133b2ac9411347e17669"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_REF_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gab65b55db6e28133b2ac9411347e17669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd1e09926b3c25457f9641a7bee74e8"><td class="memItemLeft" align="right" valign="top"><a id="ga7fd1e09926b3c25457f9641a7bee74e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_REF_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7fd1e09926b3c25457f9641a7bee74e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8c69fba13d77835b0f389a5021b0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaaa8c69fba13d77835b0f389a5021b0a4">LPSPI_SR_REF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_REF_SHIFT)) &amp; LPSPI_SR_REF_MASK)</td></tr>
<tr class="separator:gaaa8c69fba13d77835b0f389a5021b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1d3f9b74686831ff4f7ca826bc78e0"><td class="memItemLeft" align="right" valign="top"><a id="ga1d1d3f9b74686831ff4f7ca826bc78e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_DMF_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga1d1d3f9b74686831ff4f7ca826bc78e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd2a940fba80c2f8ace3b9e2f287625"><td class="memItemLeft" align="right" valign="top"><a id="ga4bd2a940fba80c2f8ace3b9e2f287625"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_DMF_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga4bd2a940fba80c2f8ace3b9e2f287625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaf19fd7f460e311f1df1a6d4f6625c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaffaf19fd7f460e311f1df1a6d4f6625c">LPSPI_SR_DMF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_DMF_SHIFT)) &amp; LPSPI_SR_DMF_MASK)</td></tr>
<tr class="separator:gaffaf19fd7f460e311f1df1a6d4f6625c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acb2407093ca9daa4bffad7801d75ea"><td class="memItemLeft" align="right" valign="top"><a id="ga6acb2407093ca9daa4bffad7801d75ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_MBF_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga6acb2407093ca9daa4bffad7801d75ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eff6afa0f6c4384d4980c64683997f8"><td class="memItemLeft" align="right" valign="top"><a id="ga2eff6afa0f6c4384d4980c64683997f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_SR_MBF_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2eff6afa0f6c4384d4980c64683997f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167b4ac0b4103206996ffff4645a3d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga167b4ac0b4103206996ffff4645a3d16">LPSPI_SR_MBF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_MBF_SHIFT)) &amp; LPSPI_SR_MBF_MASK)</td></tr>
<tr class="separator:ga167b4ac0b4103206996ffff4645a3d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IER - Interrupt Enable Register</h2></td></tr>
<tr class="memitem:ga80e0ffac28915cfb71d448b391ad3843"><td class="memItemLeft" align="right" valign="top"><a id="ga80e0ffac28915cfb71d448b391ad3843"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_TDIE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga80e0ffac28915cfb71d448b391ad3843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7104537cd24c328c72f16dfa3e234a45"><td class="memItemLeft" align="right" valign="top"><a id="ga7104537cd24c328c72f16dfa3e234a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_TDIE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7104537cd24c328c72f16dfa3e234a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37683c843a23545467df593d62b444f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga37683c843a23545467df593d62b444f3">LPSPI_IER_TDIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_TDIE_SHIFT)) &amp; LPSPI_IER_TDIE_MASK)</td></tr>
<tr class="separator:ga37683c843a23545467df593d62b444f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668758dcb2895f60ed258d23c9f60ca9"><td class="memItemLeft" align="right" valign="top"><a id="ga668758dcb2895f60ed258d23c9f60ca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_RDIE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga668758dcb2895f60ed258d23c9f60ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442f577aa48832906f0b1cd2f80cf6f3"><td class="memItemLeft" align="right" valign="top"><a id="ga442f577aa48832906f0b1cd2f80cf6f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_RDIE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga442f577aa48832906f0b1cd2f80cf6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27af5784d8b4cdcc4a297757d80f181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaa27af5784d8b4cdcc4a297757d80f181">LPSPI_IER_RDIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_RDIE_SHIFT)) &amp; LPSPI_IER_RDIE_MASK)</td></tr>
<tr class="separator:gaa27af5784d8b4cdcc4a297757d80f181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4c1b0e10e3f21add0802dd04455008"><td class="memItemLeft" align="right" valign="top"><a id="ga4e4c1b0e10e3f21add0802dd04455008"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_WCIE_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga4e4c1b0e10e3f21add0802dd04455008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8eab237899b7781c5d77b1e3d9b2d16"><td class="memItemLeft" align="right" valign="top"><a id="gab8eab237899b7781c5d77b1e3d9b2d16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_WCIE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab8eab237899b7781c5d77b1e3d9b2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd96e4b271feae27102d27eff5e35a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gacd96e4b271feae27102d27eff5e35a91">LPSPI_IER_WCIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_WCIE_SHIFT)) &amp; LPSPI_IER_WCIE_MASK)</td></tr>
<tr class="separator:gacd96e4b271feae27102d27eff5e35a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297f7c6277f7af2bf4d43178597e922f"><td class="memItemLeft" align="right" valign="top"><a id="ga297f7c6277f7af2bf4d43178597e922f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_FCIE_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga297f7c6277f7af2bf4d43178597e922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878a7e4f7f7506a7036caddf6a5b7a7c"><td class="memItemLeft" align="right" valign="top"><a id="ga878a7e4f7f7506a7036caddf6a5b7a7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_FCIE_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga878a7e4f7f7506a7036caddf6a5b7a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7406296f0359d76b50fb3ae712fdc54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga7406296f0359d76b50fb3ae712fdc54f">LPSPI_IER_FCIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_FCIE_SHIFT)) &amp; LPSPI_IER_FCIE_MASK)</td></tr>
<tr class="separator:ga7406296f0359d76b50fb3ae712fdc54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf273be46be495807f447b5b1ac3e0a"><td class="memItemLeft" align="right" valign="top"><a id="gafcf273be46be495807f447b5b1ac3e0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_TCIE_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gafcf273be46be495807f447b5b1ac3e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1132e26aea168b975a034d0f7f0912f"><td class="memItemLeft" align="right" valign="top"><a id="gab1132e26aea168b975a034d0f7f0912f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_TCIE_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab1132e26aea168b975a034d0f7f0912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55016ef187e09a8ada03cc4cded3ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gab55016ef187e09a8ada03cc4cded3ee1">LPSPI_IER_TCIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_TCIE_SHIFT)) &amp; LPSPI_IER_TCIE_MASK)</td></tr>
<tr class="separator:gab55016ef187e09a8ada03cc4cded3ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a9829710c67a3efa1266c88a0e439a"><td class="memItemLeft" align="right" valign="top"><a id="ga17a9829710c67a3efa1266c88a0e439a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_TEIE_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga17a9829710c67a3efa1266c88a0e439a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac356d8f88784f87a43d4f4e71d90f805"><td class="memItemLeft" align="right" valign="top"><a id="gac356d8f88784f87a43d4f4e71d90f805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_TEIE_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac356d8f88784f87a43d4f4e71d90f805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13427cf5e1a88a4a560dc1f605f0802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gac13427cf5e1a88a4a560dc1f605f0802">LPSPI_IER_TEIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_TEIE_SHIFT)) &amp; LPSPI_IER_TEIE_MASK)</td></tr>
<tr class="separator:gac13427cf5e1a88a4a560dc1f605f0802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824a0680d314c9b515634db594ed3270"><td class="memItemLeft" align="right" valign="top"><a id="ga824a0680d314c9b515634db594ed3270"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_REIE_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga824a0680d314c9b515634db594ed3270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb8196c9efaafaa6295ca9af12c093d"><td class="memItemLeft" align="right" valign="top"><a id="ga4cb8196c9efaafaa6295ca9af12c093d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_REIE_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4cb8196c9efaafaa6295ca9af12c093d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c4d531b25466c28be65398ecf453a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga04c4d531b25466c28be65398ecf453a8">LPSPI_IER_REIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_REIE_SHIFT)) &amp; LPSPI_IER_REIE_MASK)</td></tr>
<tr class="separator:ga04c4d531b25466c28be65398ecf453a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ffd84d12f611041761e3f69abe0b0a"><td class="memItemLeft" align="right" valign="top"><a id="ga40ffd84d12f611041761e3f69abe0b0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_DMIE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga40ffd84d12f611041761e3f69abe0b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb6441014a495342966df268d0b9ed0"><td class="memItemLeft" align="right" valign="top"><a id="gabfb6441014a495342966df268d0b9ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_IER_DMIE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabfb6441014a495342966df268d0b9ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82231ce060816ce69be464220dcfc97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga82231ce060816ce69be464220dcfc97f">LPSPI_IER_DMIE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_DMIE_SHIFT)) &amp; LPSPI_IER_DMIE_MASK)</td></tr>
<tr class="separator:ga82231ce060816ce69be464220dcfc97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DER - DMA Enable Register</h2></td></tr>
<tr class="memitem:ga7cee2023bfb1e426a8d234db4f875273"><td class="memItemLeft" align="right" valign="top"><a id="ga7cee2023bfb1e426a8d234db4f875273"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DER_TDDE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga7cee2023bfb1e426a8d234db4f875273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647a01c700953625b020ce565dffe001"><td class="memItemLeft" align="right" valign="top"><a id="ga647a01c700953625b020ce565dffe001"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DER_TDDE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga647a01c700953625b020ce565dffe001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99167fbccf38f474b3d4043fb6b6b1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga99167fbccf38f474b3d4043fb6b6b1fd">LPSPI_DER_TDDE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DER_TDDE_SHIFT)) &amp; LPSPI_DER_TDDE_MASK)</td></tr>
<tr class="separator:ga99167fbccf38f474b3d4043fb6b6b1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8ab1e0a4545bc0619b9d473654335e"><td class="memItemLeft" align="right" valign="top"><a id="gafb8ab1e0a4545bc0619b9d473654335e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DER_RDDE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gafb8ab1e0a4545bc0619b9d473654335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d0e2ce5e7dac4661cfd0967e70a2fc"><td class="memItemLeft" align="right" valign="top"><a id="gab8d0e2ce5e7dac4661cfd0967e70a2fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DER_RDDE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab8d0e2ce5e7dac4661cfd0967e70a2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5563cc4924c25647be3835b39d1daf34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga5563cc4924c25647be3835b39d1daf34">LPSPI_DER_RDDE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DER_RDDE_SHIFT)) &amp; LPSPI_DER_RDDE_MASK)</td></tr>
<tr class="separator:ga5563cc4924c25647be3835b39d1daf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CFGR0 - Configuration Register 0</h2></td></tr>
<tr class="memitem:ga341144898f5a2eec0fbab410ef380cb4"><td class="memItemLeft" align="right" valign="top"><a id="ga341144898f5a2eec0fbab410ef380cb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_HREN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga341144898f5a2eec0fbab410ef380cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c19c091e928f8e717954af18d82da3"><td class="memItemLeft" align="right" valign="top"><a id="gad6c19c091e928f8e717954af18d82da3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_HREN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad6c19c091e928f8e717954af18d82da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6cf263f3275b4242fd483a54ee38f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaff6cf263f3275b4242fd483a54ee38f1">LPSPI_CFGR0_HREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_HREN_SHIFT)) &amp; LPSPI_CFGR0_HREN_MASK)</td></tr>
<tr class="separator:gaff6cf263f3275b4242fd483a54ee38f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf16d3084a6ea3ce59c538359b9102f2"><td class="memItemLeft" align="right" valign="top"><a id="gaaf16d3084a6ea3ce59c538359b9102f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_HRPOL_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaaf16d3084a6ea3ce59c538359b9102f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43f7d68bbd7afcc9a5ac3860d775715"><td class="memItemLeft" align="right" valign="top"><a id="gaf43f7d68bbd7afcc9a5ac3860d775715"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_HRPOL_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf43f7d68bbd7afcc9a5ac3860d775715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ec521ca350e152252442e1ffe7bc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga07ec521ca350e152252442e1ffe7bc7a">LPSPI_CFGR0_HRPOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_HRPOL_SHIFT)) &amp; LPSPI_CFGR0_HRPOL_MASK)</td></tr>
<tr class="separator:ga07ec521ca350e152252442e1ffe7bc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cba0581a523c00e2b09f0062ac8fcf"><td class="memItemLeft" align="right" valign="top"><a id="ga70cba0581a523c00e2b09f0062ac8fcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_HRSEL_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga70cba0581a523c00e2b09f0062ac8fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e769fc5a581a5161cfa2ae1e2d5325"><td class="memItemLeft" align="right" valign="top"><a id="ga80e769fc5a581a5161cfa2ae1e2d5325"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_HRSEL_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga80e769fc5a581a5161cfa2ae1e2d5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d140c0c19ef94e28fc6ec438b0a3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga56d140c0c19ef94e28fc6ec438b0a3fc">LPSPI_CFGR0_HRSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_HRSEL_SHIFT)) &amp; LPSPI_CFGR0_HRSEL_MASK)</td></tr>
<tr class="separator:ga56d140c0c19ef94e28fc6ec438b0a3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f2cc8424eaf04ef2a22b5321b87d2"><td class="memItemLeft" align="right" valign="top"><a id="ga729f2cc8424eaf04ef2a22b5321b87d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_CIRFIFO_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga729f2cc8424eaf04ef2a22b5321b87d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf50b35e6ef5742e67ec11e4f7418af8"><td class="memItemLeft" align="right" valign="top"><a id="gadf50b35e6ef5742e67ec11e4f7418af8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_CIRFIFO_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadf50b35e6ef5742e67ec11e4f7418af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fd60999be0e46f4ddec3587b9ab2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaa6fd60999be0e46f4ddec3587b9ab2f4">LPSPI_CFGR0_CIRFIFO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_CIRFIFO_SHIFT)) &amp; LPSPI_CFGR0_CIRFIFO_MASK)</td></tr>
<tr class="separator:gaa6fd60999be0e46f4ddec3587b9ab2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e77f57bd1c89b84a4559106eeebc75"><td class="memItemLeft" align="right" valign="top"><a id="gaf0e77f57bd1c89b84a4559106eeebc75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_RDMO_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gaf0e77f57bd1c89b84a4559106eeebc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc314665128c4c2c67c2112528538ef5"><td class="memItemLeft" align="right" valign="top"><a id="gafc314665128c4c2c67c2112528538ef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR0_RDMO_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafc314665128c4c2c67c2112528538ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5fd43e2792568117a19ff987b21540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga1f5fd43e2792568117a19ff987b21540">LPSPI_CFGR0_RDMO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_RDMO_SHIFT)) &amp; LPSPI_CFGR0_RDMO_MASK)</td></tr>
<tr class="separator:ga1f5fd43e2792568117a19ff987b21540"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CFGR1 - Configuration Register 1</h2></td></tr>
<tr class="memitem:gaadc992c8547de78c8d76ccdd3ae7e202"><td class="memItemLeft" align="right" valign="top"><a id="gaadc992c8547de78c8d76ccdd3ae7e202"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_MASTER_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaadc992c8547de78c8d76ccdd3ae7e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2f74c51818217db2acca03a95d70a9"><td class="memItemLeft" align="right" valign="top"><a id="gacf2f74c51818217db2acca03a95d70a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_MASTER_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf2f74c51818217db2acca03a95d70a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd54419d79905d2e93724604ca682310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gacd54419d79905d2e93724604ca682310">LPSPI_CFGR1_MASTER</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_MASTER_SHIFT)) &amp; LPSPI_CFGR1_MASTER_MASK)</td></tr>
<tr class="separator:gacd54419d79905d2e93724604ca682310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39b6f03d32e3e2c9689a02b209d30c3"><td class="memItemLeft" align="right" valign="top"><a id="gaf39b6f03d32e3e2c9689a02b209d30c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_SAMPLE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaf39b6f03d32e3e2c9689a02b209d30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940272213142e6f005de79d06864e0bf"><td class="memItemLeft" align="right" valign="top"><a id="ga940272213142e6f005de79d06864e0bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_SAMPLE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga940272213142e6f005de79d06864e0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb174042b07ed35f03493d141607da5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gadb174042b07ed35f03493d141607da5b">LPSPI_CFGR1_SAMPLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_SAMPLE_SHIFT)) &amp; LPSPI_CFGR1_SAMPLE_MASK)</td></tr>
<tr class="separator:gadb174042b07ed35f03493d141607da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a07d5d7febe995f82572e086c33a54"><td class="memItemLeft" align="right" valign="top"><a id="ga10a07d5d7febe995f82572e086c33a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_AUTOPCS_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga10a07d5d7febe995f82572e086c33a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49063a643b547ec32d424e107b5ed618"><td class="memItemLeft" align="right" valign="top"><a id="ga49063a643b547ec32d424e107b5ed618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_AUTOPCS_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49063a643b547ec32d424e107b5ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acda83c8e7c4e990f3b26213be932b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga8acda83c8e7c4e990f3b26213be932b9">LPSPI_CFGR1_AUTOPCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_AUTOPCS_SHIFT)) &amp; LPSPI_CFGR1_AUTOPCS_MASK)</td></tr>
<tr class="separator:ga8acda83c8e7c4e990f3b26213be932b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783f769ddd74e70002071d1eb27b0f8e"><td class="memItemLeft" align="right" valign="top"><a id="ga783f769ddd74e70002071d1eb27b0f8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_NOSTALL_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga783f769ddd74e70002071d1eb27b0f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb64286ba2e7d81bf871972019555742"><td class="memItemLeft" align="right" valign="top"><a id="gafb64286ba2e7d81bf871972019555742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_NOSTALL_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafb64286ba2e7d81bf871972019555742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8eebd6735cd4582eb84637db1fdf589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaa8eebd6735cd4582eb84637db1fdf589">LPSPI_CFGR1_NOSTALL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_NOSTALL_SHIFT)) &amp; LPSPI_CFGR1_NOSTALL_MASK)</td></tr>
<tr class="separator:gaa8eebd6735cd4582eb84637db1fdf589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030eb20df127563f7c44e3214c6a829e"><td class="memItemLeft" align="right" valign="top"><a id="ga030eb20df127563f7c44e3214c6a829e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_PCSPOL_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga030eb20df127563f7c44e3214c6a829e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df8062b0869ede4c61ce0a9b5bb510"><td class="memItemLeft" align="right" valign="top"><a id="gae8df8062b0869ede4c61ce0a9b5bb510"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_PCSPOL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8df8062b0869ede4c61ce0a9b5bb510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d39e537f81aac9f86e02424c06977d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga8d39e537f81aac9f86e02424c06977d9">LPSPI_CFGR1_PCSPOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_PCSPOL_SHIFT)) &amp; LPSPI_CFGR1_PCSPOL_MASK)</td></tr>
<tr class="separator:ga8d39e537f81aac9f86e02424c06977d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6df4d85ebf11a87ec5f473ecfacdc8"><td class="memItemLeft" align="right" valign="top"><a id="ga5e6df4d85ebf11a87ec5f473ecfacdc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_MATCFG_MASK</b>&#160;&#160;&#160;(0x70000U)</td></tr>
<tr class="separator:ga5e6df4d85ebf11a87ec5f473ecfacdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa672abe4d356d41472e0fb0cf00e91"><td class="memItemLeft" align="right" valign="top"><a id="ga7fa672abe4d356d41472e0fb0cf00e91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_MATCFG_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7fa672abe4d356d41472e0fb0cf00e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e8108e3e44864b49d6058c828f698e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gae0e8108e3e44864b49d6058c828f698e">LPSPI_CFGR1_MATCFG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_MATCFG_SHIFT)) &amp; LPSPI_CFGR1_MATCFG_MASK)</td></tr>
<tr class="separator:gae0e8108e3e44864b49d6058c828f698e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a49725cb6ce121e7d5938ac73ed7b7"><td class="memItemLeft" align="right" valign="top"><a id="gad7a49725cb6ce121e7d5938ac73ed7b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_PINCFG_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:gad7a49725cb6ce121e7d5938ac73ed7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a63d956edf57e2461b35ee795b615c0"><td class="memItemLeft" align="right" valign="top"><a id="ga8a63d956edf57e2461b35ee795b615c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_PINCFG_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8a63d956edf57e2461b35ee795b615c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6639e691921ea8a981dd10e7ea373742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga6639e691921ea8a981dd10e7ea373742">LPSPI_CFGR1_PINCFG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_PINCFG_SHIFT)) &amp; LPSPI_CFGR1_PINCFG_MASK)</td></tr>
<tr class="separator:ga6639e691921ea8a981dd10e7ea373742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5c46a2df6f05c5cb5e46787264f786"><td class="memItemLeft" align="right" valign="top"><a id="ga2c5c46a2df6f05c5cb5e46787264f786"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_OUTCFG_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga2c5c46a2df6f05c5cb5e46787264f786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc4006f18b17c4bed43f2b9deb6972f"><td class="memItemLeft" align="right" valign="top"><a id="ga0fc4006f18b17c4bed43f2b9deb6972f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_OUTCFG_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0fc4006f18b17c4bed43f2b9deb6972f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab47d0d14b47c9d7c6cc7093aeee487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga0ab47d0d14b47c9d7c6cc7093aeee487">LPSPI_CFGR1_OUTCFG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_OUTCFG_SHIFT)) &amp; LPSPI_CFGR1_OUTCFG_MASK)</td></tr>
<tr class="separator:ga0ab47d0d14b47c9d7c6cc7093aeee487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976ca0dfc835c54c315adc0dbb6fdbbe"><td class="memItemLeft" align="right" valign="top"><a id="ga976ca0dfc835c54c315adc0dbb6fdbbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_PCSCFG_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga976ca0dfc835c54c315adc0dbb6fdbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c759901643fd40e87e4c033b0193e0d"><td class="memItemLeft" align="right" valign="top"><a id="ga3c759901643fd40e87e4c033b0193e0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CFGR1_PCSCFG_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga3c759901643fd40e87e4c033b0193e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c34fdb0d3d6c0034c06afbbb4b2891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga87c34fdb0d3d6c0034c06afbbb4b2891">LPSPI_CFGR1_PCSCFG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_PCSCFG_SHIFT)) &amp; LPSPI_CFGR1_PCSCFG_MASK)</td></tr>
<tr class="separator:ga87c34fdb0d3d6c0034c06afbbb4b2891"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DMR0 - Data Match Register 0</h2></td></tr>
<tr class="memitem:ga907d0ec5c44ba8ef4507ed298ffe9ccb"><td class="memItemLeft" align="right" valign="top"><a id="ga907d0ec5c44ba8ef4507ed298ffe9ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DMR0_MATCH0_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga907d0ec5c44ba8ef4507ed298ffe9ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e913214f1104802545b788f94b1fce"><td class="memItemLeft" align="right" valign="top"><a id="gae2e913214f1104802545b788f94b1fce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DMR0_MATCH0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2e913214f1104802545b788f94b1fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88a5c9c7b6ab403aa1337d4d98481c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaf88a5c9c7b6ab403aa1337d4d98481c6">LPSPI_DMR0_MATCH0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DMR0_MATCH0_SHIFT)) &amp; LPSPI_DMR0_MATCH0_MASK)</td></tr>
<tr class="separator:gaf88a5c9c7b6ab403aa1337d4d98481c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DMR1 - Data Match Register 1</h2></td></tr>
<tr class="memitem:gace1ca4f08ef57bb01d0c154cc217dac8"><td class="memItemLeft" align="right" valign="top"><a id="gace1ca4f08ef57bb01d0c154cc217dac8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DMR1_MATCH1_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gace1ca4f08ef57bb01d0c154cc217dac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b6b8dfcc01049f1273f3432119d359"><td class="memItemLeft" align="right" valign="top"><a id="gaf0b6b8dfcc01049f1273f3432119d359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_DMR1_MATCH1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf0b6b8dfcc01049f1273f3432119d359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229a9a2fcfa48ffcbbb7a8cc1868ddcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga229a9a2fcfa48ffcbbb7a8cc1868ddcf">LPSPI_DMR1_MATCH1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DMR1_MATCH1_SHIFT)) &amp; LPSPI_DMR1_MATCH1_MASK)</td></tr>
<tr class="separator:ga229a9a2fcfa48ffcbbb7a8cc1868ddcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CCR - Clock Configuration Register</h2></td></tr>
<tr class="memitem:ga82ef965ba550217a2c684491fd590155"><td class="memItemLeft" align="right" valign="top"><a id="ga82ef965ba550217a2c684491fd590155"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_SCKDIV_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga82ef965ba550217a2c684491fd590155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1c4b410a7f6dea3ee5d2c04cc5c87f"><td class="memItemLeft" align="right" valign="top"><a id="gafd1c4b410a7f6dea3ee5d2c04cc5c87f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_SCKDIV_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafd1c4b410a7f6dea3ee5d2c04cc5c87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85c9c0670e04eb5327564c6869785ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gad85c9c0670e04eb5327564c6869785ee">LPSPI_CCR_SCKDIV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_SCKDIV_SHIFT)) &amp; LPSPI_CCR_SCKDIV_MASK)</td></tr>
<tr class="separator:gad85c9c0670e04eb5327564c6869785ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9621c9f24d958ddc556ce67896fc6e7"><td class="memItemLeft" align="right" valign="top"><a id="gab9621c9f24d958ddc556ce67896fc6e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_DBT_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:gab9621c9f24d958ddc556ce67896fc6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afd41661476cea83ec6ae2876ee3848"><td class="memItemLeft" align="right" valign="top"><a id="ga6afd41661476cea83ec6ae2876ee3848"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_DBT_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6afd41661476cea83ec6ae2876ee3848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd4bd66688a8391446adfe9b48e4cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga6bd4bd66688a8391446adfe9b48e4cfa">LPSPI_CCR_DBT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_DBT_SHIFT)) &amp; LPSPI_CCR_DBT_MASK)</td></tr>
<tr class="separator:ga6bd4bd66688a8391446adfe9b48e4cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ef30e9a84025572af6dbd572edaa22"><td class="memItemLeft" align="right" valign="top"><a id="ga26ef30e9a84025572af6dbd572edaa22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_PCSSCK_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga26ef30e9a84025572af6dbd572edaa22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fef6215812fc42524ffc14f2ec98a5"><td class="memItemLeft" align="right" valign="top"><a id="ga23fef6215812fc42524ffc14f2ec98a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_PCSSCK_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga23fef6215812fc42524ffc14f2ec98a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd73d9ed2c2fc6a909fd5f6e760b89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaabd73d9ed2c2fc6a909fd5f6e760b89f">LPSPI_CCR_PCSSCK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_PCSSCK_SHIFT)) &amp; LPSPI_CCR_PCSSCK_MASK)</td></tr>
<tr class="separator:gaabd73d9ed2c2fc6a909fd5f6e760b89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff70cd3269587d8611b721f37dbdceb3"><td class="memItemLeft" align="right" valign="top"><a id="gaff70cd3269587d8611b721f37dbdceb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_SCKPCS_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:gaff70cd3269587d8611b721f37dbdceb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9462c29a4cc1c551fcec1ae6f43891d6"><td class="memItemLeft" align="right" valign="top"><a id="ga9462c29a4cc1c551fcec1ae6f43891d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_CCR_SCKPCS_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9462c29a4cc1c551fcec1ae6f43891d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71acb3ec78a0d1c26cad2de22874cbba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga71acb3ec78a0d1c26cad2de22874cbba">LPSPI_CCR_SCKPCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_SCKPCS_SHIFT)) &amp; LPSPI_CCR_SCKPCS_MASK)</td></tr>
<tr class="separator:ga71acb3ec78a0d1c26cad2de22874cbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FCR - The FIFO Control register contains the RXWATER and TXWATER control fields.</h2></td></tr>
<tr class="memitem:gaf923b40649e97b8e4f38c8863ed659a1"><td class="memItemLeft" align="right" valign="top"><a id="gaf923b40649e97b8e4f38c8863ed659a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FCR_TXWATER_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaf923b40649e97b8e4f38c8863ed659a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b845f4db28e1146a0dc055976587f7e"><td class="memItemLeft" align="right" valign="top"><a id="ga9b845f4db28e1146a0dc055976587f7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FCR_TXWATER_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9b845f4db28e1146a0dc055976587f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8dfcaae76ef3db4d924091558b4c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga5e8dfcaae76ef3db4d924091558b4c7b">LPSPI_FCR_TXWATER</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FCR_TXWATER_SHIFT)) &amp; LPSPI_FCR_TXWATER_MASK)</td></tr>
<tr class="separator:ga5e8dfcaae76ef3db4d924091558b4c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb40ef0d71d7365704e74e481392c8a"><td class="memItemLeft" align="right" valign="top"><a id="ga6fb40ef0d71d7365704e74e481392c8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FCR_RXWATER_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga6fb40ef0d71d7365704e74e481392c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274712ae4a3edf745ea3ae5e68590b55"><td class="memItemLeft" align="right" valign="top"><a id="ga274712ae4a3edf745ea3ae5e68590b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FCR_RXWATER_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga274712ae4a3edf745ea3ae5e68590b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea09b3b5f9911bed0f6974b30ea96b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gadea09b3b5f9911bed0f6974b30ea96b3">LPSPI_FCR_RXWATER</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FCR_RXWATER_SHIFT)) &amp; LPSPI_FCR_RXWATER_MASK)</td></tr>
<tr class="separator:gadea09b3b5f9911bed0f6974b30ea96b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">FSR - FIFO Status Register</h2></td></tr>
<tr class="memitem:gac5c20f943297b77c28725d6b11306ac6"><td class="memItemLeft" align="right" valign="top"><a id="gac5c20f943297b77c28725d6b11306ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FSR_TXCOUNT_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:gac5c20f943297b77c28725d6b11306ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c606ac69e870b09efbda8f0d82aaca3"><td class="memItemLeft" align="right" valign="top"><a id="ga0c606ac69e870b09efbda8f0d82aaca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FSR_TXCOUNT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0c606ac69e870b09efbda8f0d82aaca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a">LPSPI_FSR_TXCOUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FSR_TXCOUNT_SHIFT)) &amp; LPSPI_FSR_TXCOUNT_MASK)</td></tr>
<tr class="separator:gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bdb68d150866eab44b4105b6c3af87"><td class="memItemLeft" align="right" valign="top"><a id="ga14bdb68d150866eab44b4105b6c3af87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FSR_RXCOUNT_MASK</b>&#160;&#160;&#160;(0x1F0000U)</td></tr>
<tr class="separator:ga14bdb68d150866eab44b4105b6c3af87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6465e6a9b3a86b760b7b857ee1fdc940"><td class="memItemLeft" align="right" valign="top"><a id="ga6465e6a9b3a86b760b7b857ee1fdc940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_FSR_RXCOUNT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6465e6a9b3a86b760b7b857ee1fdc940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52483b320bd7920aa8579506002ce65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga52483b320bd7920aa8579506002ce65b">LPSPI_FSR_RXCOUNT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FSR_RXCOUNT_SHIFT)) &amp; LPSPI_FSR_RXCOUNT_MASK)</td></tr>
<tr class="separator:ga52483b320bd7920aa8579506002ce65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TCR - Transmit Command Register</h2></td></tr>
<tr class="memitem:gad941f37c05931346ba7eb8934089bb8b"><td class="memItemLeft" align="right" valign="top"><a id="gad941f37c05931346ba7eb8934089bb8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_FRAMESZ_MASK</b>&#160;&#160;&#160;(0xFFFU)</td></tr>
<tr class="separator:gad941f37c05931346ba7eb8934089bb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabd0b47dc12e0096c019d359582c460"><td class="memItemLeft" align="right" valign="top"><a id="gafabd0b47dc12e0096c019d359582c460"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_FRAMESZ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafabd0b47dc12e0096c019d359582c460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8a8b35d3512e4725f4defd5ad31d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga2a8a8b35d3512e4725f4defd5ad31d15">LPSPI_TCR_FRAMESZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_FRAMESZ_SHIFT)) &amp; LPSPI_TCR_FRAMESZ_MASK)</td></tr>
<tr class="separator:ga2a8a8b35d3512e4725f4defd5ad31d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661060087f94205475e10b2784fe223d"><td class="memItemLeft" align="right" valign="top"><a id="ga661060087f94205475e10b2784fe223d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_WIDTH_MASK</b>&#160;&#160;&#160;(0x30000U)</td></tr>
<tr class="separator:ga661060087f94205475e10b2784fe223d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a080a5d4fc4b629fc7b4a4440143f2"><td class="memItemLeft" align="right" valign="top"><a id="ga48a080a5d4fc4b629fc7b4a4440143f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_WIDTH_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga48a080a5d4fc4b629fc7b4a4440143f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c43231e14c34bacbf6b0274d653b67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga6c43231e14c34bacbf6b0274d653b67f">LPSPI_TCR_WIDTH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_WIDTH_SHIFT)) &amp; LPSPI_TCR_WIDTH_MASK)</td></tr>
<tr class="separator:ga6c43231e14c34bacbf6b0274d653b67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38dff419c49370e30ceb26a86f8171a4"><td class="memItemLeft" align="right" valign="top"><a id="ga38dff419c49370e30ceb26a86f8171a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_TXMSK_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga38dff419c49370e30ceb26a86f8171a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c21184b421be80bfd40fbe475f5906d"><td class="memItemLeft" align="right" valign="top"><a id="ga7c21184b421be80bfd40fbe475f5906d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_TXMSK_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7c21184b421be80bfd40fbe475f5906d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585b25a2c07a2b58b347fcdf9b933ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga585b25a2c07a2b58b347fcdf9b933ea9">LPSPI_TCR_TXMSK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_TXMSK_SHIFT)) &amp; LPSPI_TCR_TXMSK_MASK)</td></tr>
<tr class="separator:ga585b25a2c07a2b58b347fcdf9b933ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad838e198445b00785a833362951736c1"><td class="memItemLeft" align="right" valign="top"><a id="gad838e198445b00785a833362951736c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_RXMSK_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gad838e198445b00785a833362951736c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3e8ad910f0fc6b960e4bd81ea8f6f2"><td class="memItemLeft" align="right" valign="top"><a id="gaac3e8ad910f0fc6b960e4bd81ea8f6f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_RXMSK_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaac3e8ad910f0fc6b960e4bd81ea8f6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c17e02db4e594bb9c7e0e575e978339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga7c17e02db4e594bb9c7e0e575e978339">LPSPI_TCR_RXMSK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_RXMSK_SHIFT)) &amp; LPSPI_TCR_RXMSK_MASK)</td></tr>
<tr class="separator:ga7c17e02db4e594bb9c7e0e575e978339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9e4132e82713ae3e0245a1e64c19c7"><td class="memItemLeft" align="right" valign="top"><a id="gacf9e4132e82713ae3e0245a1e64c19c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CONTC_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gacf9e4132e82713ae3e0245a1e64c19c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e9894fd58fe720db63236117ba51bc"><td class="memItemLeft" align="right" valign="top"><a id="gaf1e9894fd58fe720db63236117ba51bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CONTC_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf1e9894fd58fe720db63236117ba51bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e8a1c860aa9d98cf15d1981969bdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga99e8a1c860aa9d98cf15d1981969bdca">LPSPI_TCR_CONTC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CONTC_SHIFT)) &amp; LPSPI_TCR_CONTC_MASK)</td></tr>
<tr class="separator:ga99e8a1c860aa9d98cf15d1981969bdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6710111bf5473b8787106266337e84cd"><td class="memItemLeft" align="right" valign="top"><a id="ga6710111bf5473b8787106266337e84cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CONT_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga6710111bf5473b8787106266337e84cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b79b7eb38ec73666b01fd8ad351eaee"><td class="memItemLeft" align="right" valign="top"><a id="ga7b79b7eb38ec73666b01fd8ad351eaee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CONT_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga7b79b7eb38ec73666b01fd8ad351eaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3d68f1a85c4a928ef1274857004f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#gaae3d68f1a85c4a928ef1274857004f38">LPSPI_TCR_CONT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CONT_SHIFT)) &amp; LPSPI_TCR_CONT_MASK)</td></tr>
<tr class="separator:gaae3d68f1a85c4a928ef1274857004f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4a92e1c06f9c52de83d4d12f5de7ab"><td class="memItemLeft" align="right" valign="top"><a id="gacd4a92e1c06f9c52de83d4d12f5de7ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_BYSW_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gacd4a92e1c06f9c52de83d4d12f5de7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246174d1d7424b1f9fa7f6b5386ae868"><td class="memItemLeft" align="right" valign="top"><a id="ga246174d1d7424b1f9fa7f6b5386ae868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_BYSW_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga246174d1d7424b1f9fa7f6b5386ae868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99">LPSPI_TCR_BYSW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_BYSW_SHIFT)) &amp; LPSPI_TCR_BYSW_MASK)</td></tr>
<tr class="separator:ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739cd406ca2fe175e12123788ccda4eb"><td class="memItemLeft" align="right" valign="top"><a id="ga739cd406ca2fe175e12123788ccda4eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_LSBF_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga739cd406ca2fe175e12123788ccda4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecac64abd28c7bcb370a5d5bc8784456"><td class="memItemLeft" align="right" valign="top"><a id="gaecac64abd28c7bcb370a5d5bc8784456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_LSBF_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaecac64abd28c7bcb370a5d5bc8784456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7e2a02e82fb49ed478e53a4b361fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga2b7e2a02e82fb49ed478e53a4b361fc7">LPSPI_TCR_LSBF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_LSBF_SHIFT)) &amp; LPSPI_TCR_LSBF_MASK)</td></tr>
<tr class="separator:ga2b7e2a02e82fb49ed478e53a4b361fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c601b0752c0fef312d33ebf78630114"><td class="memItemLeft" align="right" valign="top"><a id="ga1c601b0752c0fef312d33ebf78630114"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_PCS_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:ga1c601b0752c0fef312d33ebf78630114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721f8c002ec5376de3148a74247f0b5a"><td class="memItemLeft" align="right" valign="top"><a id="ga721f8c002ec5376de3148a74247f0b5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_PCS_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga721f8c002ec5376de3148a74247f0b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726d2072167f601beb39a43ea79a195b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga726d2072167f601beb39a43ea79a195b">LPSPI_TCR_PCS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_PCS_SHIFT)) &amp; LPSPI_TCR_PCS_MASK)</td></tr>
<tr class="separator:ga726d2072167f601beb39a43ea79a195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726ae4b3dffabfa2b7b5734b30b2daf8"><td class="memItemLeft" align="right" valign="top"><a id="ga726ae4b3dffabfa2b7b5734b30b2daf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_PRESCALE_MASK</b>&#160;&#160;&#160;(0x38000000U)</td></tr>
<tr class="separator:ga726ae4b3dffabfa2b7b5734b30b2daf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795b6df145648c661bc23189c825a4a3"><td class="memItemLeft" align="right" valign="top"><a id="ga795b6df145648c661bc23189c825a4a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_PRESCALE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga795b6df145648c661bc23189c825a4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107ebe13ba0ff158c36cb4eeab58f2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga107ebe13ba0ff158c36cb4eeab58f2c7">LPSPI_TCR_PRESCALE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_PRESCALE_SHIFT)) &amp; LPSPI_TCR_PRESCALE_MASK)</td></tr>
<tr class="separator:ga107ebe13ba0ff158c36cb4eeab58f2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d21875b3e9f43c9f01a2bc4d7bb24e3"><td class="memItemLeft" align="right" valign="top"><a id="ga9d21875b3e9f43c9f01a2bc4d7bb24e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CPHA_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga9d21875b3e9f43c9f01a2bc4d7bb24e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8918cef04c3cf60cdf18fbcb6e94631d"><td class="memItemLeft" align="right" valign="top"><a id="ga8918cef04c3cf60cdf18fbcb6e94631d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CPHA_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga8918cef04c3cf60cdf18fbcb6e94631d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f90797a1180b2c38bb956c41e24e574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga5f90797a1180b2c38bb956c41e24e574">LPSPI_TCR_CPHA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CPHA_SHIFT)) &amp; LPSPI_TCR_CPHA_MASK)</td></tr>
<tr class="separator:ga5f90797a1180b2c38bb956c41e24e574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8f1597b43333468b86e1222feab86c"><td class="memItemLeft" align="right" valign="top"><a id="ga1b8f1597b43333468b86e1222feab86c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CPOL_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga1b8f1597b43333468b86e1222feab86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2529d2f2281d9a1c39f4a46f67217dc"><td class="memItemLeft" align="right" valign="top"><a id="gad2529d2f2281d9a1c39f4a46f67217dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TCR_CPOL_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gad2529d2f2281d9a1c39f4a46f67217dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c1b483e10f9a85dd08d09565e2c246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga82c1b483e10f9a85dd08d09565e2c246">LPSPI_TCR_CPOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CPOL_SHIFT)) &amp; LPSPI_TCR_CPOL_MASK)</td></tr>
<tr class="separator:ga82c1b483e10f9a85dd08d09565e2c246"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">TDR - Transmit Data Register</h2></td></tr>
<tr class="memitem:gaa0d22d1b1c548922067628a6b0b455f5"><td class="memItemLeft" align="right" valign="top"><a id="gaa0d22d1b1c548922067628a6b0b455f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TDR_DATA_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gaa0d22d1b1c548922067628a6b0b455f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4890ab4de9bace27a942cbcafa2386"><td class="memItemLeft" align="right" valign="top"><a id="gaea4890ab4de9bace27a942cbcafa2386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_TDR_DATA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaea4890ab4de9bace27a942cbcafa2386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403572c674a7cc5cb923c9710701fb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga403572c674a7cc5cb923c9710701fb17">LPSPI_TDR_DATA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TDR_DATA_SHIFT)) &amp; LPSPI_TDR_DATA_MASK)</td></tr>
<tr class="separator:ga403572c674a7cc5cb923c9710701fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RSR - Receive Status Register</h2></td></tr>
<tr class="memitem:ga3bacbbb1c95de293b9787f093dd2c49d"><td class="memItemLeft" align="right" valign="top"><a id="ga3bacbbb1c95de293b9787f093dd2c49d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_RSR_SOF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga3bacbbb1c95de293b9787f093dd2c49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243f1dc8c80f4c6e2fe03741d61196d1"><td class="memItemLeft" align="right" valign="top"><a id="ga243f1dc8c80f4c6e2fe03741d61196d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_RSR_SOF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga243f1dc8c80f4c6e2fe03741d61196d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cbccdcd21e9093ec8d44f9894dd870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga56cbccdcd21e9093ec8d44f9894dd870">LPSPI_RSR_SOF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_RSR_SOF_SHIFT)) &amp; LPSPI_RSR_SOF_MASK)</td></tr>
<tr class="separator:ga56cbccdcd21e9093ec8d44f9894dd870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10ac01d24ba8210d7e2046a45c0a9c5"><td class="memItemLeft" align="right" valign="top"><a id="gaa10ac01d24ba8210d7e2046a45c0a9c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_RSR_RXEMPTY_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa10ac01d24ba8210d7e2046a45c0a9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfa3ad1cfc3ac13e2df66132617c470"><td class="memItemLeft" align="right" valign="top"><a id="ga0dfa3ad1cfc3ac13e2df66132617c470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_RSR_RXEMPTY_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0dfa3ad1cfc3ac13e2df66132617c470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de9c171ac618b43b369faaba0b0592b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga9de9c171ac618b43b369faaba0b0592b">LPSPI_RSR_RXEMPTY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_RSR_RXEMPTY_SHIFT)) &amp; LPSPI_RSR_RXEMPTY_MASK)</td></tr>
<tr class="separator:ga9de9c171ac618b43b369faaba0b0592b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">RDR - Receive Data Register</h2></td></tr>
<tr class="memitem:gab7cf7127337bf91daed7e71323e57510"><td class="memItemLeft" align="right" valign="top"><a id="gab7cf7127337bf91daed7e71323e57510"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_RDR_DATA_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gab7cf7127337bf91daed7e71323e57510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06835e1068c15cd538cfed6915d43b9"><td class="memItemLeft" align="right" valign="top"><a id="gaf06835e1068c15cd538cfed6915d43b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LPSPI_RDR_DATA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf06835e1068c15cd538cfed6915d43b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c29a678a31306866e6cd7251b3f312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LPSPI__Register__Masks.html#ga85c29a678a31306866e6cd7251b3f312">LPSPI_RDR_DATA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_RDR_DATA_SHIFT)) &amp; LPSPI_RDR_DATA_MASK)</td></tr>
<tr class="separator:ga85c29a678a31306866e6cd7251b3f312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6bd4bd66688a8391446adfe9b48e4cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd4bd66688a8391446adfe9b48e4cfa">&#9670;&nbsp;</a></span>LPSPI_CCR_DBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CCR_DBT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_DBT_SHIFT)) &amp; LPSPI_CCR_DBT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBT - Delay Between Transfers </p>

</div>
</div>
<a id="gaabd73d9ed2c2fc6a909fd5f6e760b89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd73d9ed2c2fc6a909fd5f6e760b89f">&#9670;&nbsp;</a></span>LPSPI_CCR_PCSSCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CCR_PCSSCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_PCSSCK_SHIFT)) &amp; LPSPI_CCR_PCSSCK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCSSCK - PCS-to-SCK Delay </p>

</div>
</div>
<a id="gad85c9c0670e04eb5327564c6869785ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad85c9c0670e04eb5327564c6869785ee">&#9670;&nbsp;</a></span>LPSPI_CCR_SCKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CCR_SCKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_SCKDIV_SHIFT)) &amp; LPSPI_CCR_SCKDIV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKDIV - SCK Divider </p>

</div>
</div>
<a id="ga71acb3ec78a0d1c26cad2de22874cbba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71acb3ec78a0d1c26cad2de22874cbba">&#9670;&nbsp;</a></span>LPSPI_CCR_SCKPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CCR_SCKPCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CCR_SCKPCS_SHIFT)) &amp; LPSPI_CCR_SCKPCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCKPCS - SCK-to-PCS Delay </p>

</div>
</div>
<a id="gaa6fd60999be0e46f4ddec3587b9ab2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6fd60999be0e46f4ddec3587b9ab2f4">&#9670;&nbsp;</a></span>LPSPI_CFGR0_CIRFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR0_CIRFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_CIRFIFO_SHIFT)) &amp; LPSPI_CFGR0_CIRFIFO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRFIFO - Circular FIFO Enable 0b0..Circular FIFO is disabled 0b1..Circular FIFO is enabled </p>

</div>
</div>
<a id="gaff6cf263f3275b4242fd483a54ee38f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff6cf263f3275b4242fd483a54ee38f1">&#9670;&nbsp;</a></span>LPSPI_CFGR0_HREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR0_HREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_HREN_SHIFT)) &amp; LPSPI_CFGR0_HREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HREN - Host Request Enable 0b0..Host request is disabled 0b1..Host request is enabled </p>

</div>
</div>
<a id="ga07ec521ca350e152252442e1ffe7bc7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07ec521ca350e152252442e1ffe7bc7a">&#9670;&nbsp;</a></span>LPSPI_CFGR0_HRPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR0_HRPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_HRPOL_SHIFT)) &amp; LPSPI_CFGR0_HRPOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRPOL - Host Request Polarity 0b0..LPSPI_HREQ pin is active high provided PCSPOL[1] is clear 0b1..LPSPI_HREQ pin is active low provided PCSPOL[1] is clear </p>

</div>
</div>
<a id="ga56d140c0c19ef94e28fc6ec438b0a3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d140c0c19ef94e28fc6ec438b0a3fc">&#9670;&nbsp;</a></span>LPSPI_CFGR0_HRSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR0_HRSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_HRSEL_SHIFT)) &amp; LPSPI_CFGR0_HRSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRSEL - Host Request Select 0b0..Host request input is the LPSPI_HREQ pin 0b1..Host request input is the input trigger </p>

</div>
</div>
<a id="ga1f5fd43e2792568117a19ff987b21540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f5fd43e2792568117a19ff987b21540">&#9670;&nbsp;</a></span>LPSPI_CFGR0_RDMO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR0_RDMO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR0_RDMO_SHIFT)) &amp; LPSPI_CFGR0_RDMO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDMO - Receive Data Match Only 0b0..Received data is stored in the receive FIFO as in normal operations 0b1..Received data is discarded unless the Data Match Flag (DMF) is set </p>

</div>
</div>
<a id="ga8acda83c8e7c4e990f3b26213be932b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8acda83c8e7c4e990f3b26213be932b9">&#9670;&nbsp;</a></span>LPSPI_CFGR1_AUTOPCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_AUTOPCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_AUTOPCS_SHIFT)) &amp; LPSPI_CFGR1_AUTOPCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUTOPCS - Automatic PCS 0b0..Automatic PCS generation is disabled 0b1..Automatic PCS generation is enabled </p>

</div>
</div>
<a id="gacd54419d79905d2e93724604ca682310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd54419d79905d2e93724604ca682310">&#9670;&nbsp;</a></span>LPSPI_CFGR1_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_MASTER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_MASTER_SHIFT)) &amp; LPSPI_CFGR1_MASTER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MASTER - Master Mode 0b0..Slave mode 0b1..Master mode </p>

</div>
</div>
<a id="gae0e8108e3e44864b49d6058c828f698e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0e8108e3e44864b49d6058c828f698e">&#9670;&nbsp;</a></span>LPSPI_CFGR1_MATCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_MATCFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_MATCFG_SHIFT)) &amp; LPSPI_CFGR1_MATCFG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MATCFG - Match Configuration 0b000..Match is disabled 0b001..Reserved 0b010..010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1) 0b011..011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1) 0b100..100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)] 0b101..101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)] 0b110..110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)] 0b111..111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)] </p>

</div>
</div>
<a id="gaa8eebd6735cd4582eb84637db1fdf589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8eebd6735cd4582eb84637db1fdf589">&#9670;&nbsp;</a></span>LPSPI_CFGR1_NOSTALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_NOSTALL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_NOSTALL_SHIFT)) &amp; LPSPI_CFGR1_NOSTALL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NOSTALL - No Stall 0b0..Transfers will stall when the transmit FIFO is empty 0b1..Transfers will not stall, allowing transmit FIFO underruns to occur </p>

</div>
</div>
<a id="ga0ab47d0d14b47c9d7c6cc7093aeee487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ab47d0d14b47c9d7c6cc7093aeee487">&#9670;&nbsp;</a></span>LPSPI_CFGR1_OUTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_OUTCFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_OUTCFG_SHIFT)) &amp; LPSPI_CFGR1_OUTCFG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTCFG - Output Configuration 0b0..Output data retains last value when chip select is negated 0b1..Output data is tristated when chip select is negated </p>

</div>
</div>
<a id="ga87c34fdb0d3d6c0034c06afbbb4b2891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c34fdb0d3d6c0034c06afbbb4b2891">&#9670;&nbsp;</a></span>LPSPI_CFGR1_PCSCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_PCSCFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_PCSCFG_SHIFT)) &amp; LPSPI_CFGR1_PCSCFG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCSCFG - Peripheral Chip Select Configuration 0b0..PCS[3:2] are configured for chip select function 0b1..PCS[3:2] are configured for half-duplex 4-bit transfers (PCS[3:2] = DATA[3:2]) </p>

</div>
</div>
<a id="ga8d39e537f81aac9f86e02424c06977d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d39e537f81aac9f86e02424c06977d9">&#9670;&nbsp;</a></span>LPSPI_CFGR1_PCSPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_PCSPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_PCSPOL_SHIFT)) &amp; LPSPI_CFGR1_PCSPOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCSPOL - Peripheral Chip Select Polarity </p>

</div>
</div>
<a id="ga6639e691921ea8a981dd10e7ea373742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6639e691921ea8a981dd10e7ea373742">&#9670;&nbsp;</a></span>LPSPI_CFGR1_PINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_PINCFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_PINCFG_SHIFT)) &amp; LPSPI_CFGR1_PINCFG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PINCFG - Pin Configuration 0b00..SIN is used for input data and SOUT is used for output data 0b01..SIN is used for both input and output data, only half-duplex serial transfers are supported 0b10..SOUT is used for both input and output data, only half-duplex serial transfers are supported 0b11..SOUT is used for input data and SIN is used for output data </p>

</div>
</div>
<a id="gadb174042b07ed35f03493d141607da5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb174042b07ed35f03493d141607da5b">&#9670;&nbsp;</a></span>LPSPI_CFGR1_SAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CFGR1_SAMPLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CFGR1_SAMPLE_SHIFT)) &amp; LPSPI_CFGR1_SAMPLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAMPLE - Sample Point 0b0..Input data is sampled on SCK edge 0b1..Input data is sampled on delayed SCK edge </p>

</div>
</div>
<a id="ga007a02b55a5383ccfb9a8fa60bc91ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007a02b55a5383ccfb9a8fa60bc91ada">&#9670;&nbsp;</a></span>LPSPI_CR_DBGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CR_DBGEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_DBGEN_SHIFT)) &amp; LPSPI_CR_DBGEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBGEN - Debug Enable 0b0..LPSPI module is disabled in debug mode 0b1..LPSPI module is enabled in debug mode </p>

</div>
</div>
<a id="ga08e0e93f90d10878cc288023e2d15476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e0e93f90d10878cc288023e2d15476">&#9670;&nbsp;</a></span>LPSPI_CR_DOZEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CR_DOZEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_DOZEN_SHIFT)) &amp; LPSPI_CR_DOZEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DOZEN - Doze Mode Enable 0b0..LPSPI module is enabled in Doze mode 0b1..LPSPI module is disabled in Doze mode </p>

</div>
</div>
<a id="ga551cc3658602a10e11ff7944afba22b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551cc3658602a10e11ff7944afba22b6">&#9670;&nbsp;</a></span>LPSPI_CR_MEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CR_MEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_MEN_SHIFT)) &amp; LPSPI_CR_MEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEN - Module Enable 0b0..Module is disabled 0b1..Module is enabled </p>

</div>
</div>
<a id="ga007f5cd3247462189c486018e5b28a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007f5cd3247462189c486018e5b28a1c">&#9670;&nbsp;</a></span>LPSPI_CR_RRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CR_RRF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_RRF_SHIFT)) &amp; LPSPI_CR_RRF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RRF - Reset Receive FIFO 0b0..No effect 0b1..Receive FIFO is reset </p>

</div>
</div>
<a id="ga2a6e782a42131754b604d01b925ab1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6e782a42131754b604d01b925ab1c1">&#9670;&nbsp;</a></span>LPSPI_CR_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CR_RST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_RST_SHIFT)) &amp; LPSPI_CR_RST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RST - Software Reset 0b0..Module is not reset 0b1..Module is reset </p>

</div>
</div>
<a id="ga6ccbd731c8a6ac2383800020974635cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ccbd731c8a6ac2383800020974635cc">&#9670;&nbsp;</a></span>LPSPI_CR_RTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_CR_RTF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_CR_RTF_SHIFT)) &amp; LPSPI_CR_RTF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTF - Reset Transmit FIFO 0b0..No effect 0b1..Transmit FIFO is reset </p>

</div>
</div>
<a id="ga5563cc4924c25647be3835b39d1daf34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5563cc4924c25647be3835b39d1daf34">&#9670;&nbsp;</a></span>LPSPI_DER_RDDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_DER_RDDE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DER_RDDE_SHIFT)) &amp; LPSPI_DER_RDDE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDDE - Receive Data DMA Enable 0b0..DMA request is disabled 0b1..DMA request is enabled </p>

</div>
</div>
<a id="ga99167fbccf38f474b3d4043fb6b6b1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99167fbccf38f474b3d4043fb6b6b1fd">&#9670;&nbsp;</a></span>LPSPI_DER_TDDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_DER_TDDE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DER_TDDE_SHIFT)) &amp; LPSPI_DER_TDDE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDDE - Transmit Data DMA Enable 0b0..DMA request is disabled 0b1..DMA request is enabled </p>

</div>
</div>
<a id="gaf88a5c9c7b6ab403aa1337d4d98481c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88a5c9c7b6ab403aa1337d4d98481c6">&#9670;&nbsp;</a></span>LPSPI_DMR0_MATCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_DMR0_MATCH0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DMR0_MATCH0_SHIFT)) &amp; LPSPI_DMR0_MATCH0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MATCH0 - Match 0 Value </p>

</div>
</div>
<a id="ga229a9a2fcfa48ffcbbb7a8cc1868ddcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga229a9a2fcfa48ffcbbb7a8cc1868ddcf">&#9670;&nbsp;</a></span>LPSPI_DMR1_MATCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_DMR1_MATCH1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_DMR1_MATCH1_SHIFT)) &amp; LPSPI_DMR1_MATCH1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MATCH1 - Match 1 Value </p>

</div>
</div>
<a id="gadea09b3b5f9911bed0f6974b30ea96b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadea09b3b5f9911bed0f6974b30ea96b3">&#9670;&nbsp;</a></span>LPSPI_FCR_RXWATER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_FCR_RXWATER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FCR_RXWATER_SHIFT)) &amp; LPSPI_FCR_RXWATER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXWATER - Receive FIFO Watermark </p>

</div>
</div>
<a id="ga5e8dfcaae76ef3db4d924091558b4c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8dfcaae76ef3db4d924091558b4c7b">&#9670;&nbsp;</a></span>LPSPI_FCR_TXWATER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_FCR_TXWATER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FCR_TXWATER_SHIFT)) &amp; LPSPI_FCR_TXWATER_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXWATER - Transmit FIFO Watermark </p>

</div>
</div>
<a id="ga52483b320bd7920aa8579506002ce65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52483b320bd7920aa8579506002ce65b">&#9670;&nbsp;</a></span>LPSPI_FSR_RXCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_FSR_RXCOUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FSR_RXCOUNT_SHIFT)) &amp; LPSPI_FSR_RXCOUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXCOUNT - Receive FIFO Count </p>

</div>
</div>
<a id="gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabef9f0bcdb3d31ad3bbe3cfa3b7ca8a">&#9670;&nbsp;</a></span>LPSPI_FSR_TXCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_FSR_TXCOUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_FSR_TXCOUNT_SHIFT)) &amp; LPSPI_FSR_TXCOUNT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXCOUNT - Transmit FIFO Count </p>

</div>
</div>
<a id="ga82231ce060816ce69be464220dcfc97f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82231ce060816ce69be464220dcfc97f">&#9670;&nbsp;</a></span>LPSPI_IER_DMIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_DMIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_DMIE_SHIFT)) &amp; LPSPI_IER_DMIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMIE - Data Match Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="ga7406296f0359d76b50fb3ae712fdc54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7406296f0359d76b50fb3ae712fdc54f">&#9670;&nbsp;</a></span>LPSPI_IER_FCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_FCIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_FCIE_SHIFT)) &amp; LPSPI_IER_FCIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCIE - Frame Complete Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="gaa27af5784d8b4cdcc4a297757d80f181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27af5784d8b4cdcc4a297757d80f181">&#9670;&nbsp;</a></span>LPSPI_IER_RDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_RDIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_RDIE_SHIFT)) &amp; LPSPI_IER_RDIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDIE - Receive Data Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="ga04c4d531b25466c28be65398ecf453a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c4d531b25466c28be65398ecf453a8">&#9670;&nbsp;</a></span>LPSPI_IER_REIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_REIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_REIE_SHIFT)) &amp; LPSPI_IER_REIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REIE - Receive Error Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="gab55016ef187e09a8ada03cc4cded3ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55016ef187e09a8ada03cc4cded3ee1">&#9670;&nbsp;</a></span>LPSPI_IER_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_TCIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_TCIE_SHIFT)) &amp; LPSPI_IER_TCIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCIE - Transfer Complete Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="ga37683c843a23545467df593d62b444f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37683c843a23545467df593d62b444f3">&#9670;&nbsp;</a></span>LPSPI_IER_TDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_TDIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_TDIE_SHIFT)) &amp; LPSPI_IER_TDIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDIE - Transmit Data Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="gac13427cf5e1a88a4a560dc1f605f0802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13427cf5e1a88a4a560dc1f605f0802">&#9670;&nbsp;</a></span>LPSPI_IER_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_TEIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_TEIE_SHIFT)) &amp; LPSPI_IER_TEIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TEIE - Transmit Error Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="gacd96e4b271feae27102d27eff5e35a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd96e4b271feae27102d27eff5e35a91">&#9670;&nbsp;</a></span>LPSPI_IER_WCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IER_WCIE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_IER_WCIE_SHIFT)) &amp; LPSPI_IER_WCIE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WCIE - Word Complete Interrupt Enable 0b0..Disabled 0b1..Enabled </p>

</div>
</div>
<a id="ga5a9c6bf8d90e7322cbfe9181591fa06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a9c6bf8d90e7322cbfe9181591fa06a">&#9670;&nbsp;</a></span>LPSPI_PARAM_PCSNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_PARAM_PCSNUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_PARAM_PCSNUM_SHIFT)) &amp; LPSPI_PARAM_PCSNUM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCSNUM - PCS Number </p>

</div>
</div>
<a id="ga2a8b24b823f020c85cd5ad3d1a0a8418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8b24b823f020c85cd5ad3d1a0a8418">&#9670;&nbsp;</a></span>LPSPI_PARAM_RXFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_PARAM_RXFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_PARAM_RXFIFO_SHIFT)) &amp; LPSPI_PARAM_RXFIFO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXFIFO - Receive FIFO Size </p>

</div>
</div>
<a id="gafc88cac8b807d3240b9531d93681df43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc88cac8b807d3240b9531d93681df43">&#9670;&nbsp;</a></span>LPSPI_PARAM_TXFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_PARAM_TXFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_PARAM_TXFIFO_SHIFT)) &amp; LPSPI_PARAM_TXFIFO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXFIFO - Transmit FIFO Size </p>

</div>
</div>
<a id="ga85c29a678a31306866e6cd7251b3f312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c29a678a31306866e6cd7251b3f312">&#9670;&nbsp;</a></span>LPSPI_RDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_RDR_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_RDR_DATA_SHIFT)) &amp; LPSPI_RDR_DATA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATA - Receive Data </p>

</div>
</div>
<a id="ga9de9c171ac618b43b369faaba0b0592b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de9c171ac618b43b369faaba0b0592b">&#9670;&nbsp;</a></span>LPSPI_RSR_RXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_RSR_RXEMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_RSR_RXEMPTY_SHIFT)) &amp; LPSPI_RSR_RXEMPTY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXEMPTY - RX FIFO Empty 0b0..RX FIFO is not empty 0b1..RX FIFO is empty </p>

</div>
</div>
<a id="ga56cbccdcd21e9093ec8d44f9894dd870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cbccdcd21e9093ec8d44f9894dd870">&#9670;&nbsp;</a></span>LPSPI_RSR_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_RSR_SOF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_RSR_SOF_SHIFT)) &amp; LPSPI_RSR_SOF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOF - Start Of Frame 0b0..Subsequent data word received after LPSPI_PCS assertion 0b1..First data word received after LPSPI_PCS assertion </p>

</div>
</div>
<a id="gaffaf19fd7f460e311f1df1a6d4f6625c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffaf19fd7f460e311f1df1a6d4f6625c">&#9670;&nbsp;</a></span>LPSPI_SR_DMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_DMF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_DMF_SHIFT)) &amp; LPSPI_SR_DMF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMF - Data Match Flag 0b0..Have not received matching data 0b1..Have received matching data </p>

</div>
</div>
<a id="ga103a02457cdd6a2acc204e7d679b91b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga103a02457cdd6a2acc204e7d679b91b1">&#9670;&nbsp;</a></span>LPSPI_SR_FCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_FCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_FCF_SHIFT)) &amp; LPSPI_SR_FCF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FCF - Frame Complete Flag 0b0..Frame transfer has not completed 0b1..Frame transfer has completed </p>

</div>
</div>
<a id="ga167b4ac0b4103206996ffff4645a3d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga167b4ac0b4103206996ffff4645a3d16">&#9670;&nbsp;</a></span>LPSPI_SR_MBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_MBF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_MBF_SHIFT)) &amp; LPSPI_SR_MBF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MBF - Module Busy Flag 0b0..LPSPI is idle 0b1..LPSPI is busy </p>

</div>
</div>
<a id="ga9e772aff16edf4a21984045f78513f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e772aff16edf4a21984045f78513f92">&#9670;&nbsp;</a></span>LPSPI_SR_RDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_RDF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_RDF_SHIFT)) &amp; LPSPI_SR_RDF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDF - Receive Data Flag 0b0..Receive Data is not ready 0b1..Receive data is ready </p>

</div>
</div>
<a id="gaaa8c69fba13d77835b0f389a5021b0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8c69fba13d77835b0f389a5021b0a4">&#9670;&nbsp;</a></span>LPSPI_SR_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_REF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_REF_SHIFT)) &amp; LPSPI_SR_REF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF - Receive Error Flag 0b0..Receive FIFO has not overflowed 0b1..Receive FIFO has overflowed </p>

</div>
</div>
<a id="ga86ffec52ec764e1a434e562c65c021e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86ffec52ec764e1a434e562c65c021e2">&#9670;&nbsp;</a></span>LPSPI_SR_TCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_TCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_TCF_SHIFT)) &amp; LPSPI_SR_TCF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCF - Transfer Complete Flag 0b0..All transfers have not completed 0b1..All transfers have completed </p>

</div>
</div>
<a id="ga38247a7541564bde3a8bedc093750b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38247a7541564bde3a8bedc093750b3d">&#9670;&nbsp;</a></span>LPSPI_SR_TDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_TDF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_TDF_SHIFT)) &amp; LPSPI_SR_TDF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDF - Transmit Data Flag 0b0..Transmit data not requested 0b1..Transmit data is requested </p>

</div>
</div>
<a id="ga331357904e1b3ae99149fffda9188601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331357904e1b3ae99149fffda9188601">&#9670;&nbsp;</a></span>LPSPI_SR_TEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_TEF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_TEF_SHIFT)) &amp; LPSPI_SR_TEF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TEF - Transmit Error Flag 0b0..Transmit FIFO underrun has not occurred 0b1..Transmit FIFO underrun has occurred </p>

</div>
</div>
<a id="ga197abf0b795bfe22e54e1a7b93c682d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197abf0b795bfe22e54e1a7b93c682d7">&#9670;&nbsp;</a></span>LPSPI_SR_WCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_SR_WCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_SR_WCF_SHIFT)) &amp; LPSPI_SR_WCF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WCF - Word Complete Flag 0b0..Transfer of a received word has not yet completed 0b1..Transfer of a received word has completed </p>

</div>
</div>
<a id="ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02c28fdd99f2cfeaf7bbd1e1a0fb3c99">&#9670;&nbsp;</a></span>LPSPI_TCR_BYSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_BYSW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_BYSW_SHIFT)) &amp; LPSPI_TCR_BYSW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BYSW - Byte Swap 0b0..Byte swap is disabled 0b1..Byte swap is enabled </p>

</div>
</div>
<a id="gaae3d68f1a85c4a928ef1274857004f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae3d68f1a85c4a928ef1274857004f38">&#9670;&nbsp;</a></span>LPSPI_TCR_CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_CONT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CONT_SHIFT)) &amp; LPSPI_TCR_CONT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CONT - Continuous Transfer 0b0..Continuous transfer is disabled 0b1..Continuous transfer is enabled </p>

</div>
</div>
<a id="ga99e8a1c860aa9d98cf15d1981969bdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99e8a1c860aa9d98cf15d1981969bdca">&#9670;&nbsp;</a></span>LPSPI_TCR_CONTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_CONTC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CONTC_SHIFT)) &amp; LPSPI_TCR_CONTC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CONTC - Continuing Command 0b0..Command word for start of new transfer 0b1..Command word for continuing transfer </p>

</div>
</div>
<a id="ga5f90797a1180b2c38bb956c41e24e574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f90797a1180b2c38bb956c41e24e574">&#9670;&nbsp;</a></span>LPSPI_TCR_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_CPHA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CPHA_SHIFT)) &amp; LPSPI_TCR_CPHA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPHA - Clock Phase 0b0..Data is captured on the leading edge of SCK and changed on the following edge of SCK 0b1..Data is changed on the leading edge of SCK and captured on the following edge of SCK </p>

</div>
</div>
<a id="ga82c1b483e10f9a85dd08d09565e2c246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c1b483e10f9a85dd08d09565e2c246">&#9670;&nbsp;</a></span>LPSPI_TCR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_CPOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_CPOL_SHIFT)) &amp; LPSPI_TCR_CPOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPOL - Clock Polarity 0b0..The inactive state value of SCK is low 0b1..The inactive state value of SCK is high </p>

</div>
</div>
<a id="ga2a8a8b35d3512e4725f4defd5ad31d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8a8b35d3512e4725f4defd5ad31d15">&#9670;&nbsp;</a></span>LPSPI_TCR_FRAMESZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_FRAMESZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_FRAMESZ_SHIFT)) &amp; LPSPI_TCR_FRAMESZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRAMESZ - Frame Size </p>

</div>
</div>
<a id="ga2b7e2a02e82fb49ed478e53a4b361fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7e2a02e82fb49ed478e53a4b361fc7">&#9670;&nbsp;</a></span>LPSPI_TCR_LSBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_LSBF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_LSBF_SHIFT)) &amp; LPSPI_TCR_LSBF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSBF - LSB First 0b0..Data is transferred MSB first 0b1..Data is transferred LSB first </p>

</div>
</div>
<a id="ga726d2072167f601beb39a43ea79a195b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga726d2072167f601beb39a43ea79a195b">&#9670;&nbsp;</a></span>LPSPI_TCR_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_PCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_PCS_SHIFT)) &amp; LPSPI_TCR_PCS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS - Peripheral Chip Select 0b00..Transfer using LPSPI_PCS[0] 0b01..Transfer using LPSPI_PCS[1] 0b10..Transfer using LPSPI_PCS[2] 0b11..Transfer using LPSPI_PCS[3] </p>

</div>
</div>
<a id="ga107ebe13ba0ff158c36cb4eeab58f2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga107ebe13ba0ff158c36cb4eeab58f2c7">&#9670;&nbsp;</a></span>LPSPI_TCR_PRESCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_PRESCALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_PRESCALE_SHIFT)) &amp; LPSPI_TCR_PRESCALE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRESCALE - Prescaler Value 0b000..Divide by 1 0b001..Divide by 2 0b010..Divide by 4 0b011..Divide by 8 0b100..Divide by 16 0b101..Divide by 32 0b110..Divide by 64 0b111..Divide by 128 </p>

</div>
</div>
<a id="ga7c17e02db4e594bb9c7e0e575e978339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c17e02db4e594bb9c7e0e575e978339">&#9670;&nbsp;</a></span>LPSPI_TCR_RXMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_RXMSK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_RXMSK_SHIFT)) &amp; LPSPI_TCR_RXMSK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXMSK - Receive Data Mask 0b0..Normal transfer 0b1..Receive data is masked </p>

</div>
</div>
<a id="ga585b25a2c07a2b58b347fcdf9b933ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga585b25a2c07a2b58b347fcdf9b933ea9">&#9670;&nbsp;</a></span>LPSPI_TCR_TXMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_TXMSK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_TXMSK_SHIFT)) &amp; LPSPI_TCR_TXMSK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXMSK - Transmit Data Mask 0b0..Normal transfer 0b1..Mask transmit data </p>

</div>
</div>
<a id="ga6c43231e14c34bacbf6b0274d653b67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c43231e14c34bacbf6b0274d653b67f">&#9670;&nbsp;</a></span>LPSPI_TCR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TCR_WIDTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TCR_WIDTH_SHIFT)) &amp; LPSPI_TCR_WIDTH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WIDTH - Transfer Width 0b00..1 bit transfer 0b01..2 bit transfer 0b10..4 bit transfer 0b11..Reserved </p>

</div>
</div>
<a id="ga403572c674a7cc5cb923c9710701fb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403572c674a7cc5cb923c9710701fb17">&#9670;&nbsp;</a></span>LPSPI_TDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_TDR_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_TDR_DATA_SHIFT)) &amp; LPSPI_TDR_DATA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATA - Transmit Data </p>

</div>
</div>
<a id="gaca7f09236bc2bfabbba9a0960236d415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca7f09236bc2bfabbba9a0960236d415">&#9670;&nbsp;</a></span>LPSPI_VERID_FEATURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_VERID_FEATURE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_VERID_FEATURE_SHIFT)) &amp; LPSPI_VERID_FEATURE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FEATURE - Module Identification Number 0b0000000000000100..Standard feature set supporting a 32-bit shift register. </p>

</div>
</div>
<a id="ga8dab764600d67dd8d2871a3c4d2e397d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dab764600d67dd8d2871a3c4d2e397d">&#9670;&nbsp;</a></span>LPSPI_VERID_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_VERID_MAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_VERID_MAJOR_SHIFT)) &amp; LPSPI_VERID_MAJOR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAJOR - Major Version Number </p>

</div>
</div>
<a id="ga879b675ce0791c768a46c025f92b7827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga879b675ce0791c768a46c025f92b7827">&#9670;&nbsp;</a></span>LPSPI_VERID_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_VERID_MINOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; LPSPI_VERID_MINOR_SHIFT)) &amp; LPSPI_VERID_MINOR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MINOR - Minor Version Number </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
