$date
	Fri Jun 16 17:07:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_ff_tb $end
$var reg 1 ! t $end
$upscope $end
$scope module t_ff_tb $end
$var reg 1 " clear $end
$upscope $end
$scope module t_ff_tb $end
$var wire 1 # q $end
$upscope $end
$scope module t_ff_tb $end
$var reg 1 $ clk $end
$upscope $end
$scope module t_ff_tb $end
$var reg 1 % Fault_Indicator $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#5
1$
#10
0$
0"
0!
#15
1$
#20
0$
1"
#25
1$
1!
#30
0$
#35
1$
#40
1#
0$
0"
#45
0#
1$
#50
0$
0!
#55
1$
#60
0$
1"
#65
1$
#70
0$
#75
1$
1!
#80
1#
0$
0"
#85
0#
1$
#90
0$
#95
1#
1$
#100
0#
0$
1"
0!
#105
1$
#110
0$
#115
1$
#120
0$
0"
#125
1#
1$
1!
#130
0$
#135
0#
1$
#140
0$
1"
#145
1$
#150
0$
0!
#155
1$
#160
0$
0"
#165
1$
#170
0$
#175
1#
1$
1!
#180
0#
0$
1"
#185
1$
#190
0$
#195
1$
#200
0$
0"
0!
#205
1$
#210
0$
#215
1$
#220
0$
1"
#225
1$
1!
#230
0$
#235
1$
#240
1#
0$
0"
#245
0#
1$
#250
0$
0!
#255
1$
#260
0$
1"
#265
1$
#270
0$
#275
1$
1!
#280
1#
0$
0"
#285
0#
1$
#290
0$
#295
1#
1$
#300
0#
0$
1"
0!
#305
1$
#310
0$
#315
1$
#320
0$
0"
#325
1#
1$
1!
#330
0$
#335
0#
1$
#340
0$
1"
#345
1$
#350
0$
0!
#355
1$
#360
0$
0"
#365
1$
#370
0$
#375
1#
1$
1!
#380
0#
0$
1"
#385
1$
#390
0$
#395
1$
#400
0$
0"
0!
#405
1$
#410
0$
#415
1$
#420
0$
1"
#425
1$
1!
#430
0$
#435
1$
#440
1#
0$
0"
#445
0#
1$
#450
0$
0!
#455
1$
#460
0$
1"
#465
1$
#470
0$
#475
1$
1!
#480
1#
0$
0"
#485
0#
1$
#490
0$
#495
1#
1$
#500
0#
0$
1"
0!
