=====
SETUP
-4.304
12.915
8.611
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_mb
10.337
11.088
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0
11.676
12.915
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]
12.915
=====
SETUP
-4.194
12.805
8.611
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0_1
10.337
11.088
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0
12.053
12.805
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]
12.805
=====
SETUP
-3.510
12.121
8.611
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1
8.996
9.982
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.N_106_i
11.370
12.121
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
12.121
=====
SETUP
-2.396
15.894
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i
10.337
11.088
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1
12.283
13.269
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]
14.656
15.894
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]
15.894
=====
SETUP
-2.281
11.320
9.039
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]
8.778
10.009
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]
11.320
=====
SETUP
-2.281
11.320
9.039
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]
8.778
10.009
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
11.320
=====
SETUP
-2.272
11.311
9.039
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]
8.778
10.009
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]
11.311
=====
SETUP
-2.126
15.625
13.499
empu_tmp/sys_clk_ibuf
5.000
5.945
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
6.573
6.947
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
9.291
9.841
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0
11.223
12.542
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[2]
14.306
15.625
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]
15.625
=====
SETUP
-2.114
15.612
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i
10.337
11.088
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1
12.283
13.269
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3]
14.861
15.612
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]
15.612
=====
SETUP
-1.929
15.427
13.499
empu_tmp/sys_clk_ibuf
5.000
5.945
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
6.573
6.947
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
9.291
9.841
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0
11.223
12.542
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[4]
14.109
15.427
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]
15.427
=====
SETUP
-1.755
15.253
13.499
empu_tmp/sys_clk_ibuf
5.000
5.945
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
6.573
6.947
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
9.291
9.841
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0
11.223
12.542
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[0]
14.502
15.253
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
15.253
=====
SETUP
-1.703
15.201
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i
10.337
11.088
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1
12.283
13.269
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2]
13.883
15.201
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]
15.201
=====
SETUP
-1.619
15.117
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1
8.996
9.982
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0
11.542
12.781
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]
14.366
15.117
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]
15.117
=====
SETUP
-1.613
15.112
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1
8.996
9.982
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0
11.542
12.781
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1]
14.361
15.112
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]
15.112
=====
SETUP
-1.223
14.721
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1
8.996
9.982
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0
11.542
12.781
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]
13.970
14.721
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]
14.721
=====
SETUP
-1.223
14.721
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1
8.996
9.982
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0
11.542
12.781
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]
13.970
14.721
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]
14.721
=====
SETUP
-1.173
14.672
13.499
empu_tmp/sys_clk_ibuf
5.000
5.945
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
6.573
6.947
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
9.291
9.841
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0
11.223
12.542
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[3]
13.921
14.672
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]
14.672
=====
SETUP
-1.168
14.666
13.499
empu_tmp/sys_clk_ibuf
5.000
5.945
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
6.573
6.947
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
9.291
9.841
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0
11.223
12.542
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[1]
13.915
14.666
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]
14.666
=====
SETUP
-1.035
14.534
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i
10.337
11.088
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1
12.283
13.269
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4
13.296
14.534
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]
14.534
=====
SETUP
-1.018
14.517
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1
8.996
9.982
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0
11.542
12.781
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0]
13.766
14.517
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]
14.517
=====
SETUP
-0.878
14.804
13.927
empu_tmp/sys_clk_ibuf
5.000
5.945
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
6.573
6.947
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]
9.291
9.841
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9_0_a2
11.018
12.250
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9_0
12.755
13.505
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy
14.804
=====
SETUP
0.173
13.753
13.927
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2
10.160
11.478
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_0
11.492
12.454
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy
13.753
=====
SETUP
0.573
12.925
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_0[5]
10.142
11.104
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]
11.607
12.925
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]
12.925
=====
SETUP
0.614
13.312
13.927
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2
10.160
11.478
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_0
11.492
12.454
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe
13.312
=====
SETUP
0.640
12.858
13.499
empu_tmp/sys_clk_ibuf
0.000
0.943
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.526
1.888
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]
4.179
4.729
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]
5.912
7.231
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]
7.238
8.556
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIEKAI3[0]
10.160
11.122
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy
12.858
=====
HOLD
0.849
4.150
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0
3.703
4.150
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER
4.150
=====
HOLD
0.851
4.151
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0_fast
3.705
4.151
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast
4.151
=====
HOLD
1.000
4.300
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]
4.300
=====
HOLD
1.000
4.300
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]
4.300
=====
HOLD
1.000
4.300
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]
4.300
=====
HOLD
1.000
4.300
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]
4.300
=====
HOLD
1.003
4.303
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]
4.303
=====
HOLD
1.005
4.305
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]
4.305
=====
HOLD
1.040
4.358
3.318
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]
4.358
=====
HOLD
1.071
4.372
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]
3.705
4.372
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]
4.372
=====
HOLD
1.071
4.372
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]
3.705
4.372
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]
4.372
=====
HOLD
1.071
4.372
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]
3.705
4.372
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]
4.372
=====
HOLD
1.074
4.375
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_0_a2
3.707
4.375
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z
4.375
=====
HOLD
1.076
4.376
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]
3.709
4.376
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]
4.376
=====
HOLD
1.088
4.388
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]
4.388
=====
HOLD
1.124
4.424
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[3]
3.978
4.424
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]
4.424
=====
HOLD
1.128
4.428
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_0_a2[7]
3.982
4.428
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]
4.428
=====
HOLD
1.130
4.430
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[12]
3.984
4.430
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]
4.430
=====
HOLD
1.133
4.433
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[4]
3.987
4.433
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]
4.433
=====
HOLD
1.136
4.437
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[1]
3.990
4.437
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]
4.437
=====
HOLD
1.164
4.465
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[7]
4.018
4.465
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]
4.465
=====
HOLD
1.174
4.475
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe_RNO
4.028
4.475
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe
4.475
=====
HOLD
1.188
4.488
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[7]
4.042
4.488
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]
4.488
=====
HOLD
1.188
4.488
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[5]
4.042
4.488
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]
4.488
=====
HOLD
1.272
4.572
3.300
empu_tmp/sys_clk_ibuf
0.000
0.811
empu_tmp/Gowin_EMPU_inst/sysclk/clkdiv_inst
1.269
1.580
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]
3.300
3.700
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]
3.703
4.572
empu_tmp/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]
4.572
