---
layout: single
permalink: /
title: ""
author_profile: true
classes: wide
custom_css: about.css
---

<div class="tech-bg"></div>      
<div class="circuit-lines"></div> 

<div class="tech-wrapper">

<div class="tech-hero">
  <h1 class="tech-title">Hi! I'm <strong>Amol</strong> ğŸ‘‹ğŸ»</h1>

  <p class="tech-subtitle">
    Iâ€™m a Fourth-Year Dual Degree student in the Electrical Engineering Department at <strong>IIT Bombay</strong>, specializing in <strong>Electronic Systems</strong>. I work at the intersection of <strong>computer architecture, VLSI design, embedded systems, and intelligent algorithms</strong>.
  </p>

  <p class="tech-subtitle">
    Over the past few years, Iâ€™ve built systems that span the entire hardware stack â€” from transistor-level device modeling and physical design, to full RISC-V SoCs capable of booting Linux, to machine learning pipelines and computational biology workflows.
  </p>

  <h3 class="tech-heading">ğŸ§  What I Work On</h3>
  <ul class="tech-subtitle">
    <li><span class="chip-tag">Computer Architecture</span> â€” RISC-V SoCs, OoO superscalar pipelines, caches, branch predictors</li>
    <li><span class="chip-tag">VLSI Design & CAD</span> â€” RTL-to-GDS, process simulation, ROBDDs, ATPG, formal verification</li>
    <li><span class="chip-tag">Embedded & FPGA Systems</span> â€” dsPIC/ESP32 controllers, FPGA SoCs, digital signal pipelines</li>
    <li><span class="chip-tag">AI/ML + Signal Processing</span> â€” wavelet-based segmentation, reinforcement learning, forecasting</li>
    <li><span class="chip-tag">Computational Science</span> â€” multi-omics pipelines, docking simulations, quantum algorithms</li>
  </ul>
</div>

<section class="tech-section">
  <h2 class="tech-heading">ğŸ”§ Systems & Architecture Experience</h2>
  <p class="tech-text">
    Iâ€™ve implemented full RISC-V systemsâ€”from microarchitectures to SoC boot flows. My key work includes building a 
    <strong>complete RISC-V SoC around the KianV core with SV32 virtual memory</strong>, implementing multicycle CPU control, integrating peripherals (UART, GPIO, SDRAM, SPI Flash, CLINT), and <strong>successfully booting Linux on FPGA</strong> using OpenSBI and U-Boot.
  </p>

  <p class="tech-text">
    Iâ€™ve also designed <strong>OoO superscalar processors</strong> with ROB, reservation stations, speculative execution, physical-register files, and full hazard-handling logic, along with <strong>in-order superscalar VHDL pipelines</strong> based on scoreboarding.
  </p>
</section>

<section class="tech-section">
  <h2 class="tech-heading">âš™ï¸ VLSI, CAD & Fabrication</h2>
  <p class="tech-text">
    My VLSI work spans device physics, RTL design, and physical implementation. Iâ€™ve simulated fabrication steps (oxidation, diffusion, implantation) using <strong>Sentaurus, SRIM/TRIM, NanoHUB</strong>, studied advanced nodes (FinFET/GAAFET), and analyzed models like Dealâ€“Grove and Massoud.
  </p>

  <p class="tech-text">
    On the CAD side, Iâ€™ve built systems using <strong>ROBDDs, ATPG (minisat), equivalence checking, deductive fault simulation</strong>, and designed circuits via Aaâ†’VHDL workflows. Iâ€™ve also completed full RTL-to-GDS flows in <strong>OpenLane</strong> including synthesis, place-route, DRC/LVS, and Liberty/LEF generation.
  </p>
</section>

<section class="tech-section">
  <h2 class="tech-heading">ğŸ§¬ AI, Computational Science & Machine Learning</h2>
  <p class="tech-text">
    Iâ€™ve applied ML and signal processing techniques to diverse problemsâ€”from <strong>wavelet-enhanced U-Net architectures for MRI segmentation</strong> to <strong>Monte Carlo simulations for option pricing</strong>, and <strong>multi-omics analysis</strong> integrating genomic variants and miRNA networks. 
  </p>

  <p class="tech-text">
    My experience also includes <strong>deep reinforcement learning</strong> (DDQN, Monte Carlo ES), chess engines, and quantum algorithms, including VQE, Groverâ€™s, Simonâ€™s, Shorâ€™s, and teleportation protocols.
  </p>
</section>

<section class="tech-section">
  <h2 class="tech-heading">ğŸ“¡ Embedded Systems & Hardware Design</h2>
  <p class="tech-text">
    Iâ€™ve designed full embedded systems such as <strong>EcoSync 8X</strong>, an ultrasonic SHM device with dsPIC33A, ESP32 pipelines, custom PCBs, and enclosure design. My coursework includes extensive MCU development (8051, dsPIC), analog design (filters, log amplifiers), and biomedical instrumentation (ECG amplifier).
  </p>
</section>

<section class="tech-section">
  <h2 class="tech-heading">ğŸ“š Teaching, Mentoring & Open Source</h2>
  <p class="tech-text">
    I frequently help peers debug circuits, design pipelines, understand VLSI/architecture concepts, and structure labs. 
    I also reproduce algorithms from research papersâ€”ranging from <strong>fault simulators</strong> to <strong>branch predictors</strong>â€”and I plan to publish clean, reusable documentation for students and developers.
  </p>
</section>

<section class="tech-section">
  <h2 class="tech-heading">ğŸ“˜ Complete Project Portfolio</h2>
  <p class="tech-text">
    You can find my full list of academic, research, and independent projects here:<br>
    <a class="portfolio-link" href="/academics" target="_blank">â¡ï¸ View All Projects</a>
  </p>
</section>
