Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 15 16:50:24 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.407        0.000                      0                  160        0.163        0.000                      0                  160        3.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_gpu_clk_wiz_0   {0.000 15.873}     31.746          31.500          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_gpu_clk_wiz_0        17.407        0.000                      0                  160        0.163        0.000                      0                  160       14.893        0.000                       0                   116  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_gpu_clk_wiz_0
  To Clock:  clk_gpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.407ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.960ns  (logic 3.613ns (25.880%)  route 10.347ns (74.120%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 r  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 r  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 f  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 f  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.817    11.992    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.324    12.316 r  my_graphics/block_gen/rgb_out[3]_i_1/O
                         net (fo=3, routed)           0.764    13.080    my_graphics/text_gen/D[1]
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.260    30.487    my_graphics/text_gen/rgb_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         30.487    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                 17.407    

Slack (MET) :             17.596ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.768ns  (logic 3.613ns (26.242%)  route 10.155ns (73.758%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 r  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 r  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 f  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 f  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.817    11.992    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.324    12.316 r  my_graphics/block_gen/rgb_out[3]_i_1/O
                         net (fo=3, routed)           0.572    12.888    my_graphics/text_gen/D[1]
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[3]_lopt_replica/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.263    30.484    my_graphics/text_gen/rgb_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.484    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                 17.596    

Slack (MET) :             17.626ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.943ns  (logic 3.587ns (25.725%)  route 10.356ns (74.275%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 f  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 f  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 f  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 r  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 r  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.817    11.992    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.290 r  my_graphics/block_gen/rgb_out[11]_i_2__0/O
                         net (fo=3, routed)           0.773    13.063    my_graphics/text_gen/D[5]
    SLICE_X5Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X5Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[11]_lopt_replica/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.058    30.689    my_graphics/text_gen/rgb_out_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.689    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 17.626    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.579ns  (logic 3.613ns (26.607%)  route 9.966ns (73.393%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 r  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 r  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 f  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 f  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.817    11.992    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.324    12.316 r  my_graphics/block_gen/rgb_out[3]_i_1/O
                         net (fo=3, routed)           0.382    12.698    my_graphics/text_gen/D[1]
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[3]/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.264    30.483    my_graphics/text_gen/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.483    
                         arrival time                         -12.698    
  -------------------------------------------------------------------
                         slack                                 17.785    

Slack (MET) :             17.847ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 3.587ns (26.183%)  route 10.113ns (73.817%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 f  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 f  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 f  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 r  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 r  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.817    11.992    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.290 r  my_graphics/block_gen/rgb_out[11]_i_2__0/O
                         net (fo=3, routed)           0.529    12.819    my_graphics/text_gen/D[5]
    SLICE_X5Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X5Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[11]/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)       -0.081    30.666    my_graphics/text_gen/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         30.666    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 17.847    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.558ns  (logic 3.587ns (26.457%)  route 9.971ns (73.543%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 f  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 f  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 f  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 r  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 r  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.711    11.886    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.184 r  my_graphics/block_gen/rgb_out[7]_i_1/O
                         net (fo=3, routed)           0.494    12.677    my_graphics/text_gen/D[3]
    SLICE_X4Y39          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X4Y39          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[7]_lopt_replica_2/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)       -0.081    30.666    my_graphics/text_gen/rgb_out_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         30.666    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.564ns  (logic 3.587ns (26.445%)  route 9.977ns (73.555%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 f  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 f  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 f  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 r  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 r  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.711    11.886    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.184 r  my_graphics/block_gen/rgb_out[7]_i_1/O
                         net (fo=3, routed)           0.499    12.683    my_graphics/text_gen/D[3]
    SLICE_X4Y39          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X4Y39          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[7]_lopt_replica/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)       -0.067    30.680    my_graphics/text_gen/rgb_out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.680    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             18.161ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.410ns  (logic 3.587ns (26.749%)  route 9.823ns (73.251%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 30.267 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 f  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 f  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 f  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 r  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 r  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.711    11.886    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.184 r  my_graphics/block_gen/rgb_out[7]_i_1/O
                         net (fo=3, routed)           0.346    12.530    my_graphics/text_gen/D[3]
    SLICE_X4Y41          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.516    30.267    my_graphics/text_gen/clk_gpu
    SLICE_X4Y41          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[7]/C
                         clock pessimism              0.577    30.843    
                         clock uncertainty           -0.095    30.748    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)       -0.058    30.690    my_graphics/text_gen/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         30.690    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                 18.161    

Slack (MET) :             18.486ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.171ns  (logic 3.587ns (27.235%)  route 9.584ns (72.765%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 f  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 f  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 f  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 r  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 r  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.817    11.992    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.290 r  my_graphics/block_gen/rgb_out[11]_i_2__0/O
                         net (fo=3, routed)           0.000    12.290    my_graphics/text_gen/D[5]
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X4Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[11]_lopt_replica_2/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)        0.029    30.776    my_graphics/text_gen/rgb_out_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         30.776    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 18.486    

Slack (MET) :             18.593ns  (required time - arrival time)
  Source:                 my_graphics/block_gen/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/text_gen/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_gpu_clk_wiz_0 rise@31.746ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.065ns  (logic 3.587ns (27.454%)  route 9.478ns (72.546%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.266 - 31.746 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.631    -0.881    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.425 r  my_graphics/block_gen/hc_out_reg[5]/Q
                         net (fo=5, routed)           0.853     0.428    my_graphics/block_gen/hc_block[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.552 f  my_graphics/block_gen/rgb_out[11]_i_272/O
                         net (fo=3, routed)           0.682     1.234    my_graphics/block_gen/rgb_out[11]_i_272_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.358 r  my_graphics/block_gen/rgb_out[11]_i_269/O
                         net (fo=7, routed)           0.588     1.946    my_graphics/block_gen/rgb_out[11]_i_269_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I2_O)        0.119     2.065 f  my_graphics/block_gen/rgb_out[11]_i_274/O
                         net (fo=1, routed)           0.342     2.407    my_graphics/block_gen/rgb_out[11]_i_274_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.332     2.739 r  my_graphics/block_gen/rgb_out[11]_i_266/O
                         net (fo=4, routed)           0.970     3.709    my_graphics/block_gen/rgb_out[11]_i_266_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.861 f  my_graphics/block_gen/rgb_out[11]_i_263/O
                         net (fo=2, routed)           0.307     4.168    my_graphics/block_gen/rgb_out[11]_i_263_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.326     4.494 r  my_graphics/block_gen/rgb_out[11]_i_259/O
                         net (fo=3, routed)           0.621     5.116    my_graphics/font_rom/rgb_out_reg[11]_i_91_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.240 r  my_graphics/font_rom/rgb_out[11]_i_202/O
                         net (fo=1, routed)           0.000     5.240    my_graphics/font_rom/rgb_out[11]_i_202_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.848 r  my_graphics/font_rom/rgb_out_reg[11]_i_91/O[3]
                         net (fo=122, routed)         2.174     8.022    my_graphics/font_rom/sel[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.307     8.329 r  my_graphics/font_rom/rgb_out[11]_i_115/O
                         net (fo=1, routed)           0.591     8.920    my_graphics/font_rom/rgb_out[11]_i_115_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.044 r  my_graphics/font_rom/rgb_out[11]_i_49/O
                         net (fo=1, routed)           0.828     9.872    my_graphics/font_rom/rgb_out[11]_i_49_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.996 r  my_graphics/font_rom/rgb_out[11]_i_21/O
                         net (fo=1, routed)           0.810    10.806    my_graphics/font_rom/line[12]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.930 f  my_graphics/font_rom/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000    10.930    my_graphics/font_rom/rgb_out[11]_i_9_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I1_O)      0.245    11.175 f  my_graphics/font_rom/rgb_out_reg[11]_i_3/O
                         net (fo=6, routed)           0.712    11.887    my_graphics/block_gen/rgb_out_reg[1]
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.298    12.185 r  my_graphics/block_gen/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    12.185    my_graphics/text_gen/D[0]
    SLICE_X5Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    W5                                                0.000    31.746 r  clk (IN)
                         net (fo=0)                   0.000    31.746    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    33.134 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.296    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    27.078 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.660    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.751 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         1.515    30.266    my_graphics/text_gen/clk_gpu
    SLICE_X5Y40          FDRE                                         r  my_graphics/text_gen/rgb_out_reg[1]/C
                         clock pessimism              0.577    30.842    
                         clock uncertainty           -0.095    30.747    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.031    30.778    my_graphics/text_gen/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         30.778    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                 18.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_graphics/frame_gen/h_blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/gpu_watch/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565    -0.616    my_graphics/frame_gen/clk_gpu
    SLICE_X9Y40          FDRE                                         r  my_graphics/frame_gen/h_blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  my_graphics/frame_gen/h_blank_out_reg/Q
                         net (fo=4, routed)           0.110    -0.365    my_graphics/frame_gen/h_blank_frame
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.045    -0.320 r  my_graphics/frame_gen/rgb_out[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.320    my_graphics/gpu_watch/rgb_out_reg[7]_0
    SLICE_X8Y40          FDRE                                         r  my_graphics/gpu_watch/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.835    -0.855    my_graphics/gpu_watch/clk_gpu
    SLICE_X8Y40          FDRE                                         r  my_graphics/gpu_watch/rgb_out_reg[7]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.120    -0.483    my_graphics/gpu_watch/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_graphics/gpu_watch/hc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/block_gen/hc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.590    -0.591    my_graphics/gpu_watch/clk_gpu
    SLICE_X7Y37          FDRE                                         r  my_graphics/gpu_watch/hc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_graphics/gpu_watch/hc_out_reg[7]/Q
                         net (fo=2, routed)           0.110    -0.340    my_graphics/block_gen/hc_out_reg[9]_0[7]
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.830    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[7]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.070    -0.506    my_graphics/block_gen/hc_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_graphics/gpu_watch/hc_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/block_gen/hc_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.735%)  route 0.112ns (44.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.591    -0.590    my_graphics/gpu_watch/clk_gpu
    SLICE_X7Y38          FDRE                                         r  my_graphics/gpu_watch/hc_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_graphics/gpu_watch/hc_out_reg[9]/Q
                         net (fo=2, routed)           0.112    -0.337    my_graphics/block_gen/hc_out_reg[9]_0[9]
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.830    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[9]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.072    -0.504    my_graphics/block_gen/hc_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_graphics/gpu_watch/hc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/block_gen/hc_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.590    -0.591    my_graphics/gpu_watch/clk_gpu
    SLICE_X7Y37          FDRE                                         r  my_graphics/gpu_watch/hc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  my_graphics/gpu_watch/hc_out_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.334    my_graphics/block_gen/hc_out_reg[9]_0[5]
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.830    my_graphics/block_gen/clk_gpu
    SLICE_X4Y37          FDRE                                         r  my_graphics/block_gen/hc_out_reg[5]/C
                         clock pessimism              0.253    -0.576    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.070    -0.506    my_graphics/block_gen/hc_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_graphics/timing_gen/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/timing_gen/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.466%)  route 0.146ns (43.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.562    -0.619    my_graphics/timing_gen/clk_gpu
    SLICE_X9Y36          FDRE                                         r  my_graphics/timing_gen/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_graphics/timing_gen/hcount_reg[4]/Q
                         net (fo=13, routed)          0.146    -0.333    my_graphics/timing_gen/Q[4]
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.048    -0.285 r  my_graphics/timing_gen/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    my_graphics/timing_gen/hcount[7]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  my_graphics/timing_gen/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.831    -0.859    my_graphics/timing_gen/clk_gpu
    SLICE_X8Y36          FDRE                                         r  my_graphics/timing_gen/hcount_reg[7]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.133    -0.473    my_graphics/timing_gen/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 my_graphics/gpu_watch/vc_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/block_gen/vc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.566    -0.615    my_graphics/gpu_watch/clk_gpu
    SLICE_X11Y45         FDRE                                         r  my_graphics/gpu_watch/vc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_graphics/gpu_watch/vc_out_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.358    my_graphics/block_gen/vc_out_reg[9]_0[7]
    SLICE_X10Y45         FDRE                                         r  my_graphics/block_gen/vc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.836    -0.854    my_graphics/block_gen/clk_gpu
    SLICE_X10Y45         FDRE                                         r  my_graphics/block_gen/vc_out_reg[7]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X10Y45         FDRE (Hold_fdre_C_D)         0.052    -0.550    my_graphics/block_gen/vc_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 my_graphics/timing_gen/v_blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/frame_gen/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.071%)  route 0.122ns (36.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565    -0.616    my_graphics/timing_gen/clk_gpu
    SLICE_X10Y40         FDRE                                         r  my_graphics/timing_gen/v_blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  my_graphics/timing_gen/v_blank_reg/Q
                         net (fo=4, routed)           0.122    -0.330    my_graphics/timing_gen/v_blank
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.045    -0.285 r  my_graphics/timing_gen/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    my_graphics/frame_gen/rgb_out_reg[7]_0
    SLICE_X10Y39         FDRE                                         r  my_graphics/frame_gen/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.834    -0.856    my_graphics/frame_gen/clk_gpu
    SLICE_X10Y39         FDRE                                         r  my_graphics/frame_gen/rgb_out_reg[7]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.121    -0.480    my_graphics/frame_gen/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 my_graphics/gpu_watch/vc_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/block_gen/vc_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565    -0.616    my_graphics/gpu_watch/clk_gpu
    SLICE_X10Y42         FDRE                                         r  my_graphics/gpu_watch/vc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  my_graphics/gpu_watch/vc_out_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.340    my_graphics/block_gen/vc_out_reg[9]_0[4]
    SLICE_X10Y43         FDRE                                         r  my_graphics/block_gen/vc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.836    -0.854    my_graphics/block_gen/clk_gpu
    SLICE_X10Y43         FDRE                                         r  my_graphics/block_gen/vc_out_reg[4]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.059    -0.540    my_graphics/block_gen/vc_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 my_graphics/timing_gen/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/timing_gen/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.404%)  route 0.150ns (44.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.562    -0.619    my_graphics/timing_gen/clk_gpu
    SLICE_X9Y36          FDRE                                         r  my_graphics/timing_gen/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_graphics/timing_gen/hcount_reg[4]/Q
                         net (fo=13, routed)          0.150    -0.329    my_graphics/timing_gen/Q[4]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  my_graphics/timing_gen/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    my_graphics/timing_gen/hcount[8]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  my_graphics/timing_gen/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.831    -0.859    my_graphics/timing_gen/clk_gpu
    SLICE_X8Y36          FDRE                                         r  my_graphics/timing_gen/hcount_reg[8]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121    -0.485    my_graphics/timing_gen/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 my_graphics/gpu_watch/vc_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            my_graphics/block_gen/vc_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_gpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_clk_wiz_0 rise@0.000ns - clk_gpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.565    -0.616    my_graphics/gpu_watch/clk_gpu
    SLICE_X10Y42         FDRE                                         r  my_graphics/gpu_watch/vc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  my_graphics/gpu_watch/vc_out_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.340    my_graphics/block_gen/vc_out_reg[9]_0[5]
    SLICE_X10Y43         FDRE                                         r  my_graphics/block_gen/vc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/clk_gpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=114, routed)         0.836    -0.854    my_graphics/block_gen/clk_gpu
    SLICE_X10Y43         FDRE                                         r  my_graphics/block_gen/vc_out_reg[5]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.052    -0.547    my_graphics/block_gen/vc_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gpu_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.746      29.591     BUFGCTRL_X0Y0    my_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.746      30.497     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X7Y41      my_graphics/block_gen/h_blank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X6Y38      my_graphics/block_gen/hc_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X7Y36      my_graphics/block_gen/hc_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X5Y38      my_graphics/block_gen/hc_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X6Y36      my_graphics/block_gen/hc_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X5Y37      my_graphics/block_gen/hc_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X4Y37      my_graphics/block_gen/hc_out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X4Y37      my_graphics/block_gen/hc_out_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/hs_out_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/hs_out_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/vs_out_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/vs_out_reg_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X7Y41      my_graphics/block_gen/h_blank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X5Y37      my_graphics/block_gen/hc_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X4Y37      my_graphics/block_gen/hc_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X4Y37      my_graphics/block_gen/hc_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X4Y37      my_graphics/block_gen/hc_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X5Y37      my_graphics/block_gen/hc_out_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/hs_out_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/vs_out_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/hs_out_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         15.873      14.893     SLICE_X8Y35      my_graphics/block_gen/vs_out_reg_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X10Y37     my_graphics/frame_gen/hc_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X9Y37      my_graphics/frame_gen/hc_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X9Y37      my_graphics/frame_gen/hc_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X10Y37     my_graphics/frame_gen/hc_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X9Y37      my_graphics/frame_gen/hc_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X8Y37      my_graphics/frame_gen/hc_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBOUT



