{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 14:55:25 2018 " "Info: Processing started: Mon Oct 01 14:55:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off elevator -c elevator " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf " "Info: Using vector source file \"E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "encoder4_test.vwf elevator.sim_ori.vwf " "Info: A backup of encoder4_test.vwf called elevator.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "ISDB_SIM_END_TIME_LESS_CHANNEL_END" "200.0 ns 1.0 us " "Info: Simulation end time 200.0 ns did not reach the end of the input vector, which ended at 1.0 us" {  } {  } 0 0 "Simulation end time %1!s! did not reach the end of the input vector, which ended at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "B\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"B\[3\]\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "B\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "B\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"B\[2\]\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "B\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "B\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"B\[1\]\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "B\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "B\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"B\[0\]\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "B\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCOD\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCOD\[1\]\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "PCOD\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCOD\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCOD\[0\]\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "PCOD\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PRESSED " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PRESSED\" in design." {  } { { "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "" { Waveform "E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf" "PRESSED" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|register2\|reset " "Warning: Can't find signal in vector source file for input pin \"\|register2\|reset\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|register2\|clk " "Warning: Can't find signal in vector source file for input pin \"\|register2\|clk\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|register2\|enable " "Warning: Can't find signal in vector source file for input pin \"\|register2\|enable\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|register2\|input\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|register2\|input\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|register2\|input\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|register2\|input\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      0.00 % " "Info: Simulation coverage is       0.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "0 " "Info: Number of transitions in simulation is 0" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "encoder4_test.vwf " "Info: Vector file encoder4_test.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 12 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Peak virtual memory: 107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 14:55:26 2018 " "Info: Processing ended: Mon Oct 01 14:55:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
