/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [4:0] _07_;
  wire [7:0] _08_;
  wire [7:0] _09_;
  wire [3:0] _10_;
  wire [15:0] _11_;
  wire [9:0] _12_;
  wire [4:0] _13_;
  wire [5:0] _14_;
  wire [6:0] _15_;
  reg [10:0] _16_;
  wire [21:0] _17_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [19:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_52z;
  wire [5:0] celloutsig_0_55z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_65z;
  wire [18:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[46] | in_data[24]);
  assign celloutsig_0_33z = ~(celloutsig_0_13z | celloutsig_0_30z[3]);
  assign celloutsig_0_42z = ~(celloutsig_0_36z[0] | celloutsig_0_30z[3]);
  assign celloutsig_0_84z = ~(celloutsig_0_55z[3] | celloutsig_0_59z[1]);
  assign celloutsig_1_5z = ~(in_data[144] | celloutsig_1_3z[5]);
  assign celloutsig_0_19z = ~(celloutsig_0_3z | _02_);
  assign celloutsig_0_21z = ~(celloutsig_0_13z | celloutsig_0_11z);
  assign celloutsig_0_22z = ~(celloutsig_0_20z | celloutsig_0_8z);
  assign celloutsig_0_3z = _03_ ^ _04_;
  assign celloutsig_0_4z = _05_ ^ in_data[74];
  assign celloutsig_1_9z = in_data[125] ^ celloutsig_1_2z[17];
  assign celloutsig_0_9z = celloutsig_0_4z ^ celloutsig_0_8z;
  assign celloutsig_1_19z = celloutsig_1_9z ^ celloutsig_1_14z[0];
  assign celloutsig_0_29z = celloutsig_0_19z ^ celloutsig_0_10z[1];
  assign celloutsig_0_37z = ~(celloutsig_0_7z[2] ^ celloutsig_0_7z[0]);
  assign celloutsig_0_5z = ~(_06_ ^ celloutsig_0_3z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[6] ^ celloutsig_1_5z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z ^ in_data[61]);
  assign celloutsig_0_12z = ~(celloutsig_0_3z ^ in_data[50]);
  assign celloutsig_0_25z = ~(celloutsig_0_23z ^ celloutsig_0_10z[0]);
  assign celloutsig_0_34z = _07_ + { celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_36z = { _08_[7], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_26z } + { _00_, _09_[6:3], celloutsig_0_6z };
  assign celloutsig_0_49z = { _03_, _10_[2], _06_, _01_ } + celloutsig_0_36z[6:3];
  assign celloutsig_0_51z = celloutsig_0_17z + { celloutsig_0_37z, celloutsig_0_49z };
  assign celloutsig_0_52z = { celloutsig_0_51z[2:1], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_23z } + { in_data[25:21], celloutsig_0_3z };
  assign celloutsig_0_65z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_10z } + { _07_[0], _12_[8:7], _08_[7], _11_[14:12], _02_, _11_[10], celloutsig_0_25z };
  assign celloutsig_0_69z = { celloutsig_0_28z[4:2], celloutsig_0_47z, celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_34z } + { celloutsig_0_65z[9:1], celloutsig_0_36z, celloutsig_0_42z, celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[134:125] + in_data[138:129];
  assign celloutsig_1_3z = celloutsig_1_0z + celloutsig_1_2z[19:10];
  assign celloutsig_0_10z = in_data[72:68] + { _13_[4], _03_, _10_[2], celloutsig_0_8z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _16_ <= 11'h000;
    else _16_ <= celloutsig_1_1z[12:2];
  reg [21:0] _49_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _49_ <= 22'h000000;
    else _49_ <= in_data[87:66];
  assign { _17_[21:18], _07_, _12_[8:7], _08_[7], _11_[14:12], _02_, _11_[10:7], _05_, _11_[5] } = _49_;
  reg [6:0] _50_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _50_ <= 7'h00;
    else _50_ <= in_data[28:22];
  assign { _04_, _15_[5], _13_[4], _03_, _10_[2], _06_, _01_ } = _50_;
  reg [5:0] _51_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _51_ <= 6'h00;
    else _51_ <= { celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_13z };
  assign { _14_[5], _00_, _09_[6:3] } = _51_;
  assign celloutsig_0_32z = { celloutsig_0_30z[3:0], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_23z, _17_[21:18], _07_, _12_[8:7], _08_[7], _11_[14:12], _02_, _11_[10:7], _05_, _11_[5] } < { celloutsig_0_22z, _17_[21:18], _07_, _12_[8:7], _08_[7], _11_[14:12], _02_, _11_[10:7], _05_, _11_[5], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_47z = { celloutsig_0_44z[19], celloutsig_0_22z, celloutsig_0_32z } < { celloutsig_0_24z[1:0], celloutsig_0_33z };
  assign celloutsig_0_11z = in_data[39:35] < { celloutsig_0_7z[3:0], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_10z } < { _17_[21:18], _07_[4:3] };
  assign celloutsig_0_18z = { celloutsig_0_6z[2], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z } < { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_23z = in_data[51:46] < { celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_26z = { _17_[19:18], _07_, _12_[8:7], _08_[7], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_13z } < { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_39z = celloutsig_0_26z & ~(celloutsig_0_32z);
  assign celloutsig_0_83z = celloutsig_0_39z & ~(celloutsig_0_69z[9]);
  assign celloutsig_1_18z = celloutsig_1_2z[6] & ~(celloutsig_1_7z[6]);
  assign celloutsig_0_13z = _02_ & ~(celloutsig_0_8z);
  assign celloutsig_0_14z = celloutsig_0_10z[0] & ~(celloutsig_0_6z[0]);
  assign celloutsig_0_20z = celloutsig_0_18z & ~(celloutsig_0_6z[2]);
  assign celloutsig_0_40z = { celloutsig_0_16z[7:3], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_39z, celloutsig_0_25z } % { 1'h1, in_data[31:25], celloutsig_0_23z };
  assign celloutsig_0_55z = { celloutsig_0_35z[8:4], celloutsig_0_18z } % { 1'h1, celloutsig_0_35z[3:1], celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_59z = celloutsig_0_52z[3:1] % { 1'h1, celloutsig_0_37z, celloutsig_0_14z };
  assign celloutsig_0_6z = { in_data[29:28], celloutsig_0_5z } % { 1'h1, celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_7z = { _13_[4], _03_, _10_[2], _06_, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[147:138], celloutsig_1_0z } % { 1'h1, in_data[187:169] };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z } % { 1'h1, _15_[5], _13_[4], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_7z[4:1], celloutsig_0_3z } % { 1'h1, _13_[4], _03_, _10_[2], _06_ };
  assign celloutsig_0_24z = { _13_[4], _03_, celloutsig_0_9z, celloutsig_0_20z } % { 1'h1, _10_[2], _06_, celloutsig_0_9z };
  assign celloutsig_0_28z = { _11_[10:8], celloutsig_0_3z, celloutsig_0_9z } % { 1'h1, _17_[19:18], _07_[4:3] };
  assign celloutsig_0_35z = { _13_[4], _03_, _10_[2], _06_, _01_, celloutsig_0_34z } - { in_data[90], celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_0_44z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_29z } - { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_1_1z = { in_data[130:120], celloutsig_1_0z } - in_data[161:141];
  assign celloutsig_1_7z = { _16_[10], celloutsig_1_3z, celloutsig_1_6z } - in_data[132:121];
  assign celloutsig_1_14z = celloutsig_1_7z[9:2] - { celloutsig_1_0z[8:3], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_30z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z } - { _03_, _10_[2], _06_, _01_, celloutsig_0_19z };
  assign _08_[6:0] = { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_26z };
  assign { _09_[7], _09_[2:0] } = { _00_, celloutsig_0_6z };
  assign { _10_[3], _10_[1:0] } = { _03_, _06_, _01_ };
  assign { _11_[15], _11_[11], _11_[6], _11_[4:2], _11_[0] } = { _08_[7], _02_, _05_, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _12_[9], _12_[6:0] } = { _07_[0], _08_[7], _11_[14:12], _02_, _11_[10], celloutsig_0_25z };
  assign _13_[3:0] = { _03_, _10_[2], celloutsig_0_8z, celloutsig_0_3z };
  assign _14_[4:0] = { _00_, _09_[6:3] };
  assign { _15_[6], _15_[4:0] } = { _04_, _13_[4], _03_, _10_[2], _06_, _01_ };
  assign _17_[17:0] = { _07_, _12_[8:7], _08_[7], _11_[14:12], _02_, _11_[10:7], _05_, _11_[5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
