# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/imports/INF3500/ch.vhd" \
"../../../../Lab1.srcs/sources_1/imports/INF3500/ch_tb.vhd" \

# Do not sort compile order
nosort
