[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Thu Dec  1 04:05:44 2022
[*]
[dumpfile] "/home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/rv32i_system.fst"
[dumpfile_mtime] "Thu Dec  1 03:56:40 2022"
[dumpfile_size] 17564
[savefile] "/home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/tests/rv32i_system.gtkw"
[timestart] 0
[size] 1846 1016
[pos] -1 -1
*-15.828230 120100 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test_rv32i_system.
[treeopen] test_rv32i_system.UUT.
[treeopen] test_rv32i_system.UUT.CORE.
[treeopen] test_rv32i_system.UUT.CORE.REGISTER_FILE.
[treeopen] test_rv32i_system.UUT.MMU.
[sst_width] 459
[signals_width] 302
[sst_expanded] 1
[sst_vpaned_height] 355
@28
test_rv32i_system.UUT.CORE.rst
test_rv32i_system.UUT.CORE.clk
test_rv32i_system.UUT.CORE.PC_ena
@22
test_rv32i_system.UUT.CORE.PC[31:0]
test_rv32i_system.UUT.CORE.instruction[31:0]
@2025
^1 /home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/gtkwave_filters/instruction_types.txt
test_rv32i_system.UUT.CORE.instruction_type[2:0]
@2024
^2 /home/ieykamp/Olin/CompArch/olin-cafe-f22/labs/03_risc-v-cpu/gtkwave_filters/controller_fsm_filter.txt
test_rv32i_system.UUT.CORE.cpu_controller[5:0]
@28
test_rv32i_system.UUT.CORE.instruction_store_ena
test_rv32i_system.UUT.CORE.zzz_firework
test_rv32i_system.UUT.CORE.reg_write
@22
test_rv32i_system.UUT.CORE.rfile_wr_data[31:0]
test_rv32i_system.UUT.CORE.rd[4:0]
test_rv32i_system.UUT.CORE.rs2_value[31:0]
@28
test_rv32i_system.UUT.CORE.imm_control[1:0]
@200
-r_x01
@c00022
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
@28
(0)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(1)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(2)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(3)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(4)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(5)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(6)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(7)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(8)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(9)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(10)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(11)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(12)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(13)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(14)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(15)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(16)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(17)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(18)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(19)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(20)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(21)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(22)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(23)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(24)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(25)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(26)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(27)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(28)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(29)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(30)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
(31)test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x01.q[31:0]
@1401200
-group_end
@200
-r_x02
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x02.q[31:0]
@200
-r_x03
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x03.q[31:0]
@200
-r_x04
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x04.q[31:0]
@200
-r_x05
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x05.q[31:0]
@200
-r_x06
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x06.q[31:0]
@200
-r_x07
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x07.q[31:0]
@200
-r_x08
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x08.q[31:0]
@200
-r_x09
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x09.q[31:0]
@200
-r_x18 = s2
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x18.q[31:0]
@200
-r_x24
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x24.q[31:0]
@200
-r_x28
@22
test_rv32i_system.UUT.CORE.REGISTER_FILE.r_x28.q[31:0]
[pattern_trace] 1
[pattern_trace] 0
