read -sv run_verilog_mid/adder_32b_9_97_2e04ecb9a6779a6af4ce8e05fef0d4c0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_2e04ecb9a6779a6af4ce8e05fef0d4c0_yosys.v
