

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_5u_relu_config21_s'
================================================================
* Date:           Sun Nov 14 10:23:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.255|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 4 [1/1] (2.18ns)   --->   "%empty = call { i14, i14, i14, i14, i14 } @_ssdm_op_Read.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P(i14* %data_V_data_0_V, i14* %data_V_data_1_V, i14* %data_V_data_2_V, i14* %data_V_data_3_V, i14* %data_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_data_V_40_0 = extractvalue { i14, i14, i14, i14, i14 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 5 'extractvalue' 'tmp_data_V_40_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_40_1 = extractvalue { i14, i14, i14, i14, i14 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 6 'extractvalue' 'tmp_data_V_40_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_40_2 = extractvalue { i14, i14, i14, i14, i14 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 7 'extractvalue' 'tmp_data_V_40_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_40_3 = extractvalue { i14, i14, i14, i14, i14 } %empty, 3" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 8 'extractvalue' 'tmp_data_V_40_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V_40_4 = extractvalue { i14, i14, i14, i14, i14 } %empty, 4" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 9 'extractvalue' 'tmp_data_V_40_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %tmp_data_V_40_0, i32 3, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_0, i32 2)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 11 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln415_s = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_0, i32 3, i32 7)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 12 'partselect' 'trunc_ln415_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_0, i32 9, i32 13)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 13 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln879 = icmp eq i5 %p_Result_s, -1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 14 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln768 = icmp eq i5 %p_Result_s, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 15 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %tmp_data_V_40_1, i32 3, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 16 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_1, i32 2)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 17 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln415_6 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_1, i32 3, i32 7)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 18 'partselect' 'trunc_ln415_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_11_1 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_1, i32 9, i32 13)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 19 'partselect' 'p_Result_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln879_8 = icmp eq i5 %p_Result_11_1, -1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 20 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln768_8 = icmp eq i5 %p_Result_11_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 21 'icmp' 'icmp_ln768_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %tmp_data_V_40_2, i32 3, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 22 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_2, i32 2)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 23 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln415_7 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_2, i32 3, i32 7)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 24 'partselect' 'trunc_ln415_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_11_2 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_2, i32 9, i32 13)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 25 'partselect' 'p_Result_11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln879_9 = icmp eq i5 %p_Result_11_2, -1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 26 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln768_9 = icmp eq i5 %p_Result_11_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 27 'icmp' 'icmp_ln768_9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %tmp_data_V_40_3, i32 3, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 28 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_3, i32 2)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 29 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln415_8 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_3, i32 3, i32 7)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 30 'partselect' 'trunc_ln415_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_11_3 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_3, i32 9, i32 13)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 31 'partselect' 'p_Result_11_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln879_10 = icmp eq i5 %p_Result_11_3, -1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 32 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln768_10 = icmp eq i5 %p_Result_11_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 33 'icmp' 'icmp_ln768_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %tmp_data_V_40_4, i32 3, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 34 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_4, i32 2)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 35 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln415_9 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_4, i32 3, i32 7)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 36 'partselect' 'trunc_ln415_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_11_4 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_data_V_40_4, i32 9, i32 13)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 37 'partselect' 'p_Result_11_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.36ns)   --->   "%icmp_ln879_11 = icmp eq i5 %p_Result_11_4, -1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 38 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln768_11 = icmp eq i5 %p_Result_11_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 39 'icmp' 'icmp_ln768_11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 40 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %tmp_data_V_40_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 40 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_0, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 41 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_38 to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 42 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_38 to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 43 'zext' 'zext_ln415_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln415 = add i6 %trunc_ln, %zext_ln415" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 44 'add' 'add_ln415' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln416 = add i5 %trunc_ln415_s, %zext_ln415_16" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 45 'add' 'add_ln416' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 46 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln416 = xor i1 %tmp_39, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 47 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%and_ln416 = and i1 %tmp_37, %xor_ln416" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 48 'and' 'and_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 49 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 50 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 51 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %tmp_40, %xor_ln785" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 52 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i5 -1, i5 %add_ln416" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 53 'select' 'select_ln340' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %tmp_data_V_40_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 54 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_1, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 55 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln415_8 = zext i1 %tmp_42 to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 56 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_42 to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 57 'zext' 'zext_ln415_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln415_8 = add i6 %trunc_ln708_s, %zext_ln415_8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 58 'add' 'add_ln415_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln416_8 = add i5 %trunc_ln415_6, %zext_ln415_17" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 59 'add' 'add_ln416_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_8, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 60 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln416_8 = xor i1 %tmp_43, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 61 'xor' 'xor_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%and_ln416_8 = and i1 %tmp_41, %xor_ln416_8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 62 'and' 'and_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_8, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 63 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_8, i1 %icmp_ln768_8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 64 'select' 'select_ln777_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln785_1 = xor i1 %select_ln777_8, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 65 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_1 = or i1 %tmp_44, %xor_ln785_1" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 66 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i5 -1, i5 %add_ln416_8" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 67 'select' 'select_ln340_1' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %tmp_data_V_40_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 68 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_2, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 69 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln415_9 = zext i1 %tmp_46 to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 70 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln415_18 = zext i1 %tmp_46 to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 71 'zext' 'zext_ln415_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln415_9 = add i6 %trunc_ln708_17, %zext_ln415_9" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 72 'add' 'add_ln415_9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln416_9 = add i5 %trunc_ln415_7, %zext_ln415_18" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 73 'add' 'add_ln416_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_9, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 74 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln416_9 = xor i1 %tmp_47, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 75 'xor' 'xor_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%and_ln416_9 = and i1 %tmp_45, %xor_ln416_9" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 76 'and' 'and_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_9, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 77 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_9, i1 %icmp_ln768_9" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 78 'select' 'select_ln777_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln785_2 = xor i1 %select_ln777_9, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 79 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_2 = or i1 %tmp_48, %xor_ln785_2" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 80 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i5 -1, i5 %add_ln416_9" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 81 'select' 'select_ln340_2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %tmp_data_V_40_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 82 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_3, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 83 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln415_10 = zext i1 %tmp_50 to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 84 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln415_19 = zext i1 %tmp_50 to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 85 'zext' 'zext_ln415_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln415_10 = add i6 %trunc_ln708_18, %zext_ln415_10" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 86 'add' 'add_ln415_10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln416_10 = add i5 %trunc_ln415_8, %zext_ln415_19" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 87 'add' 'add_ln416_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_10, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 88 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln416_10 = xor i1 %tmp_51, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 89 'xor' 'xor_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%and_ln416_10 = and i1 %tmp_49, %xor_ln416_10" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 90 'and' 'and_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_10, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 91 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_10, i1 %icmp_ln768_10" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 92 'select' 'select_ln777_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln785_3 = xor i1 %select_ln777_10, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 93 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_3 = or i1 %tmp_52, %xor_ln785_3" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 94 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i5 -1, i5 %add_ln416_10" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 95 'select' 'select_ln340_3' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %tmp_data_V_40_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 96 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_data_V_40_4, i32 8)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 97 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln415_11 = zext i1 %tmp_54 to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 98 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln415_20 = zext i1 %tmp_54 to i5" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 99 'zext' 'zext_ln415_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln415_11 = add i6 %trunc_ln708_19, %zext_ln415_11" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 100 'add' 'add_ln415_11' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.78ns)   --->   "%add_ln416_11 = add i5 %trunc_ln415_9, %zext_ln415_20" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 101 'add' 'add_ln416_11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_11, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 102 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln416_11 = xor i1 %tmp_55, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 103 'xor' 'xor_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%and_ln416_11 = and i1 %tmp_53, %xor_ln416_11" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 104 'and' 'and_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %add_ln415_11, i32 5)" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 105 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_11, i1 %icmp_ln768_11" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 106 'select' 'select_ln777_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln785_4 = xor i1 %select_ln777_11, true" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 107 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_4 = or i1 %tmp_56, %xor_ln785_4" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 108 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_4, i5 -1, i5 %add_ln416_11" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 109 'select' 'select_ln340_4' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i5 %select_ln340, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 110 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i5 %select_ln340_1, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 111 'select' 'tmp_data_1_V' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i5 %select_ln340_2, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 112 'select' 'tmp_data_2_V' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i5 %select_ln340_3, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 113 'select' 'tmp_data_3_V' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i5 %select_ln340_4, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 114 'select' 'tmp_data_4_V' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str68) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str68)" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 126 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:61]   --->   Operation 127 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_data_0_V_2 = zext i5 %tmp_data_0_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 128 'zext' 'tmp_data_0_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_1_V_2 = zext i5 %tmp_data_1_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 129 'zext' 'tmp_data_1_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_2_V_2 = zext i5 %tmp_data_2_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 130 'zext' 'tmp_data_2_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_3_V_1 = zext i5 %tmp_data_3_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 131 'zext' 'tmp_data_3_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_data_4_V_1 = zext i5 %tmp_data_4_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 132 'zext' 'tmp_data_4_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i6P.i6P.i6P.i6P.i6P(i6* %res_V_data_0_V, i6* %res_V_data_1_V, i6* %res_V_data_2_V, i6* %res_V_data_3_V, i6* %res_V_data_4_V, i6 %tmp_data_0_V_2, i6 %tmp_data_1_V_2, i6 %tmp_data_2_V_2, i6 %tmp_data_3_V_1, i6 %tmp_data_4_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:73]   --->   Operation 133 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str68, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:74]   --->   Operation 134 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:75]   --->   Operation 135 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.55ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:63) [24]  (2.19 ns)
	'icmp' operation ('icmp_ln879', firmware/nnet_utils/nnet_activation_stream.h:69) [44]  (1.36 ns)

 <State 2>: 4.25ns
The critical path consists of the following:
	'add' operation ('add_ln415', firmware/nnet_utils/nnet_activation_stream.h:69) [37]  (1.83 ns)
	'or' operation ('or_ln340', firmware/nnet_utils/nnet_activation_stream.h:69) [48]  (0 ns)
	'select' operation ('select_ln340', firmware/nnet_utils/nnet_activation_stream.h:69) [49]  (1.22 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:69) [130]  (1.22 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:73) [140]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
