

================================================================
== Vivado HLS Report for 'unop_mm'
================================================================
* Date:           Wed Oct  3 19:15:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_common  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    461|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|     558|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     558|    556|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_10_fu_268_p2     |     *    |      3|  0|  20|          32|          32|
    |C_d0                 |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_195_p2        |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_210_p2        |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_236_p2        |     +    |      0|  0|  38|          31|           1|
    |next_mul2_fu_181_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul4_fu_176_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_253_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_216_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_6_fu_258_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_242_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_3_fu_205_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_7_fu_231_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_190_p2        |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 461|         445|         355|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |i_reg_108         |   9|          2|   31|         62|
    |j_reg_143         |   9|          2|   31|         62|
    |k_reg_154         |   9|          2|   31|         62|
    |phi_mul1_reg_119  |   9|          2|   32|         64|
    |phi_mul3_reg_131  |   9|          2|   32|         64|
    |phi_mul_reg_165   |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  95|         20|  190|        386|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |A_load_reg_358     |  32|   0|   32|          0|
    |B_load_reg_363     |  32|   0|   32|          0|
    |C_addr_reg_330     |  14|   0|   14|          0|
    |C_load_reg_373     |  32|   0|   32|          0|
    |ap_CS_fsm          |   7|   0|    7|          0|
    |i_1_reg_312        |  31|   0|   31|          0|
    |i_reg_108          |  31|   0|   31|          0|
    |j_1_reg_325        |  31|   0|   31|          0|
    |j_cast_reg_317     |  31|   0|   32|          1|
    |j_reg_143          |  31|   0|   31|          0|
    |k_1_reg_338        |  31|   0|   31|          0|
    |k_reg_154          |  31|   0|   31|          0|
    |next_mul2_reg_304  |  32|   0|   32|          0|
    |next_mul4_reg_299  |  32|   0|   32|          0|
    |next_mul_reg_348   |  32|   0|   32|          0|
    |phi_mul1_reg_119   |  32|   0|   32|          0|
    |phi_mul3_reg_131   |  32|   0|   32|          0|
    |phi_mul_reg_165    |  32|   0|   32|          0|
    |tmp_10_reg_368     |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 558|   0|  559|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    unop_mm   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    unop_mm   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    unop_mm   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    unop_mm   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    unop_mm   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    unop_mm   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_3)
	2  / (!tmp_3)
4 --> 
	5  / (tmp_7)
	3  / (!tmp_7)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @unop_mm_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 18 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 19 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind"   --->   Operation 20 'read' 'nB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 21 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [PartA/unop_mm.cpp:7]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %8 ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %8 ]"   --->   Operation 24 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i32 [ 0, %0 ], [ %next_mul4, %8 ]"   --->   Operation 25 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%next_mul4 = add i32 %phi_mul3, %nC_read"   --->   Operation 26 'add' 'next_mul4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%next_mul2 = add i32 %phi_mul1, %nA_read"   --->   Operation 27 'add' 'next_mul2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartA/unop_mm.cpp:7]   --->   Operation 28 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mC_read" [PartA/unop_mm.cpp:7]   --->   Operation 29 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [PartA/unop_mm.cpp:7]   --->   Operation 30 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %9" [PartA/unop_mm.cpp:7]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [PartA/unop_mm.cpp:8]   --->   Operation 32 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [PartA/unop_mm.cpp:8]   --->   Operation 33 'specregionbegin' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %3" [PartA/unop_mm.cpp:9]   --->   Operation 34 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [PartA/unop_mm.cpp:17]   --->   Operation 35 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %2 ], [ %j_1, %7 ]"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [PartA/unop_mm.cpp:9]   --->   Operation 37 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %j_cast, %nC_read" [PartA/unop_mm.cpp:9]   --->   Operation 38 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [PartA/unop_mm.cpp:9]   --->   Operation 39 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %4, label %8" [PartA/unop_mm.cpp:9]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [PartA/unop_mm.cpp:10]   --->   Operation 41 'specloopname' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind" [PartA/unop_mm.cpp:10]   --->   Operation 42 'specregionbegin' 'tmp_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %j_cast, %phi_mul3" [PartA/unop_mm.cpp:13]   --->   Operation 43 'add' 'tmp_4' <Predicate = (tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %tmp_4 to i64" [PartA/unop_mm.cpp:13]   --->   Operation 44 'sext' 'tmp_5' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_5" [PartA/unop_mm.cpp:13]   --->   Operation 45 'getelementptr' 'C_addr' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %5" [PartA/unop_mm.cpp:11]   --->   Operation 46 'br' <Predicate = (tmp_3)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_s) nounwind" [PartA/unop_mm.cpp:16]   --->   Operation 47 'specregionend' 'empty_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [PartA/unop_mm.cpp:7]   --->   Operation 48 'br' <Predicate = (!tmp_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %4 ], [ %k_1, %6 ]"   --->   Operation 49 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %4 ], [ %next_mul, %6 ]"   --->   Operation 50 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartA/unop_mm.cpp:11]   --->   Operation 51 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %k_cast, %nA_read" [PartA/unop_mm.cpp:11]   --->   Operation 52 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.52ns)   --->   "%k_1 = add i31 %k, 1" [PartA/unop_mm.cpp:11]   --->   Operation 53 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %6, label %7" [PartA/unop_mm.cpp:11]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 %k_cast, %phi_mul1" [PartA/unop_mm.cpp:13]   --->   Operation 55 'add' 'tmp_8' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %tmp_8 to i64" [PartA/unop_mm.cpp:13]   --->   Operation 56 'sext' 'tmp_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_9" [PartA/unop_mm.cpp:13]   --->   Operation 57 'getelementptr' 'A_addr' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 58 'load' 'A_load' <Predicate = (tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 59 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %nB_read"   --->   Operation 59 'add' 'next_mul' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.55ns)   --->   "%tmp_6 = add nsw i32 %phi_mul, %j_cast" [PartA/unop_mm.cpp:13]   --->   Operation 60 'add' 'tmp_6' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %tmp_6 to i64" [PartA/unop_mm.cpp:13]   --->   Operation 61 'sext' 'tmp_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_2" [PartA/unop_mm.cpp:13]   --->   Operation 62 'getelementptr' 'B_addr' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 63 'load' 'B_load' <Predicate = (tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_1) nounwind" [PartA/unop_mm.cpp:15]   --->   Operation 64 'specregionend' 'empty' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %3" [PartA/unop_mm.cpp:9]   --->   Operation 65 'br' <Predicate = (!tmp_7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 66 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 67 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 68 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 69 [1/1] (8.51ns)   --->   "%tmp_10 = mul nsw i32 %B_load, %A_load" [PartA/unop_mm.cpp:13]   --->   Operation 69 'mul' 'tmp_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 70 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [PartA/unop_mm.cpp:12]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.55ns)   --->   "%tmp_11 = add nsw i32 %C_load, %tmp_10" [PartA/unop_mm.cpp:13]   --->   Operation 72 'add' 'tmp_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %tmp_11, i32* %C_addr, align 4" [PartA/unop_mm.cpp:13]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %5" [PartA/unop_mm.cpp:11]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8  (specbitsmap    ) [ 00000000]
StgValue_9  (specbitsmap    ) [ 00000000]
StgValue_10 (specbitsmap    ) [ 00000000]
StgValue_11 (specbitsmap    ) [ 00000000]
StgValue_12 (specbitsmap    ) [ 00000000]
StgValue_13 (specbitsmap    ) [ 00000000]
StgValue_14 (specbitsmap    ) [ 00000000]
StgValue_15 (specbitsmap    ) [ 00000000]
StgValue_16 (specbitsmap    ) [ 00000000]
StgValue_17 (spectopmodule  ) [ 00000000]
nC_read     (read           ) [ 00111111]
mC_read     (read           ) [ 00111111]
nB_read     (read           ) [ 00111111]
nA_read     (read           ) [ 00111111]
StgValue_22 (br             ) [ 01111111]
i           (phi            ) [ 00100000]
phi_mul1    (phi            ) [ 00101111]
phi_mul3    (phi            ) [ 00111111]
next_mul4   (add            ) [ 01111111]
next_mul2   (add            ) [ 01111111]
i_cast      (zext           ) [ 00000000]
tmp         (icmp           ) [ 00111111]
i_1         (add            ) [ 01111111]
StgValue_31 (br             ) [ 00000000]
StgValue_32 (specloopname   ) [ 00000000]
tmp_s       (specregionbegin) [ 00011111]
StgValue_34 (br             ) [ 00111111]
StgValue_35 (ret            ) [ 00000000]
j           (phi            ) [ 00010000]
j_cast      (zext           ) [ 00001111]
tmp_3       (icmp           ) [ 00111111]
j_1         (add            ) [ 00111111]
StgValue_40 (br             ) [ 00000000]
StgValue_41 (specloopname   ) [ 00000000]
tmp_1       (specregionbegin) [ 00001111]
tmp_4       (add            ) [ 00000000]
tmp_5       (sext           ) [ 00000000]
C_addr      (getelementptr  ) [ 00001111]
StgValue_46 (br             ) [ 00111111]
empty_2     (specregionend  ) [ 00000000]
StgValue_48 (br             ) [ 01111111]
k           (phi            ) [ 00001000]
phi_mul     (phi            ) [ 00001000]
k_cast      (zext           ) [ 00000000]
tmp_7       (icmp           ) [ 00111111]
k_1         (add            ) [ 00111111]
StgValue_54 (br             ) [ 00000000]
tmp_8       (add            ) [ 00000000]
tmp_9       (sext           ) [ 00000000]
A_addr      (getelementptr  ) [ 00000100]
next_mul    (add            ) [ 00111111]
tmp_6       (add            ) [ 00000000]
tmp_2       (sext           ) [ 00000000]
B_addr      (getelementptr  ) [ 00000100]
empty       (specregionend  ) [ 00000000]
StgValue_65 (br             ) [ 00111111]
A_load      (load           ) [ 00000010]
B_load      (load           ) [ 00000010]
tmp_10      (mul            ) [ 00000001]
C_load      (load           ) [ 00000001]
StgValue_71 (specloopname   ) [ 00000000]
tmp_11      (add            ) [ 00000000]
StgValue_73 (store          ) [ 00000000]
StgValue_74 (br             ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unop_mm_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="nC_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mC_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="nB_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="nA_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="C_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="2"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/5 StgValue_73/7 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="1"/>
<pin id="110" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="31" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="phi_mul1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="phi_mul1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul3_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul3_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="1"/>
<pin id="145" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="31" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="k_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="1"/>
<pin id="156" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="31" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="phi_mul_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="phi_mul_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="next_mul4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="next_mul2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="3"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="k_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="next_mul_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="3"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="31" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_10_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_11_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="nC_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="mC_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="nB_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="3"/>
<pin id="290" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nB_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="nA_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="next_mul4_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="next_mul2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_cast_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="325" class="1005" name="j_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="C_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="2"/>
<pin id="332" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="k_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="A_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="1"/>
<pin id="345" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="next_mul_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="353" class="1005" name="B_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="1"/>
<pin id="355" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="A_load_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="363" class="1005" name="B_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_10_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="373" class="1005" name="C_load_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="135" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="123" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="112" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="112" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="147" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="147" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="201" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="131" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="230"><net_src comp="158" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="158" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="227" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="119" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="257"><net_src comp="169" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="169" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="276"><net_src comp="272" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="280"><net_src comp="46" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="286"><net_src comp="52" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="291"><net_src comp="58" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="296"><net_src comp="64" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="302"><net_src comp="176" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="307"><net_src comp="181" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="315"><net_src comp="195" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="320"><net_src comp="201" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="328"><net_src comp="210" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="333"><net_src comp="70" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="341"><net_src comp="236" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="346"><net_src comp="77" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="351"><net_src comp="253" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="356"><net_src comp="90" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="361"><net_src comp="84" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="366"><net_src comp="97" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="371"><net_src comp="268" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="376"><net_src comp="103" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
 - Input state : 
	Port: unop_mm : A | {4 5 }
	Port: unop_mm : B | {4 5 }
	Port: unop_mm : C | {5 6 }
	Port: unop_mm : nA | {1 }
	Port: unop_mm : nB | {1 }
	Port: unop_mm : mC | {1 }
	Port: unop_mm : nC | {1 }
  - Chain level:
	State 1
	State 2
		next_mul4 : 1
		next_mul2 : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_31 : 3
	State 3
		j_cast : 1
		tmp_3 : 2
		j_1 : 1
		StgValue_40 : 3
		tmp_4 : 2
		tmp_5 : 3
		C_addr : 4
	State 4
		k_cast : 1
		tmp_7 : 2
		k_1 : 1
		StgValue_54 : 3
		tmp_8 : 2
		tmp_9 : 3
		A_addr : 4
		A_load : 5
		next_mul : 1
		tmp_6 : 1
		tmp_2 : 2
		B_addr : 3
		B_load : 4
	State 5
	State 6
	State 7
		StgValue_73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  next_mul4_fu_176  |    0    |    0    |    39   |
|          |  next_mul2_fu_181  |    0    |    0    |    39   |
|          |     i_1_fu_195     |    0    |    0    |    38   |
|          |     j_1_fu_210     |    0    |    0    |    38   |
|    add   |    tmp_4_fu_216    |    0    |    0    |    39   |
|          |     k_1_fu_236     |    0    |    0    |    38   |
|          |    tmp_8_fu_242    |    0    |    0    |    39   |
|          |   next_mul_fu_253  |    0    |    0    |    39   |
|          |    tmp_6_fu_258    |    0    |    0    |    39   |
|          |    tmp_11_fu_272   |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_190     |    0    |    0    |    18   |
|   icmp   |    tmp_3_fu_205    |    0    |    0    |    18   |
|          |    tmp_7_fu_231    |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_10_fu_268   |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          | nC_read_read_fu_46 |    0    |    0    |    0    |
|   read   | mC_read_read_fu_52 |    0    |    0    |    0    |
|          | nB_read_read_fu_58 |    0    |    0    |    0    |
|          | nA_read_read_fu_64 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    i_cast_fu_186   |    0    |    0    |    0    |
|   zext   |    j_cast_fu_201   |    0    |    0    |    0    |
|          |    k_cast_fu_227   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_222    |    0    |    0    |    0    |
|   sext   |    tmp_9_fu_248    |    0    |    0    |    0    |
|          |    tmp_2_fu_263    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   461   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  A_addr_reg_343 |   14   |
|  A_load_reg_358 |   32   |
|  B_addr_reg_353 |   14   |
|  B_load_reg_363 |   32   |
|  C_addr_reg_330 |   14   |
|  C_load_reg_373 |   32   |
|   i_1_reg_312   |   31   |
|    i_reg_108    |   31   |
|   j_1_reg_325   |   31   |
|  j_cast_reg_317 |   32   |
|    j_reg_143    |   31   |
|   k_1_reg_338   |   31   |
|    k_reg_154    |   31   |
| mC_read_reg_283 |   32   |
| nA_read_reg_293 |   32   |
| nB_read_reg_288 |   32   |
| nC_read_reg_277 |   32   |
|next_mul2_reg_304|   32   |
|next_mul4_reg_299|   32   |
| next_mul_reg_348|   32   |
| phi_mul1_reg_119|   32   |
| phi_mul3_reg_131|   32   |
| phi_mul_reg_165 |   32   |
|  tmp_10_reg_368 |   32   |
+-----------------+--------+
|      Total      |   708  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    9    |
| phi_mul1_reg_119 |  p0  |   2  |  32  |   64   ||    9    |
| phi_mul3_reg_131 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   184  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   461  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   708  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   708  |   497  |
+-----------+--------+--------+--------+--------+
