# do PS2.do 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Master
# 
# Top level modules:
# 	Master
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Master_vlg_sample_tst
# -- Compiling module Master_vlg_check_tst
# -- Compiling module Master_vlg_vec_tst
# 
# Top level modules:
# 	Master_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.Master_vlg_vec_tst 
# Loading work.Master_vlg_vec_tst
# Loading work.Master
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading work.Master_vlg_sample_tst
# Loading work.Master_vlg_check_tst
# ** Warning: (vsim-3017) Waveform.vwf.vt(579): [TFMPC] - Too few port connections. Expected 34, found 30.
# 
#         Region: /Master_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Waveform.vwf.vt(579): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(579): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(579): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(579): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11711 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 25000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 125000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 220000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 295000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 380000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 430000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
#  Note : Cycloneive PLL locked to incoming clock
# Time: 500000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 525000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 555000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 595000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 610000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Note : Cycloneive PLL lost lock
# Time: 610000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 645000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is over VCO range. Cycloneive PLL may lose lock
# Time: 790000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 875000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Warning : Input clock freq. is under VCO range. Cycloneive PLL may lose lock
# Time: 940000.000 ps  Instance: Master_vlg_vec_tst.i1.\sound|Audio_Controller|Audio_Clock|altpll_component|pll 
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(497)
#    Time: 1 us  Iteration: 0  Instance: /Master_vlg_vec_tst/tb_out
