{
    "code": "module TopModule (\n    input logic clk,\n    input logic areset,\n    input logic load,\n    input logic ena,\n    input logic [3:0] data,\n    output logic [3:0] q\n);\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 4'b0000; // Asynchronous reset to zero\n        end else if (load) begin\n            q <= data; // Load data into the shift register\n        end else if (ena) begin\n            q <= {1'b0, q[3:1]}; // Shift right with q[3] set to zero\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}