/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p675vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 38207.800000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007256;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007067;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001671;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.217654, 1.240036, 1.268601, 1.318028, 1.403909" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004025 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.231227, 0.256096, 0.287836, 0.342754, 0.438178" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.463859, 0.488728, 0.520468, 0.575386, 0.670809" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.352948, 1.377818, 1.409557, 1.464475, 1.559898" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.352950" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.886619") ;
            }
            fall_power("scalar") {
                values ("0.098513") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.834678") ;
            }
            fall_power("scalar") {
                values ("0.092742") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.860649") ;
            }
            fall_power("scalar") {
                values ("0.095628") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.004976") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001828 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.352958, 0.376318, 0.409925, 0.474428, 0.586468",\
              "0.328755, 0.352115, 0.385721, 0.450225, 0.562265",\
              "0.299379, 0.322739, 0.356346, 0.420849, 0.532889",\
              "0.250091, 0.273451, 0.307058, 0.371562, 0.483601",\
              "0.172216, 0.195576, 0.229183, 0.293686, 0.405726"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.352958, 0.376318, 0.409925, 0.474428, 0.586468",\
              "0.328755, 0.352115, 0.385721, 0.450225, 0.562265",\
              "0.299379, 0.322739, 0.356346, 0.420849, 0.532889",\
              "0.250091, 0.273451, 0.307058, 0.371562, 0.483601",\
              "0.172216, 0.195576, 0.229183, 0.293686, 0.405726"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177392, 0.166836, 0.151967, 0.128478, 0.093786",\
              "0.211348, 0.200793, 0.185923, 0.162435, 0.127743",\
              "0.254234, 0.243679, 0.228809, 0.205321, 0.170628",\
              "0.328294, 0.317739, 0.302870, 0.279381, 0.244689",\
              "0.456348, 0.445793, 0.430923, 0.407435, 0.372742"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.177392, 0.166836, 0.151967, 0.128478, 0.093786",\
              "0.211348, 0.200793, 0.185923, 0.162435, 0.127743",\
              "0.254234, 0.243679, 0.228809, 0.205321, 0.170628",\
              "0.328294, 0.317739, 0.302870, 0.279381, 0.244689",\
              "0.456348, 0.445793, 0.430923, 0.407435, 0.372742"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003112") ;
            }
            fall_power("scalar") {
                values ("0.003112") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001242 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254608, 0.277209, 0.308307, 0.368115, 0.472870",\
              "0.230468, 0.253069, 0.284167, 0.343976, 0.448730",\
              "0.199831, 0.222431, 0.253530, 0.313338, 0.418093",\
              "0.146667, 0.169267, 0.200366, 0.260174, 0.364929",\
              "0.055370, 0.077970, 0.109069, 0.168877, 0.273632"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254608, 0.277209, 0.308307, 0.368115, 0.472870",\
              "0.230468, 0.253069, 0.284167, 0.343976, 0.448730",\
              "0.199831, 0.222431, 0.253530, 0.313338, 0.418093",\
              "0.146667, 0.169267, 0.200366, 0.260174, 0.364929",\
              "0.055370, 0.077970, 0.109069, 0.168877, 0.273632"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349911, 0.339823, 0.325447, 0.301834, 0.267776",\
              "0.383868, 0.373779, 0.359403, 0.335790, 0.301733",\
              "0.426754, 0.416665, 0.402289, 0.378676, 0.344619",\
              "0.500814, 0.490726, 0.476349, 0.452737, 0.418679",\
              "0.636755, 0.625657, 0.609843, 0.583869, 0.546733"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349911, 0.339823, 0.325447, 0.301834, 0.267776",\
              "0.383868, 0.373779, 0.359403, 0.335790, 0.301733",\
              "0.426754, 0.416665, 0.402289, 0.378676, 0.344619",\
              "0.500814, 0.490726, 0.476349, 0.452737, 0.418679",\
              "0.636755, 0.625657, 0.609843, 0.583869, 0.546733"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.023222") ;
            }
            fall_power("scalar") {
                values ("0.023222") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001588 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177662, 0.204347, 0.239762, 0.307213, 0.426215",\
              "0.153522, 0.180207, 0.215622, 0.283073, 0.402075",\
              "0.122884, 0.149570, 0.184984, 0.252436, 0.371438",\
              "0.069720, 0.096406, 0.131820, 0.199271, 0.318274",\
              "0.000000, 0.005109, 0.040523, 0.107975, 0.226977"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177662, 0.204347, 0.239762, 0.307213, 0.426215",\
              "0.153522, 0.180207, 0.215622, 0.283073, 0.402075",\
              "0.122884, 0.149570, 0.184984, 0.252436, 0.371438",\
              "0.069720, 0.096406, 0.131820, 0.199271, 0.318274",\
              "0.000000, 0.005109, 0.040523, 0.107975, 0.226977"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.451834, 0.424793, 0.389733, 0.322738, 0.212789",\
              "0.476089, 0.449048, 0.413988, 0.346993, 0.237043",\
              "0.506722, 0.479681, 0.444620, 0.377625, 0.267676",\
              "0.560584, 0.532581, 0.497521, 0.430526, 0.320576",\
              "0.661198, 0.631452, 0.592886, 0.521993, 0.412043"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.451834, 0.424793, 0.389733, 0.322738, 0.212789",\
              "0.476089, 0.449048, 0.413988, 0.346993, 0.237043",\
              "0.506722, 0.479681, 0.444620, 0.377625, 0.267676",\
              "0.560584, 0.532581, 0.497521, 0.430526, 0.320576",\
              "0.661198, 0.631452, 0.592886, 0.521993, 0.412043"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008426") ;
            }
            fall_power("scalar") {
                values ("0.008426") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001673 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.199037, 0.226296, 0.261137, 0.328588, 0.448753",\
              "0.174834, 0.202093, 0.236934, 0.304385, 0.424550",\
              "0.145458, 0.172717, 0.207558, 0.275010, 0.395174",\
              "0.096171, 0.123429, 0.158271, 0.225722, 0.345886",\
              "0.018295, 0.045554, 0.080395, 0.147847, 0.268011"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.199037, 0.226296, 0.261137, 0.328588, 0.448753",\
              "0.174834, 0.202093, 0.236934, 0.304385, 0.424550",\
              "0.145458, 0.172717, 0.207558, 0.275010, 0.395174",\
              "0.096171, 0.123429, 0.158271, 0.225722, 0.345886",\
              "0.018295, 0.045554, 0.080395, 0.147847, 0.268011"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.363708, 0.338981, 0.307242, 0.249396, 0.148778",\
              "0.387962, 0.363236, 0.331496, 0.273651, 0.173032",\
              "0.418596, 0.393869, 0.362129, 0.304284, 0.203665",\
              "0.471496, 0.446769, 0.415029, 0.357184, 0.256565",\
              "0.564259, 0.538236, 0.506496, 0.448651, 0.348032"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.363708, 0.338981, 0.307242, 0.249396, 0.148778",\
              "0.387962, 0.363236, 0.331496, 0.273651, 0.173032",\
              "0.418596, 0.393869, 0.362129, 0.304284, 0.203665",\
              "0.471496, 0.446769, 0.415029, 0.357184, 0.256565",\
              "0.564259, 0.538236, 0.506496, 0.448651, 0.348032"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005813") ;
            }
            fall_power("scalar") {
                values ("0.005813") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004020 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.111871" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.429000, 0.440185, 0.448677, 0.459324, 0.473313" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.956473, 0.967659, 0.976151, 0.986797, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.956473, 0.967659, 0.976151, 0.986797, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.956474" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.516844") ;
            }
            fall_power("scalar") {
                values ("0.775265") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005407") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001817 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.390614, 0.416294, 0.449276, 0.513106, 0.624950",\
              "0.362776, 0.388456, 0.421439, 0.485269, 0.597113",\
              "0.333061, 0.358741, 0.391724, 0.455554, 0.567398",\
              "0.282814, 0.308494, 0.341477, 0.405306, 0.517150",\
              "0.197918, 0.223598, 0.256581, 0.320411, 0.432255"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.390614, 0.416294, 0.449276, 0.513106, 0.624950",\
              "0.362776, 0.388456, 0.421439, 0.485269, 0.597113",\
              "0.333061, 0.358741, 0.391724, 0.455554, 0.567398",\
              "0.282814, 0.308494, 0.341477, 0.405306, 0.517150",\
              "0.197918, 0.223598, 0.256581, 0.320411, 0.432255"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168267, 0.157618, 0.142882, 0.118975, 0.083988",\
              "0.183797, 0.173148, 0.158412, 0.134506, 0.099519",\
              "0.195683, 0.185034, 0.170298, 0.146392, 0.111404",\
              "0.210144, 0.199495, 0.184759, 0.160852, 0.125865",\
              "0.229902, 0.219253, 0.204517, 0.180610, 0.145623"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.168267, 0.157618, 0.142882, 0.118975, 0.083988",\
              "0.183797, 0.173148, 0.158412, 0.134506, 0.099519",\
              "0.195683, 0.185034, 0.170298, 0.146392, 0.111404",\
              "0.210144, 0.199495, 0.184759, 0.160852, 0.125865",\
              "0.229902, 0.219253, 0.204517, 0.180610, 0.145623"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003565") ;
            }
            fall_power("scalar") {
                values ("0.003565") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001239 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249200, 0.267189, 0.288814, 0.323856, 0.374564",\
              "0.238103, 0.256092, 0.277717, 0.312759, 0.363468",\
              "0.229597, 0.247586, 0.269212, 0.304253, 0.354962",\
              "0.219233, 0.237222, 0.258848, 0.293890, 0.344598",\
              "0.205116, 0.223105, 0.244731, 0.279772, 0.330481"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249200, 0.267189, 0.288814, 0.323856, 0.374564",\
              "0.238103, 0.256092, 0.277717, 0.312759, 0.363468",\
              "0.229597, 0.247586, 0.269212, 0.304253, 0.354962",\
              "0.219233, 0.237222, 0.258848, 0.293890, 0.344598",\
              "0.205116, 0.223105, 0.244731, 0.279772, 0.330481"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180599, 0.172312, 0.164238, 0.152552, 0.136975",\
              "0.196130, 0.187842, 0.179768, 0.168082, 0.152505",\
              "0.208015, 0.199728, 0.191654, 0.179969, 0.164391",\
              "0.222476, 0.214189, 0.206115, 0.194430, 0.178852",\
              "0.242234, 0.233947, 0.225873, 0.214187, 0.198610"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180599, 0.172312, 0.164238, 0.152552, 0.136975",\
              "0.196130, 0.187842, 0.179768, 0.168082, 0.152505",\
              "0.208015, 0.199728, 0.191654, 0.179969, 0.164391",\
              "0.222476, 0.214189, 0.206115, 0.194430, 0.178852",\
              "0.242234, 0.233947, 0.225873, 0.214187, 0.198610"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.023222") ;
            }
            fall_power("scalar") {
                values ("0.023222") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.436932, 0.490188, 0.546193, 0.648807, 0.848281",\
              "0.448117, 0.501372, 0.557377, 0.659993, 0.859466",\
              "0.456609, 0.509865, 0.565869, 0.668484, 0.867957",\
              "0.467256, 0.520512, 0.576516, 0.679131, 0.878605",\
              "0.481245, 0.534501, 0.590506, 0.693120, 0.892594"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.436932, 0.490188, 0.546193, 0.648807, 0.848281",\
              "0.448117, 0.501372, 0.557377, 0.659993, 0.859466",\
              "0.456609, 0.509865, 0.565869, 0.668484, 0.867957",\
              "0.467256, 0.520512, 0.576516, 0.679131, 0.878605",\
              "0.481245, 0.534501, 0.590506, 0.693120, 0.892594"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.269131, 0.299783, 0.331766, 0.393189, 0.515202",\
              "0.279783, 0.310436, 0.342419, 0.403841, 0.525855",\
              "0.287870, 0.318523, 0.350506, 0.411929, 0.533942",\
              "0.298010, 0.328663, 0.360646, 0.422069, 0.544082",\
              "0.311333, 0.341986, 0.373969, 0.435392, 0.557405"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.269131, 0.299783, 0.331766, 0.393189, 0.515202",\
              "0.279783, 0.310436, 0.342419, 0.403841, 0.525855",\
              "0.287870, 0.318523, 0.350506, 0.411929, 0.533942",\
              "0.298010, 0.328663, 0.360646, 0.422069, 0.544082",\
              "0.311333, 0.341986, 0.373969, 0.435392, 0.557405"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.034156, 0.108689, 0.200105, 0.383933, 0.759030" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.034156, 0.108689, 0.200105, 0.383933, 0.759030" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019462, 0.069855, 0.126997, 0.243954, 0.473405" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019462, 0.069855, 0.126997, 0.243954, 0.473405" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002666, 0.002666, 0.002666, 0.002666, 0.002666") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.049234;
  }
  


}   /* cell() */

}   /* library() */

