

================================================================
== Vitis HLS Report for 'take_difference_1'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.534 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.224 us|  0.224 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- take_difference_loop1  |       27|       27|         9|          -|          -|     3|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:112]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_difference4_03 = alloca i32 1"   --->   Operation 12 'alloca' 'output_difference4_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 13 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 14 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_difference3_04 = alloca i32 1"   --->   Operation 15 'alloca' 'output_difference3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_difference_05 = alloca i32 1"   --->   Operation 16 'alloca' 'output_difference_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 17 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:49]   --->   Operation 19 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 20 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 22 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_6 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 23 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_7 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 24 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_8 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read14" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 25 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read37 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 26 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read26 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 27 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 28 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_9 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 29 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag3_0"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag6_0"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag_0"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 0, i2 %i" [data/benchmarks/backprop/backprop.c:112]   --->   Operation 33 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 34 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_24 = load i2 %i" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 35 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.43ns)   --->   "%icmp_ln114 = icmp_eq  i2 %i_24, i2 3" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 36 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.43ns)   --->   "%add_ln114 = add i2 %i_24, i2 1" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 37 'add' 'add_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.split, void %for.end" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 38 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %i_24" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 39 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_9, i64 %p_read15, i64 %p_read26, i2 %i_24" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 40 'mux' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.71ns)   --->   "%add_ln116 = add i9 %zext_ln114, i9 %idx_read" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 41 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i9 %add_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 42 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 43 'getelementptr' 'training_targets_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 44 'load' 'training_targets_load' <Predicate = (!icmp_ln114)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_2 : Operation 45 [1/1] (0.41ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_6, i64 %p_read_5, i64 %p_read_4, i2 %i_24" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 45 'mux' 'tmp_1' <Predicate = (!icmp_ln114)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%output_difference4_03_load = load i64 %output_difference4_03" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 46 'load' 'output_difference4_03_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 47 'load' 'write_flag_0_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 48 'load' 'write_flag6_0_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%output_difference3_04_load = load i64 %output_difference3_04" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 49 'load' 'output_difference3_04_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%output_difference_05_load = load i64 %output_difference_05" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 50 'load' 'output_difference_05_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 51 'load' 'write_flag3_0_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.41ns)   --->   "%select_ln118 = select i1 %write_flag_0_load, i64 %output_difference_05_load, i64 %p_read37" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 52 'select' 'select_ln118' <Predicate = (icmp_ln114)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln118_1 = select i1 %write_flag3_0_load, i64 %output_difference3_04_load, i64 %p_read_8" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 53 'select' 'select_ln118_1' <Predicate = (icmp_ln114)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.41ns)   --->   "%select_ln118_2 = select i1 %write_flag6_0_load, i64 %output_difference4_03_load, i64 %p_read_7" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 54 'select' 'select_ln118_2' <Predicate = (icmp_ln114)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192 <undef>, i64 %select_ln118" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 55 'insertvalue' 'mrv' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i64 %select_ln118_1" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 56 'insertvalue' 'mrv_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i64 %select_ln118_2" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 57 'insertvalue' 'mrv_2' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln118 = ret i192 %mrv_2" [data/benchmarks/backprop/backprop.c:118]   --->   Operation 58 'ret' 'ret_ln118' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.53>
ST_3 : Operation 59 [1/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 59 'load' 'training_targets_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i64 %training_targets_load" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 60 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [4/4] (4.33ns)   --->   "%sub = dsub i64 %tmp, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 61 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 62 [3/4] (4.33ns)   --->   "%sub = dsub i64 %tmp, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 62 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 63 [2/4] (4.33ns)   --->   "%sub = dsub i64 %tmp, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 63 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 64 [1/4] (4.33ns)   --->   "%sub = dsub i64 %tmp, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 64 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.79>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln116_1 = bitcast i64 %sub" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 65 'bitcast' 'bitcast_ln116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.28ns)   --->   "%xor_ln116 = xor i64 %bitcast_ln116_1, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 66 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln116_2 = bitcast i64 %xor_ln116" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 67 'bitcast' 'bitcast_ln116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [4/4] (4.50ns)   --->   "%output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 68 'dmul' 'output_difference' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 69 [3/4] (4.50ns)   --->   "%output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 69 'dmul' 'output_difference' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 70 [2/4] (4.50ns)   --->   "%output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 70 'dmul' 'output_difference' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:115]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/backprop/backprop.c:117]   --->   Operation 72 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/4] (4.50ns)   --->   "%output_difference = dmul i64 %bitcast_ln116_2, i64 %tmp_1" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 73 'dmul' 'output_difference' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %i_24, void %branch2, i2 0, void %for.inc.split.for.inc.split13_crit_edge, i2 1, void %branch1" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 74 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.66>
ST_10 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag3_0"   --->   Operation 75 'store' 'store_ln0' <Predicate = (i_24 == 1)> <Delay = 0.38>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln116 = store i64 %output_difference, i64 %output_difference3_04" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 76 'store' 'store_ln116' <Predicate = (i_24 == 1)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.split13" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 77 'br' 'br_ln116' <Predicate = (i_24 == 1)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln116 = store i64 %output_difference, i64 %output_difference_05" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 78 'store' 'store_ln116' <Predicate = (i_24 == 0)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag_0"   --->   Operation 79 'store' 'store_ln0' <Predicate = (i_24 == 0)> <Delay = 0.38>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.split13" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 80 'br' 'br_ln116' <Predicate = (i_24 == 0)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag6_0"   --->   Operation 81 'store' 'store_ln0' <Predicate = (i_24 != 0 & i_24 != 1)> <Delay = 0.38>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln116 = store i64 %output_difference, i64 %output_difference4_03" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 82 'store' 'store_ln116' <Predicate = (i_24 != 0 & i_24 != 1)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.split13" [data/benchmarks/backprop/backprop.c:116]   --->   Operation 83 'br' 'br_ln116' <Predicate = (i_24 != 0 & i_24 != 1)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 %add_ln114, i2 %i" [data/benchmarks/backprop/backprop.c:112]   --->   Operation 84 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc" [data/benchmarks/backprop/backprop.c:114]   --->   Operation 85 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_targets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 01111111111]
output_difference4_03      (alloca           ) [ 00111111111]
write_flag_0               (alloca           ) [ 01111111111]
write_flag6_0              (alloca           ) [ 01111111111]
output_difference3_04      (alloca           ) [ 00111111111]
output_difference_05       (alloca           ) [ 00111111111]
write_flag3_0              (alloca           ) [ 01111111111]
specinterface_ln0          (specinterface    ) [ 00000000000]
specpipeline_ln49          (specpipeline     ) [ 00000000000]
idx_read                   (read             ) [ 00111111111]
p_read_4                   (read             ) [ 00111111111]
p_read_5                   (read             ) [ 00111111111]
p_read_6                   (read             ) [ 00111111111]
p_read_7                   (read             ) [ 00111111111]
p_read_8                   (read             ) [ 00111111111]
p_read37                   (read             ) [ 00111111111]
p_read26                   (read             ) [ 00111111111]
p_read15                   (read             ) [ 00111111111]
p_read_9                   (read             ) [ 00111111111]
store_ln0                  (store            ) [ 00000000000]
store_ln0                  (store            ) [ 00000000000]
store_ln0                  (store            ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
br_ln114                   (br               ) [ 00000000000]
i_24                       (load             ) [ 00011111111]
icmp_ln114                 (icmp             ) [ 00111111111]
add_ln114                  (add              ) [ 00011111111]
br_ln114                   (br               ) [ 00000000000]
zext_ln114                 (zext             ) [ 00000000000]
tmp                        (mux              ) [ 00011110000]
add_ln116                  (add              ) [ 00000000000]
zext_ln116                 (zext             ) [ 00000000000]
training_targets_addr      (getelementptr    ) [ 00010000000]
tmp_1                      (mux              ) [ 00011111111]
output_difference4_03_load (load             ) [ 00000000000]
write_flag_0_load          (load             ) [ 00000000000]
write_flag6_0_load         (load             ) [ 00000000000]
output_difference3_04_load (load             ) [ 00000000000]
output_difference_05_load  (load             ) [ 00000000000]
write_flag3_0_load         (load             ) [ 00000000000]
select_ln118               (select           ) [ 00000000000]
select_ln118_1             (select           ) [ 00000000000]
select_ln118_2             (select           ) [ 00000000000]
mrv                        (insertvalue      ) [ 00000000000]
mrv_1                      (insertvalue      ) [ 00000000000]
mrv_2                      (insertvalue      ) [ 00000000000]
ret_ln118                  (ret              ) [ 00000000000]
training_targets_load      (load             ) [ 00000000000]
bitcast_ln116              (bitcast          ) [ 00001110000]
sub                        (dsub             ) [ 00000001000]
bitcast_ln116_1            (bitcast          ) [ 00000000000]
xor_ln116                  (xor              ) [ 00000000000]
bitcast_ln116_2            (bitcast          ) [ 00000000111]
speclooptripcount_ln115    (speclooptripcount) [ 00000000000]
specloopname_ln117         (specloopname     ) [ 00000000000]
output_difference          (dmul             ) [ 00000000000]
switch_ln116               (switch           ) [ 00000000000]
store_ln0                  (store            ) [ 00000000000]
store_ln116                (store            ) [ 00000000000]
br_ln116                   (br               ) [ 00000000000]
store_ln116                (store            ) [ 00000000000]
store_ln0                  (store            ) [ 00000000000]
br_ln116                   (br               ) [ 00000000000]
store_ln0                  (store            ) [ 00000000000]
store_ln116                (store            ) [ 00000000000]
br_ln116                   (br               ) [ 00000000000]
store_ln112                (store            ) [ 00000000000]
br_ln114                   (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="training_targets">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_targets"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read25">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="idx">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_difference4_03_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference4_03/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_flag_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_flag6_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_difference3_04_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference3_04/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_difference_05_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_05/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_flag3_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="idx_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_4_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_5_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_6_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_7_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_8_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read37_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read26_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read15_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_9_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="training_targets_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="9" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_targets_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_targets_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="5"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="output_difference/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln112_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_24_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="1"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln114_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln114_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln114_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="0" index="2" bw="64" slack="1"/>
<pin id="218" dir="0" index="3" bw="64" slack="1"/>
<pin id="219" dir="0" index="4" bw="2" slack="0"/>
<pin id="220" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln116_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="1"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln116_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="0" index="2" bw="64" slack="1"/>
<pin id="237" dir="0" index="3" bw="64" slack="1"/>
<pin id="238" dir="0" index="4" bw="2" slack="0"/>
<pin id="239" dir="1" index="5" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="output_difference4_03_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference4_03_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_flag_0_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_flag6_0_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="output_difference3_04_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference3_04_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="output_difference_05_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_05_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="write_flag3_0_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln118_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="64" slack="1"/>
<pin id="264" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln118_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="64" slack="1"/>
<pin id="271" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln118_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="64" slack="1"/>
<pin id="278" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="mrv_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="192" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mrv_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="192" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="mrv_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="192" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln116_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="bitcast_ln116_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116_1/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln116_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln116_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116_2/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="9"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln116_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="9"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/10 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln116_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="9"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="9"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="9"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln116_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="9"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln112_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="8"/>
<pin id="350" dir="0" index="1" bw="2" slack="9"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/10 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="359" class="1005" name="output_difference4_03_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_difference4_03 "/>
</bind>
</comp>

<comp id="365" class="1005" name="write_flag_0_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="372" class="1005" name="write_flag6_0_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="379" class="1005" name="output_difference3_04_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_difference3_04 "/>
</bind>
</comp>

<comp id="385" class="1005" name="output_difference_05_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_difference_05 "/>
</bind>
</comp>

<comp id="391" class="1005" name="write_flag3_0_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="398" class="1005" name="idx_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_read_4_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_read_5_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_read_6_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="p_read_7_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_read_8_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_read37_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="433" class="1005" name="p_read26_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="438" class="1005" name="p_read15_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_read_9_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="448" class="1005" name="i_24_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="8"/>
<pin id="450" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln114_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="8"/>
<pin id="457" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="465" class="1005" name="training_targets_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="1"/>
<pin id="467" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="training_targets_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="5"/>
<pin id="472" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="bitcast_ln116_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln116 "/>
</bind>
</comp>

<comp id="480" class="1005" name="sub_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="485" class="1005" name="bitcast_ln116_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln116_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="195" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="227"><net_src comp="210" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="195" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="265"><net_src comp="245" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="257" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="251" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="248" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="242" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="260" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="267" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="274" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="161" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="171" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="171" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="171" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="66" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="362"><net_src comp="70" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="368"><net_src comp="74" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="375"><net_src comp="78" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="382"><net_src comp="82" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="388"><net_src comp="86" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="394"><net_src comp="90" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="401"><net_src comp="94" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="406"><net_src comp="100" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="411"><net_src comp="106" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="416"><net_src comp="112" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="421"><net_src comp="118" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="426"><net_src comp="124" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="431"><net_src comp="130" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="436"><net_src comp="136" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="441"><net_src comp="142" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="446"><net_src comp="148" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="451"><net_src comp="195" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="204" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="463"><net_src comp="214" pin="5"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="468"><net_src comp="154" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="473"><net_src comp="233" pin="5"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="478"><net_src comp="299" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="483"><net_src comp="167" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="488"><net_src comp="313" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: take_difference.1 : p_read | {1 }
	Port: take_difference.1 : p_read1 | {1 }
	Port: take_difference.1 : p_read2 | {1 }
	Port: take_difference.1 : training_targets | {2 3 }
	Port: take_difference.1 : p_read3 | {1 }
	Port: take_difference.1 : p_read14 | {1 }
	Port: take_difference.1 : p_read25 | {1 }
	Port: take_difference.1 : p_read6 | {1 }
	Port: take_difference.1 : p_read7 | {1 }
	Port: take_difference.1 : p_read8 | {1 }
	Port: take_difference.1 : idx | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln112 : 1
	State 2
		icmp_ln114 : 1
		add_ln114 : 1
		br_ln114 : 2
		zext_ln114 : 1
		tmp : 1
		add_ln116 : 2
		zext_ln116 : 3
		training_targets_addr : 4
		training_targets_load : 5
		tmp_1 : 1
		select_ln118 : 1
		select_ln118_1 : 1
		select_ln118_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln118 : 5
	State 3
		bitcast_ln116 : 1
		sub : 2
	State 4
	State 5
	State 6
	State 7
		xor_ln116 : 1
		bitcast_ln116_2 : 1
		output_difference : 2
	State 8
	State 9
	State 10
		store_ln116 : 1
		store_ln116 : 1
		store_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_167      |    3    |   430   |   708   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_171      |    8    |   275   |   108   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln118_fu_260  |    0    |    0    |    63   |
|  select  | select_ln118_1_fu_267 |    0    |    0    |    63   |
|          | select_ln118_2_fu_274 |    0    |    0    |    63   |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln116_fu_307   |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|    mux   |       tmp_fu_214      |    0    |    0    |    14   |
|          |      tmp_1_fu_233     |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln114_fu_204   |    0    |    0    |    9    |
|          |    add_ln116_fu_223   |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln114_fu_198   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |  idx_read_read_fu_94  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_100 |    0    |    0    |    0    |
|          |  p_read_5_read_fu_106 |    0    |    0    |    0    |
|          |  p_read_6_read_fu_112 |    0    |    0    |    0    |
|   read   |  p_read_7_read_fu_118 |    0    |    0    |    0    |
|          |  p_read_8_read_fu_124 |    0    |    0    |    0    |
|          |  p_read37_read_fu_130 |    0    |    0    |    0    |
|          |  p_read26_read_fu_136 |    0    |    0    |    0    |
|          |  p_read15_read_fu_142 |    0    |    0    |    0    |
|          |  p_read_9_read_fu_148 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln114_fu_210   |    0    |    0    |    0    |
|          |   zext_ln116_fu_228   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_281      |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_287     |    0    |    0    |    0    |
|          |      mrv_2_fu_293     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    11   |   705   |   1131  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln114_reg_455      |    2   |
|   bitcast_ln116_2_reg_485   |   64   |
|    bitcast_ln116_reg_475    |   64   |
|         i_24_reg_448        |    2   |
|          i_reg_352          |    2   |
|       idx_read_reg_398      |    9   |
|output_difference3_04_reg_379|   64   |
|output_difference4_03_reg_359|   64   |
| output_difference_05_reg_385|   64   |
|       p_read15_reg_438      |   64   |
|       p_read26_reg_433      |   64   |
|       p_read37_reg_428      |   64   |
|       p_read_4_reg_403      |   64   |
|       p_read_5_reg_408      |   64   |
|       p_read_6_reg_413      |   64   |
|       p_read_7_reg_418      |   64   |
|       p_read_8_reg_423      |   64   |
|       p_read_9_reg_443      |   64   |
|         sub_reg_480         |   64   |
|        tmp_1_reg_470        |   64   |
|         tmp_reg_460         |   64   |
|training_targets_addr_reg_465|    9   |
|    write_flag3_0_reg_391    |    1   |
|    write_flag6_0_reg_372    |    1   |
|     write_flag_0_reg_365    |    1   |
+-----------------------------+--------+
|            Total            |  1115  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_167    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_171    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   274  ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |  1131  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |  1115  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1820  |  1158  |
+-----------+--------+--------+--------+--------+
