diff -drupN a/drivers/media/platform/sunxi-vin/vin-isp/isp520/isp520_reg.h b/drivers/media/platform/sunxi-vin/vin-isp/isp520/isp520_reg.h
--- a/drivers/media/platform/sunxi-vin/vin-isp/isp520/isp520_reg.h	1970-01-01 03:00:00.000000000 +0300
+++ b/drivers/media/platform/sunxi-vin/vin-isp/isp520/isp520_reg.h	2022-06-12 05:28:14.000000000 +0300
@@ -0,0 +1,483 @@
+
+ /*
+  * isp520_reg.h
+  *
+  * Copyright (c) 2007-2017 Allwinnertech Co., Ltd.
+  *
+  * Authors:  Zhao Wei <zhaowei@allwinnertech.com>
+  *
+  * This software is licensed under the terms of the GNU General Public
+  * License version 2, as published by the Free Software Foundation, and
+  * may be copied, distributed, and modified under those terms.
+  *
+  * This program is distributed in the hope that it will be useful,
+  * but WITHOUT ANY WARRANTY; without even the implied warranty of
+  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+  * GNU General Public License for more details.
+  *
+  */
+
+#ifndef __ISP520__REG__H__
+#define __ISP520__REG__H__
+
+#define ISP_GLOBAL_CFG0_REG			0x000
+#define ISP_GLOBAL_CFG1_REG			0x004
+#define ISP_GLOBAL_CFG2_REG			0x008
+
+#define ISP_UPDATE_CTRL0_REG			0x020
+#define ISP_LOAD_ADDR0_REG			0x030
+#define ISP_LOAD_ADDR1_REG			0x034
+#define ISP_SAVE_ADDR_REG			0x038
+#define ISP_INT_BYPASS0_REG			0x040
+#define ISP_INT_STATUS0_REG			0x048
+#define ISP_INTER_STATUS0_REG			0x060
+#define ISP_INTER_STATUS1_REG			0x064
+#define ISP_VER_CFG_REG				0x080
+#define ISP_MAX_WIDTH_REG			0x084
+#define ISP_COMP_FIFO_MAX_LAYER_REG		0x088
+#define ISP_UNCOMP_FIFO_MAX_LAYER_REG		0x08c
+
+#define ISP_WDR_CMP_BANDWIDTH_REG		0x090
+#define ISP_WDR_DECMP_BANDWIDTH_REG		0x094
+#define ISP_D3D_CMP_BANDWIDTH_REG		0x098
+#define ISP_D3D_DECMP_BANDWIDTH_REG		0x09c
+
+#define ISP_S0_FMERR_CNT_REG			0x0a0
+#define ISP_S1_FMERR_CNT_REG			0x0a4
+#define ISP_S0_HB_CNT_REG			0x0b0
+#define ISP_S1_HB_CNT_REG			0x0b4
+#define ISP_WDR_FIFO_OVERFLOW_LINE_REG		0x0c0
+#define ISP_D3D_FIFO_OVERFLOW_LINE_REG		0x0c4
+#define ISP_WDR_EXP_ADDR0_REG			0x0d0
+#define ISP_WDR_EXP_ADDR1_REG			0x0d4
+#define ISP_SIM_CTRL_REG			0x0e0
+#define ISP_D3D_REC_ADDR0_REG			0x0f0
+#define ISP_D3D_REC_ADDR1_REG			0x0f4
+#define ISP_TOP_CTRL_REG			0x0fc
+
+#define ISP_S1_CFG_REG				0x100
+#define ISP_MODULE_BYPASS0_REG			0x1a0
+#define ISP_INPUT_SIZE_REG			0x1e0
+#define ISP_VALID_SIZE_REG			0x1e4
+#define ISP_VALID_START_REG			0x1e8
+
+#define ISP_LSC_CFG0_REG			0x390
+
+#define ISP_PLTM_CFG0_REG			0x3b0
+
+#define ISP_PLTM_CFG2_REG			0x3b8
+#define ISP_PLTM_CFG3_REG			0x3bc
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int isp_enable:1;
+		unsigned int cap_en:1;
+		unsigned int isp_ver_rd_en:1;
+		unsigned int int_mode:1;
+		unsigned int input_fmt:3;
+		unsigned int res0:1;
+		unsigned int isp_ch0_en:1;
+		unsigned int isp_ch1_en:1;
+		unsigned int isp_ch2_en:1;
+		unsigned int isp_ch3_en:1;
+		unsigned int wdr_ch_seq:1;
+		unsigned int wdr_exp_seq:1;
+		unsigned int wdr_mode:2;
+		unsigned int res1:16;
+	} bits;
+} ISP_GLOBAL_CFG0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int line_int_num:14;
+		unsigned int res0:2;
+		unsigned int speed_mode:3;
+		unsigned int res1:1;
+		unsigned int last_blank_cycle:3;
+		unsigned int res2:1;
+		unsigned int burst_length:3;
+		unsigned int res3:2;
+		unsigned int bandwidth_reg_en:1;
+		unsigned int bandwidth_reg_clr:1;
+		unsigned int fifo_max_layer_clr:1;
+	} bits;
+} ISP_GLOBAL_CFG1_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int debug_en:1;
+		unsigned int sram_clear:1;
+		unsigned int pltm_sram_clr_en:1;
+		unsigned int module_clr_back_door:1;
+		unsigned int debug_sel:5;
+		unsigned int res0:23;
+	} bits;
+} ISP_GLOBAL_CFG2_REG_t;
+
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int para_ready:1;
+		unsigned int linear_update:1;
+		unsigned int lens_update:1;
+		unsigned int gamma_update:1;
+		unsigned int drc_update:1;
+		unsigned int satu_update:1;
+		unsigned int wdr_update:1;
+		unsigned int d3d_update:1;
+		unsigned int pltm_update:1;
+		unsigned int cem_update:1;
+		unsigned int res0:1;
+		unsigned int dehaze_update:1;
+		unsigned int s1_para_ready:1;
+		unsigned int s1_linear_update:1;
+		unsigned int res1:18;
+	} bits;
+} ISP_UPDATE_CTRL0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int finish_int_en:1;
+		unsigned int s0_start_int_en:1;
+		unsigned int s1_start_int_en:1;
+		unsigned int para_save_int_en:1;
+		unsigned int s0_para_load_int_en:1;
+		unsigned int s1_para_load_int_en:1;
+		unsigned int s0_fifo_int_en:1;
+		unsigned int s1_fifo_int_en:1;
+		unsigned int s0_n_line_start_int_en:1;
+		unsigned int s1_n_line_start_int_en:1;
+		unsigned int s0_frame_error_int_en:1;
+		unsigned int s1_frame_error_int_en:1;
+		unsigned int s0_frame_lost_int_en:1;
+		unsigned int s1_frame_lost_int_en:1;
+		unsigned int s0_hb_short_int_en:1;
+		unsigned int s1_hb_short_int_en:1;
+		unsigned int sram_clr_int_en:1;
+		unsigned int ddr_w_finish_int_en:1;
+		unsigned int res0:14;
+	} bits;
+} ISP_INT_BYPASS0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int finish_pd:1;
+		unsigned int s0_start_pd:1;
+		unsigned int s1_start_pd:1;
+		unsigned int para_saved_pd:1;
+		unsigned int s0_para_load_pd:1;
+		unsigned int s1_para_load_pd:1;
+		unsigned int s0_fifo_of_pd:1;
+		unsigned int s1_fifo_of_pd:1;
+		unsigned int s0_n_line_start_pd:1;
+		unsigned int s1_n_line_start_pd:1;
+		unsigned int s0_frame_error_pd:1;
+		unsigned int s1_frame_error_pd:1;
+		unsigned int s0_frame_lost_pd:1;
+		unsigned int s1_frame_lost_pd:1;
+		unsigned int s0_hb_short_pd:1;
+		unsigned int s1_hb_short_pd:1;
+		unsigned int sram_clr_pd:1;
+		unsigned int ddr_w_finish_pd:1;
+		unsigned int res0:13;
+		unsigned int fifo_valid_st:1;
+	} bits;
+} ISP_INT_STATUS0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int d3d_w_finish_pd:1;
+		unsigned int wdr_w_finish_pd:1;
+		unsigned int s0_cin_fifo_of_pd:1;
+		unsigned int dpc_fifo_of_pd:1;
+		unsigned int res0:1;
+		unsigned int bis_fifo_of_pd:1;
+		unsigned int cnr_fifo_of_pd:1;
+		unsigned int pltm_fifo_of_pd:1;
+		unsigned int d3d_write_fifo_of_pd:1;
+		unsigned int d3d_read_fifo_of_pd:1;
+		unsigned int res1:1;
+		unsigned int wdr_write_fifo_of_pd:1;
+		unsigned int res2:1;
+		unsigned int wdr_read_fifo_of_pd:1;
+		unsigned int res3:1;
+		unsigned int s1_cin_fifo_of_pd:1;
+		unsigned int res4:16;
+	} bits;
+} ISP_INTER_STATUS0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int top_ctrl_st:8;
+		unsigned int wdr_ctrl_st:8;
+		unsigned int mbus_st:1;
+		unsigned int wdr_cmp_mbus_st:1;
+		unsigned int wdr_ucmp_mbus_st:1;
+		unsigned int d3d_cmp_mbus_st:1;
+		unsigned int d3d_ucmp_mbus_st:1;
+		unsigned int mbus_stop:1;
+		unsigned int res1:10;
+	} bits;
+} ISP_INTER_STATUS1_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int small_ver:12;
+		unsigned int big_ver:12;
+		unsigned int res0:8;
+	} bits;
+} ISP_VER_CFG_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int max_width:16;
+		unsigned int res0:16;
+	} bits;
+} ISP_MAX_WIDTH_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int wdr_fifo_max_layer:16;
+		unsigned int d3d_fifo_max_layer:16;
+	} bits;
+} ISP_COMP_FIFO_MAX_LAYER_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int wdr_fifo_max_layer:16;
+		unsigned int d3d_fifo_max_layer:16;
+	} bits;
+} ISP_UNCOMP_FIFO_MAX_LAYER_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int wdr_cmp_bandwidth;
+	} bits;
+} ISP_WDR_CMP_BANDWIDTH_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int wdr_decmp_bandwidth;
+	} bits;
+} ISP_WDR_DECMP_BANDWIDTH_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int d3d_cmp_bandwidth;
+	} bits;
+} ISP_D3D_CMP_BANDWIDTH_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int d3d_decmp_bandwidth;
+	} bits;
+} ISP_D3D_DECMP_BANDWIDTH_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int input_width:14;
+		unsigned int res0:2;
+		unsigned int input_height:14;
+		unsigned int res1:2;
+	} bits;
+} ISP_S0_FMERR_CNT_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int input_width:14;
+		unsigned int res0:2;
+		unsigned int input_height:14;
+		unsigned int res1:2;
+	} bits;
+} ISP_S1_FMERR_CNT_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int hb_min:16;
+		unsigned int hb_max:16;
+	} bits;
+} ISP_S0_HB_CNT_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int hb_min:16;
+		unsigned int hb_max:16;
+	} bits;
+} ISP_S1_HB_CNT_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int comp_overflow_line:14;
+		unsigned int res0:2;
+		unsigned int decomp_overflow_line:14;
+		unsigned int res1:2;
+	} bits;
+} ISP_WDR_FIFO_OVERFLOW_LINE_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int comp_overflow_line:14;
+		unsigned int res0:2;
+		unsigned int decomp_overflow_line:14;
+		unsigned int res1:2;
+	} bits;
+} ISP_D3D_FIFO_OVERFLOW_LINE_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int pltm_mid_test:1;
+		unsigned int pltm_read_finish:1;
+		unsigned int res0:30;
+	} bits;
+} ISP_SIM_CTRL_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int isp0_max_width:14;
+		unsigned int res0:2;
+		unsigned int isp_mode:1;
+		unsigned int res1:15;
+	} bits;
+} ISP_TOP_CTRL_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int s1_blc_en:14;
+		unsigned int s1_lc_en:2;
+		unsigned int res0:30;
+	} bits;
+} ISP_S1_CFG_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int ae_en:1;
+		unsigned int lc_en:1;
+		unsigned int wdr_en:1;
+		unsigned int dpc_en:1;
+		unsigned int d2d_en:1;
+		unsigned int d3d_en:1;
+		unsigned int awb_en:1;
+		unsigned int wb_en:1;
+		unsigned int lsc_en:1;
+		unsigned int bgc_en:1;
+		unsigned int sharp_en:1;
+		unsigned int af_en:1;
+		unsigned int rgb2rgb_en:1;
+		unsigned int rgb_drc_en:1;
+		unsigned int pltm_en:1;
+		unsigned int cem_en:1;
+		unsigned int afs_en:1;
+		unsigned int hist_en:1;
+		unsigned int blc_en:1;
+		unsigned int dg_en:1;
+		unsigned int so_en:1;
+		unsigned int ctc_en:1;
+		unsigned int res0:1;
+		unsigned int cnr_en:1;
+		unsigned int satu_en:1;
+		unsigned int dehaze_en:1;
+		unsigned int res1:6;
+	} bits;
+} ISP_MODULE_BYPASS0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int input_width:14;
+		unsigned int res0:2;
+		unsigned int input_height:14;
+		unsigned int res1:2;
+	} bits;
+} ISP_INPUT_SIZE_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int valid_width:14;
+		unsigned int res0:2;
+		unsigned int valid_height:14;
+		unsigned int res1:2;
+	} bits;
+} ISP_VALID_SIZE_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int valid_hor_start:13;
+		unsigned int res0:3;
+		unsigned int valid_ver_start:13;
+		unsigned int res1:3;
+	} bits;
+} ISP_VALID_START_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int lsc_ct_x:13;
+		unsigned int lsc_ct_y:13;
+		unsigned int lsc_rs_value:5;
+		unsigned int res0:1;
+	} bits;
+} ISP_LSC_CFG0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int lss_switch:1;
+		unsigned int cal_en:1;
+		unsigned int frm_sm_en:1;
+		unsigned int res0:5;
+		unsigned int last_order_ratio:4;
+		unsigned int res1:4;
+		unsigned int tr_order:4;
+		unsigned int res2:4;
+		unsigned int oripic_ratio:8;
+	} bits;
+} ISP_PLTM_CFG0_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int block_height:8;
+		unsigned int block_width:8;
+		unsigned int block_v_num:5;
+		unsigned int res0:3;
+		unsigned int block_h_num:5;
+		unsigned int res1:3;
+	} bits;
+} ISP_PLTM_CFG2_REG_t;
+
+typedef union {
+	unsigned int dwval;
+	struct {
+		unsigned int statistic_div;
+	} bits;
+} ISP_PLTM_CFG3_REG_t;
+
+#endif /*__ISP520__REG__H__*/
