#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26422c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2642450 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x262a1b0 .functor NOT 1, L_0x2684f70, C4<0>, C4<0>, C4<0>;
L_0x2684dc0 .functor XOR 10, L_0x2684ad0, L_0x2684d20, C4<0000000000>, C4<0000000000>;
L_0x2684ed0 .functor XOR 10, L_0x2684dc0, L_0x2684e30, C4<0000000000>, C4<0000000000>;
v0x26806f0_0 .net *"_ivl_10", 9 0, L_0x2684e30;  1 drivers
v0x26807f0_0 .net *"_ivl_12", 9 0, L_0x2684ed0;  1 drivers
v0x26808d0_0 .net *"_ivl_2", 9 0, L_0x2684a30;  1 drivers
v0x2680990_0 .net *"_ivl_4", 9 0, L_0x2684ad0;  1 drivers
v0x2680a70_0 .net *"_ivl_6", 9 0, L_0x2684d20;  1 drivers
v0x2680ba0_0 .net *"_ivl_8", 9 0, L_0x2684dc0;  1 drivers
v0x2680c80_0 .var "clk", 0 0;
v0x2680d20_0 .net "in", 3 0, v0x267d8f0_0;  1 drivers
v0x2680dc0_0 .net "out_any_dut", 3 1, L_0x26835e0;  1 drivers
v0x2680e80_0 .net "out_any_ref", 3 1, L_0x262a770;  1 drivers
v0x2680f50_0 .net "out_both_dut", 2 0, L_0x2682c40;  1 drivers
v0x2681020_0 .net "out_both_ref", 2 0, L_0x262a4a0;  1 drivers
v0x26810f0_0 .net "out_different_dut", 3 0, L_0x2684460;  1 drivers
v0x26811c0_0 .net "out_different_ref", 3 0, L_0x262a9c0;  1 drivers
v0x2681290_0 .var/2u "stats1", 287 0;
v0x2681350_0 .var/2u "strobe", 0 0;
v0x2681410_0 .net "tb_match", 0 0, L_0x2684f70;  1 drivers
v0x26814e0_0 .net "tb_mismatch", 0 0, L_0x262a1b0;  1 drivers
v0x2681580_0 .net "wavedrom_enable", 0 0, v0x267da50_0;  1 drivers
v0x2681650_0 .net "wavedrom_title", 511 0, v0x267daf0_0;  1 drivers
E_0x263c030/0 .event negedge, v0x267d830_0;
E_0x263c030/1 .event posedge, v0x267d830_0;
E_0x263c030 .event/or E_0x263c030/0, E_0x263c030/1;
L_0x2684a30 .concat [ 4 3 3 0], L_0x262a9c0, L_0x262a770, L_0x262a4a0;
L_0x2684ad0 .concat [ 4 3 3 0], L_0x262a9c0, L_0x262a770, L_0x262a4a0;
L_0x2684d20 .concat [ 4 3 3 0], L_0x2684460, L_0x26835e0, L_0x2682c40;
L_0x2684e30 .concat [ 4 3 3 0], L_0x262a9c0, L_0x262a770, L_0x262a4a0;
L_0x2684f70 .cmp/eeq 10, L_0x2684a30, L_0x2684ed0;
S_0x26425e0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x2642450;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x262a4a0 .functor AND 3, L_0x2681750, L_0x26817f0, C4<111>, C4<111>;
L_0x262a770 .functor OR 3, L_0x2681980, L_0x2681a20, C4<000>, C4<000>;
L_0x262a9c0 .functor XOR 4, v0x267d8f0_0, L_0x2681e70, C4<0000>, C4<0000>;
v0x26299a0_0 .net *"_ivl_1", 2 0, L_0x2681750;  1 drivers
v0x2629ce0_0 .net *"_ivl_13", 0 0, L_0x2681be0;  1 drivers
v0x2629fb0_0 .net *"_ivl_15", 2 0, L_0x2681d90;  1 drivers
v0x262a2c0_0 .net *"_ivl_16", 3 0, L_0x2681e70;  1 drivers
v0x262a5b0_0 .net *"_ivl_3", 2 0, L_0x26817f0;  1 drivers
v0x262a880_0 .net *"_ivl_7", 2 0, L_0x2681980;  1 drivers
v0x262aa90_0 .net *"_ivl_9", 2 0, L_0x2681a20;  1 drivers
v0x267cc00_0 .net "in", 3 0, v0x267d8f0_0;  alias, 1 drivers
v0x267cce0_0 .net "out_any", 3 1, L_0x262a770;  alias, 1 drivers
v0x267ce50_0 .net "out_both", 2 0, L_0x262a4a0;  alias, 1 drivers
v0x267cf30_0 .net "out_different", 3 0, L_0x262a9c0;  alias, 1 drivers
L_0x2681750 .part v0x267d8f0_0, 0, 3;
L_0x26817f0 .part v0x267d8f0_0, 1, 3;
L_0x2681980 .part v0x267d8f0_0, 0, 3;
L_0x2681a20 .part v0x267d8f0_0, 1, 3;
L_0x2681be0 .part v0x267d8f0_0, 0, 1;
L_0x2681d90 .part v0x267d8f0_0, 1, 3;
L_0x2681e70 .concat [ 3 1 0 0], L_0x2681d90, L_0x2681be0;
S_0x267d090 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x2642450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x267d830_0 .net "clk", 0 0, v0x2680c80_0;  1 drivers
v0x267d8f0_0 .var "in", 3 0;
v0x267d9b0_0 .net "tb_match", 0 0, L_0x2684f70;  alias, 1 drivers
v0x267da50_0 .var "wavedrom_enable", 0 0;
v0x267daf0_0 .var "wavedrom_title", 511 0;
E_0x263bbc0 .event posedge, v0x267d830_0;
E_0x263c4b0 .event negedge, v0x267d830_0;
S_0x267d330 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x267d090;
 .timescale -12 -12;
v0x267d530_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x267d630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x267d090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x267dcc0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x2642450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x2643220 .functor AND 1, L_0x26825c0, L_0x2682660, C4<1>, C4<1>;
L_0x2655910 .functor AND 1, L_0x2682840, L_0x2682af0, C4<1>, C4<1>;
L_0x2655980 .functor AND 1, L_0x2682dd0, L_0x2682ee0, C4<1>, C4<1>;
L_0x2682e70 .functor OR 1, L_0x2683020, L_0x2683140, C4<0>, C4<0>;
L_0x26834d0 .functor OR 1, L_0x2683300, L_0x2683430, C4<0>, C4<0>;
L_0x2683a00 .functor OR 1, L_0x2683810, L_0x26838b0, C4<0>, C4<0>;
L_0x2683cb0 .functor XOR 1, L_0x2683770, L_0x2683b50, C4<0>, C4<0>;
L_0x2683fd0 .functor XOR 1, L_0x2683dc0, L_0x2683e60, C4<0>, C4<0>;
L_0x2684350 .functor XOR 1, L_0x2684130, L_0x26841d0, C4<0>, C4<0>;
L_0x2684870 .functor XOR 1, L_0x2684640, L_0x26847d0, C4<0>, C4<0>;
v0x267df30_0 .net *"_ivl_12", 0 0, L_0x26822d0;  1 drivers
v0x267e010_0 .net *"_ivl_17", 1 0, L_0x2682490;  1 drivers
v0x267e0f0_0 .net *"_ivl_21", 0 0, L_0x26825c0;  1 drivers
v0x267e1e0_0 .net *"_ivl_23", 0 0, L_0x2682660;  1 drivers
v0x267e2c0_0 .net *"_ivl_25", 0 0, L_0x2643220;  1 drivers
v0x267e3d0_0 .net *"_ivl_29", 0 0, L_0x2682840;  1 drivers
v0x267e4b0_0 .net *"_ivl_3", 0 0, L_0x2682050;  1 drivers
v0x267e590_0 .net *"_ivl_31", 0 0, L_0x2682af0;  1 drivers
v0x267e670_0 .net *"_ivl_33", 0 0, L_0x2655910;  1 drivers
v0x267e7c0_0 .net *"_ivl_38", 0 0, L_0x2682dd0;  1 drivers
v0x267e8a0_0 .net *"_ivl_40", 0 0, L_0x2682ee0;  1 drivers
v0x267e980_0 .net *"_ivl_42", 0 0, L_0x2655980;  1 drivers
v0x267ea40_0 .net *"_ivl_46", 0 0, L_0x2683020;  1 drivers
v0x267eb20_0 .net *"_ivl_48", 0 0, L_0x2683140;  1 drivers
v0x267ec00_0 .net *"_ivl_50", 0 0, L_0x2682e70;  1 drivers
v0x267ecc0_0 .net *"_ivl_54", 0 0, L_0x2683300;  1 drivers
v0x267eda0_0 .net *"_ivl_56", 0 0, L_0x2683430;  1 drivers
v0x267ee80_0 .net *"_ivl_58", 0 0, L_0x26834d0;  1 drivers
v0x267ef40_0 .net *"_ivl_63", 0 0, L_0x2683810;  1 drivers
v0x267f020_0 .net *"_ivl_65", 0 0, L_0x26838b0;  1 drivers
v0x267f100_0 .net *"_ivl_67", 0 0, L_0x2683a00;  1 drivers
v0x267f1c0_0 .net *"_ivl_71", 0 0, L_0x2683770;  1 drivers
v0x267f2a0_0 .net *"_ivl_73", 0 0, L_0x2683b50;  1 drivers
v0x267f380_0 .net *"_ivl_74", 0 0, L_0x2683cb0;  1 drivers
v0x267f460_0 .net *"_ivl_79", 0 0, L_0x2683dc0;  1 drivers
v0x267f540_0 .net *"_ivl_8", 1 0, L_0x26821e0;  1 drivers
v0x267f620_0 .net *"_ivl_81", 0 0, L_0x2683e60;  1 drivers
v0x267f700_0 .net *"_ivl_82", 0 0, L_0x2683fd0;  1 drivers
v0x267f7e0_0 .net *"_ivl_87", 0 0, L_0x2684130;  1 drivers
v0x267f8c0_0 .net *"_ivl_89", 0 0, L_0x26841d0;  1 drivers
v0x267f9a0_0 .net *"_ivl_90", 0 0, L_0x2684350;  1 drivers
v0x267fa80_0 .net *"_ivl_96", 0 0, L_0x2684640;  1 drivers
v0x267fb60_0 .net *"_ivl_98", 0 0, L_0x26847d0;  1 drivers
v0x267fe50_0 .net *"_ivl_99", 0 0, L_0x2684870;  1 drivers
v0x267ff30_0 .net "in", 3 0, v0x267d8f0_0;  alias, 1 drivers
v0x267fff0_0 .net "in_left", 2 0, L_0x26823a0;  1 drivers
v0x26800d0_0 .net "in_right", 2 0, L_0x26820f0;  1 drivers
v0x26801b0_0 .net "out_any", 3 1, L_0x26835e0;  alias, 1 drivers
v0x2680290_0 .net "out_both", 2 0, L_0x2682c40;  alias, 1 drivers
v0x2680370_0 .net "out_different", 3 0, L_0x2684460;  alias, 1 drivers
L_0x2682050 .part v0x267d8f0_0, 3, 1;
L_0x26820f0 .concat8 [ 2 1 0 0], L_0x26821e0, L_0x2682050;
L_0x26821e0 .part v0x267d8f0_0, 1, 2;
L_0x26822d0 .part v0x267d8f0_0, 3, 1;
L_0x26823a0 .concat8 [ 1 2 0 0], L_0x26822d0, L_0x2682490;
L_0x2682490 .part v0x267d8f0_0, 1, 2;
L_0x26825c0 .part v0x267d8f0_0, 2, 1;
L_0x2682660 .part L_0x26823a0, 2, 1;
L_0x2682840 .part v0x267d8f0_0, 1, 1;
L_0x2682af0 .part L_0x26823a0, 1, 1;
L_0x2682c40 .concat8 [ 1 1 1 0], L_0x2655980, L_0x2655910, L_0x2643220;
L_0x2682dd0 .part v0x267d8f0_0, 0, 1;
L_0x2682ee0 .part L_0x26823a0, 0, 1;
L_0x2683020 .part v0x267d8f0_0, 2, 1;
L_0x2683140 .part L_0x26820f0, 2, 1;
L_0x2683300 .part v0x267d8f0_0, 1, 1;
L_0x2683430 .part L_0x26820f0, 1, 1;
L_0x26835e0 .concat8 [ 1 1 1 0], L_0x2683a00, L_0x26834d0, L_0x2682e70;
L_0x2683810 .part v0x267d8f0_0, 0, 1;
L_0x26838b0 .part L_0x26820f0, 0, 1;
L_0x2683770 .part v0x267d8f0_0, 3, 1;
L_0x2683b50 .part L_0x26823a0, 0, 1;
L_0x2683dc0 .part v0x267d8f0_0, 2, 1;
L_0x2683e60 .part L_0x26823a0, 2, 1;
L_0x2684130 .part v0x267d8f0_0, 1, 1;
L_0x26841d0 .part L_0x26823a0, 1, 1;
L_0x2684460 .concat8 [ 1 1 1 1], L_0x2684870, L_0x2684350, L_0x2683fd0, L_0x2683cb0;
L_0x2684640 .part v0x267d8f0_0, 0, 1;
L_0x26847d0 .part L_0x26820f0, 0, 1;
S_0x26804d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x2642450;
 .timescale -12 -12;
E_0x2622a20 .event anyedge, v0x2681350_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2681350_0;
    %nor/r;
    %assign/vec4 v0x2681350_0, 0;
    %wait E_0x2622a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x267d090;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263c4b0;
    %wait E_0x263bbc0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263bbc0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263bbc0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263bbc0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263bbc0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263c4b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x267d630;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x263c4b0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %wait E_0x263bbc0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x267d8f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2642450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2680c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2681350_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2642450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2680c80_0;
    %inv;
    %store/vec4 v0x2680c80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2642450;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x267d830_0, v0x26814e0_0, v0x2680d20_0, v0x2681020_0, v0x2680f50_0, v0x2680e80_0, v0x2680dc0_0, v0x26811c0_0, v0x26810f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2642450;
T_7 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2681290_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2642450;
T_8 ;
    %wait E_0x263c030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2681290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
    %load/vec4 v0x2681410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2681290_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2681020_0;
    %load/vec4 v0x2681020_0;
    %load/vec4 v0x2680f50_0;
    %xor;
    %load/vec4 v0x2681020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x2680e80_0;
    %load/vec4 v0x2680e80_0;
    %load/vec4 v0x2680dc0_0;
    %xor;
    %load/vec4 v0x2680e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x26811c0_0;
    %load/vec4 v0x26811c0_0;
    %load/vec4 v0x26810f0_0;
    %xor;
    %load/vec4 v0x26811c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x2681290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2681290_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gatesv/iter0/response13/top_module.sv";
