// Seed: 2174140568
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  assign id_2 = 1'h0;
  logic id_3;
  logic id_4;
  assign id_4 = 1;
endmodule
