// Seed: 3865689571
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_4 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
  logic id_4;
  wire  id_5;
  logic id_6;
  wor   id_7;
  logic id_8;
  logic id_9;
  type_19 id_10 (
      .id_0 (1'b0),
      .id_1 (1'b0),
      .id_2 (1),
      .id_3 (id_8),
      .id_4 (id_9),
      .id_5 (id_6),
      .id_6 (1),
      .id_7 ({1, 1, 1'b0}),
      .id_8 (1),
      .id_9 (),
      .id_10(id_4 * id_7[0]),
      .id_11(1'b0),
      .id_12(id_9),
      .id_13(id_1),
      .id_14(id_0),
      .id_15(id_5[1]),
      .id_16(1),
      .id_17((id_7)),
      .id_18(id_0),
      .id_19(id_6),
      .id_20(1)
  );
endmodule
