<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › hazards.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>hazards.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003, 04, 07 Ralf Baechle &lt;ralf@linux-mips.org&gt;</span>
<span class="cm"> * Copyright (C) MIPS Technologies, Inc.</span>
<span class="cm"> *   written by Ralf Baechle &lt;ralf@linux-mips.org&gt;</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_HAZARDS_H</span>
<span class="cp">#define _ASM_HAZARDS_H</span>

<span class="cp">#ifdef __ASSEMBLY__</span>
<span class="cp">#define ASMMACRO(name, code...) .macro name; code; .endm</span>
<span class="cp">#else</span>

<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>

<span class="cp">#define ASMMACRO(name, code...)						\</span>
<span class="cp">__asm__(&quot;.macro &quot; #name &quot;; &quot; #code &quot;; .endm&quot;);				\</span>
<span class="cp">									\</span>
<span class="cp">static inline void name(void)						\</span>
<span class="cp">{									\</span>
<span class="cp">	__asm__ __volatile__ (#name);					\</span>
<span class="cp">}</span>

<span class="cm">/*</span>
<span class="cm"> * MIPS R2 instruction hazard barrier.   Needs to be called as a subroutine.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">mips_ihb</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif</span>

<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">_ssnop</span><span class="p">,</span>
	 <span class="n">sll</span>	<span class="err">$</span><span class="mi">0</span><span class="p">,</span> <span class="err">$</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span>
	<span class="p">)</span>

<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">_ehb</span><span class="p">,</span>
	 <span class="n">sll</span>	<span class="err">$</span><span class="mi">0</span><span class="p">,</span> <span class="err">$</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span>
	<span class="p">)</span>

<span class="cm">/*</span>
<span class="cm"> * TLB hazards</span>
<span class="cm"> */</span>
<span class="cp">#if defined(CONFIG_CPU_MIPSR2) &amp;&amp; !defined(CONFIG_CPU_CAVIUM_OCTEON)</span>

<span class="cm">/*</span>
<span class="cm"> * MIPSR2 defines ehb for hazard avoidance</span>
<span class="cm"> */</span>

<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">mtc0_tlbw_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlbw_use_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlb_probe_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_enable_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_disable_hazard</span><span class="p">,</span>
	<span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">back_to_back_c0_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="cm">/*</span>
<span class="cm"> * gcc has a tradition of misscompiling the previous construct using the</span>
<span class="cm"> * address of a label as argument to inline assembler.  Gas otoh has the</span>
<span class="cm"> * annoying difference between la and dla which are only usable for 32-bit</span>
<span class="cm"> * rsp. 64-bit code, so can&#39;t be used without conditional compilation.</span>
<span class="cm"> * The alterantive is switching the assembler to 64-bit code which happens</span>
<span class="cm"> * to work right even for 32-bit code ...</span>
<span class="cm"> */</span>
<span class="cp">#define instruction_hazard()						\</span>
<span class="cp">do {									\</span>
<span class="cp">	unsigned long tmp;						\</span>
<span class="cp">									\</span>
<span class="cp">	__asm__ __volatile__(						\</span>
<span class="cp">	&quot;	.set	mips64r2				\n&quot;	\</span>
<span class="cp">	&quot;	dla	%0, 1f					\n&quot;	\</span>
<span class="cp">	&quot;	jr.hb	%0					\n&quot;	\</span>
<span class="cp">	&quot;	.set	mips0					\n&quot;	\</span>
<span class="cp">	&quot;1:							\n&quot;	\</span>
<span class="cp">	: &quot;=r&quot; (tmp));							\</span>
<span class="cp">} while (0)</span>

<span class="cp">#elif (defined(CONFIG_CPU_MIPSR1) &amp;&amp; !defined(CONFIG_MIPS_ALCHEMY)) || \</span>
<span class="cp">	defined(CONFIG_CPU_BMIPS)</span>

<span class="cm">/*</span>
<span class="cm"> * These are slightly complicated by the fact that we guarantee R1 kernels to</span>
<span class="cm"> * run fine on R2 processors.</span>
<span class="cm"> */</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">mtc0_tlbw_hazard</span><span class="p">,</span>
	<span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlbw_use_hazard</span><span class="p">,</span>
	<span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlb_probe_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_enable_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_disable_hazard</span><span class="p">,</span>
	<span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">back_to_back_c0_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ehb</span>
	<span class="p">)</span>
<span class="cm">/*</span>
<span class="cm"> * gcc has a tradition of misscompiling the previous construct using the</span>
<span class="cm"> * address of a label as argument to inline assembler.  Gas otoh has the</span>
<span class="cm"> * annoying difference between la and dla which are only usable for 32-bit</span>
<span class="cm"> * rsp. 64-bit code, so can&#39;t be used without conditional compilation.</span>
<span class="cm"> * The alterantive is switching the assembler to 64-bit code which happens</span>
<span class="cm"> * to work right even for 32-bit code ...</span>
<span class="cm"> */</span>
<span class="cp">#define __instruction_hazard()						\</span>
<span class="cp">do {									\</span>
<span class="cp">	unsigned long tmp;						\</span>
<span class="cp">									\</span>
<span class="cp">	__asm__ __volatile__(						\</span>
<span class="cp">	&quot;	.set	mips64r2				\n&quot;	\</span>
<span class="cp">	&quot;	dla	%0, 1f					\n&quot;	\</span>
<span class="cp">	&quot;	jr.hb	%0					\n&quot;	\</span>
<span class="cp">	&quot;	.set	mips0					\n&quot;	\</span>
<span class="cp">	&quot;1:							\n&quot;	\</span>
<span class="cp">	: &quot;=r&quot; (tmp));							\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define instruction_hazard()						\</span>
<span class="cp">do {									\</span>
<span class="cp">	if (cpu_has_mips_r2)						\</span>
<span class="cp">		__instruction_hazard();					\</span>
<span class="cp">} while (0)</span>

<span class="cp">#elif defined(CONFIG_MIPS_ALCHEMY) || defined(CONFIG_CPU_CAVIUM_OCTEON) || \</span>
<span class="cp">	defined(CONFIG_CPU_LOONGSON2) || defined(CONFIG_CPU_R10000) || \</span>
<span class="cp">	defined(CONFIG_CPU_R5500)</span>

<span class="cm">/*</span>
<span class="cm"> * R10000 rocks - all hazards handled in hardware, so this becomes a nobrainer.</span>
<span class="cm"> */</span>

<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">mtc0_tlbw_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlbw_use_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlb_probe_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_enable_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_disable_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">back_to_back_c0_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="cp">#define instruction_hazard() do { } while (0)</span>

<span class="cp">#elif defined(CONFIG_CPU_RM9000)</span>

<span class="cm">/*</span>
<span class="cm"> * RM9000 hazards.  When the JTLB is updated by tlbwi or tlbwr, a subsequent</span>
<span class="cm"> * use of the JTLB for instructions should not occur for 4 cpu cycles and use</span>
<span class="cm"> * for data translations should not occur for 3 cpu cycles.</span>
<span class="cm"> */</span>

<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">mtc0_tlbw_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlbw_use_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlb_probe_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_enable_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_disable_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">back_to_back_c0_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="cp">#define instruction_hazard() do { } while (0)</span>

<span class="cp">#elif defined(CONFIG_CPU_SB1)</span>

<span class="cm">/*</span>
<span class="cm"> * Mostly like R4000 for historic reasons</span>
<span class="cm"> */</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">mtc0_tlbw_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlbw_use_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlb_probe_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_enable_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_disable_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">back_to_back_c0_hazard</span><span class="p">,</span>
	<span class="p">)</span>
<span class="cp">#define instruction_hazard() do { } while (0)</span>

<span class="cp">#else</span>

<span class="cm">/*</span>
<span class="cm"> * Finally the catchall case for all other processors including R4000, R4400,</span>
<span class="cm"> * R4600, R4700, R5000, RM7000, NEC VR41xx etc.</span>
<span class="cm"> *</span>
<span class="cm"> * The taken branch will result in a two cycle penalty for the two killed</span>
<span class="cm"> * instructions on R4000 / R4400.  Other processors only have a single cycle</span>
<span class="cm"> * hazard so this is nice trick to have an optimal code for a range of</span>
<span class="cm"> * processors.</span>
<span class="cm"> */</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">mtc0_tlbw_hazard</span><span class="p">,</span>
	<span class="n">nop</span><span class="p">;</span> <span class="n">nop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlbw_use_hazard</span><span class="p">,</span>
	<span class="n">nop</span><span class="p">;</span> <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">tlb_probe_hazard</span><span class="p">,</span>
	 <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_enable_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">irq_disable_hazard</span><span class="p">,</span>
	<span class="n">nop</span><span class="p">;</span> <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span>
	<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">back_to_back_c0_hazard</span><span class="p">,</span>
	 <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span> <span class="n">_ssnop</span><span class="p">;</span>
	<span class="p">)</span>
<span class="cp">#define instruction_hazard() do { } while (0)</span>

<span class="cp">#endif</span>


<span class="cm">/* FPU hazards */</span>

<span class="cp">#if defined(CONFIG_CPU_SB1)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">enable_fpu_hazard</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">set</span>	<span class="n">push</span><span class="p">;</span>
	 <span class="p">.</span><span class="n">set</span>	<span class="n">mips64</span><span class="p">;</span>
	 <span class="p">.</span><span class="n">set</span>	<span class="n">noreorder</span><span class="p">;</span>
	 <span class="n">_ssnop</span><span class="p">;</span>
	 <span class="n">bnezl</span>	<span class="err">$</span><span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="o">+</span><span class="mi">4</span><span class="p">;</span>
	 <span class="n">_ssnop</span><span class="p">;</span>
	 <span class="p">.</span><span class="n">set</span>	<span class="n">pop</span>
<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">disable_fpu_hazard</span><span class="p">,</span>
<span class="p">)</span>

<span class="cp">#elif defined(CONFIG_CPU_MIPSR2)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">enable_fpu_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">disable_fpu_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
<span class="p">)</span>
<span class="cp">#else</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">enable_fpu_hazard</span><span class="p">,</span>
	 <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span><span class="p">;</span> <span class="n">nop</span>
<span class="p">)</span>
<span class="n">ASMMACRO</span><span class="p">(</span><span class="n">disable_fpu_hazard</span><span class="p">,</span>
	 <span class="n">_ehb</span>
<span class="p">)</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_HAZARDS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
