Name: P. Madhu kiran
Roll no: 100070046

Project: a36, Logic Simulation

Problem:
	Simulate a gate level logic of a given circuit.
	Inputs:
		Circuit (in the form of predefined syntax)
		Inputs for the circuit
	Output:
		Output of the circuit and logic values at various
		intermediate steps of the circuit.

Contents:
	a36_logicSimulation/
		doc/
			documentation.pdf
		src/
			project.cpp
			project.sce
			project.py
			inputconv.py
			pyinput.txt
			pyinput1.txt
			bigpyinput.txt
			sciinput.txt
			cppinput.txt
			readme.txt
		readme.txt

