<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1574" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/flow_classification.v\&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/flow_classification.v</arg>&quot; Line <arg fmt="%d" index="2">31</arg>. <arg fmt="%s" index="3">Macro &lt;UDP_REG_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/flow_classification.v</arg>&quot; Line <arg fmt="%d" index="2">32</arg>. <arg fmt="%s" index="3">Macro &lt;CPCI_NF2_DATA_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1574" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/np_core.v\&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/np_core.v</arg>&quot; Line <arg fmt="%d" index="2">11</arg>. <arg fmt="%s" index="3">Macro &lt;IO_QUEUE_STAGE_NUM&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/np_core.v</arg>&quot; Line <arg fmt="%d" index="2">11</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1574" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/out_arbiter.v\&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/out_arbiter.v</arg>&quot; Line <arg fmt="%d" index="2">33</arg>. <arg fmt="%s" index="3">Macro &lt;UDP_REG_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/out_arbiter.v</arg>&quot; Line <arg fmt="%d" index="2">34</arg>. <arg fmt="%s" index="3">Macro &lt;CPCI_NF2_DATA_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1574" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/user_data_path.v\&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/user_data_path.v</arg>&quot; Line <arg fmt="%d" index="2">166</arg>. <arg fmt="%s" index="3">Macro &lt;UDP_REG_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">C:/Hari/Study/Masters_thesis/needtosee/altera_netfpga_08_08_11/Danai_proj/simulation_test/danai_singlecore/DE4_Ethernet_2_statemachine_4core/sources_ngnp_multicore/to_send/ngnp_added_monitor/ngnp/src/user_data_path.v</arg>&quot; Line <arg fmt="%d" index="2">167</arg>. <arg fmt="%s" index="3">Macro &lt;CPCI_NF2_DATA_WIDTH&gt; is not defined.</arg>
</msg>

</messages>

