v 4
file . "../core_vhdl_files/multiplier.vhdl" "c84278452c4dd17b6a3caa5f4aa0c8763c698973" "20260204173253.054":
  entity multiplier_32 at 3( 90) + 0 on 101;
  architecture behavioral of multiplier_32 at 16( 432) + 0 on 102;
file . "../core_vhdl_files/dual_port_ram.vhdl" "36655bd31250679311fb52a799d012e7bb69cb66" "20260204173252.982":
  entity dual_port_ram at 21( 678) + 0 on 97;
  architecture arch of dual_port_ram at 42( 1220) + 0 on 98;
file . "datapath_gen.vhdl" "808f6fdf8a34bae9cc5b30de936d7b7b2a23c99d" "20260204032932.601":
  entity datapath at 2( 38) + 0 on 33;
  architecture behavioral of datapath at 52( 1697) + 0 on 34;
file . "controller.vhdl" "5c0588ea9285287f18c8b2f803098d7f01e5f945" "20260204032932.426":
  entity controller at 2( 18) + 0 on 31;
  architecture behavioral of controller at 47( 1629) + 0 on 32;
file . "testbench.vhdl" "a2e0e4efe6bca8f26a1f73602ec87fb6bb202c2f" "20260204173253.333":
  entity testbench at 2( 13) + 0 on 105;
  architecture behavioral of testbench at 8( 119) + 0 on 106;
file . "../core_vhdl_files/adder.vhdl" "17794d357592c9a9177876d4cfd465d42954e46c" "20260204173253.025":
  entity adder_32 at 3( 89) + 0 on 99;
  architecture behavioral of adder_32 at 16( 421) + 0 on 100;
file . "design.vhdl" "9c6981a681a698b3ee4ce48263901c6e0b11e736" "20260204173253.089":
  entity design at 2( 24) + 0 on 103;
  architecture behavioral of design at 12( 251) + 0 on 104;
