Reading OpenROAD database at '/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/41-openroad-repairantennas/1-diodeinsertion/Systolic4x4_serial_io.odb'…
Reading library file at '/home/hp/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'constraints.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net59 has 132 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net70 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net71 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net105 has 143 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net106 has 127 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net107 has 141 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net108 has 134 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net109 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net110 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net111 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net113 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net131 has 144 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net132 has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net133 has 133 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net134 has 130 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net135 has 130 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net136 has 154 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net137 has 135 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net138 has 147 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net139 has 155 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net140 has 139 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net142 has 148 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net143 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net144 has 149 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net145 has 157 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net146 has 154 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net147 has 134 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net148 has 148 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net149 has 128 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net150 has 143 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net151 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net152 has 138 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net153 has 149 pins which may impact routing performance. Consider optimization.

Design:                   Systolic4x4_serial_io
Die area:                 ( 0 0 ) ( 672655 683375 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     24385
Number of terminals:      15
Number of snets:          2
Number of nets:           17218

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 376.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 685602.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 97417.
[INFO DRT-0033] via shape region query size = 6100.
[INFO DRT-0033] met2 shape region query size = 3665.
[INFO DRT-0033] via2 shape region query size = 4880.
[INFO DRT-0033] met3 shape region query size = 3668.
[INFO DRT-0033] via3 shape region query size = 4880.
[INFO DRT-0033] met4 shape region query size = 1290.
[INFO DRT-0033] via4 shape region query size = 50.
[INFO DRT-0033] met5 shape region query size = 70.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1421 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 370 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11603 groups.
#scanned instances     = 24385
#unique  instances     = 376
#stdCellGenAp          = 11047
#stdCellValidPlanarAp  = 123
#stdCellValidViaAp     = 8495
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 65181
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:14, elapsed time = 00:00:47, memory = 276.34 (MB), peak = 286.39 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     127719

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 97 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 99 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 45755.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 35078.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 18048.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 108.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 27.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 63830 vertical wires in 2 frboxes and 35186 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4787 vertical wires in 2 frboxes and 10362 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:07, memory = 473.86 (MB), peak = 473.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 473.86 (MB), peak = 473.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 766.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:21, memory = 926.68 (MB).
    Completing 30% with 1018 violations.
    elapsed time = 00:00:34, memory = 990.69 (MB).
    Completing 40% with 1018 violations.
    elapsed time = 00:00:47, memory = 1047.61 (MB).
    Completing 50% with 1018 violations.
    elapsed time = 00:01:00, memory = 984.25 (MB).
    Completing 60% with 2353 violations.
    elapsed time = 00:01:13, memory = 1098.75 (MB).
    Completing 70% with 2353 violations.
    elapsed time = 00:01:21, memory = 1145.50 (MB).
    Completing 80% with 3408 violations.
    elapsed time = 00:01:31, memory = 1134.04 (MB).
    Completing 90% with 3408 violations.
    elapsed time = 00:01:40, memory = 1141.54 (MB).
    Completing 100% with 4782 violations.
    elapsed time = 00:01:59, memory = 1074.38 (MB).
[INFO DRT-0199]   Number of violations = 6826.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      6      0      0      0      0
Metal Spacing      116      0   1536      0    359     13
Min Hole             0      0    120      0      0      0
NS Metal             0      0      3      0      0      0
Recheck              1      0   1517      0    526      0
Short                0      2   2507     16    104      0
[INFO DRT-0267] cpu time = 00:15:03, elapsed time = 00:02:02, memory = 1337.38 (MB), peak = 1337.38 (MB)
Total wire length = 399300 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 209742 um.
Total wire length on LAYER met2 = 185176 um.
Total wire length on LAYER met3 = 2883 um.
Total wire length on LAYER met4 = 1498 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 127764.
Up-via summary (total 127764):

-------------------------
 FR_MASTERSLICE         0
            li1     62099
           met1     65421
           met2       201
           met3        43
           met4         0
-------------------------
                   127764


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6826 violations.
    elapsed time = 00:00:01, memory = 1358.50 (MB).
    Completing 20% with 6826 violations.
    elapsed time = 00:00:11, memory = 1363.63 (MB).
    Completing 30% with 5655 violations.
    elapsed time = 00:00:22, memory = 1335.91 (MB).
    Completing 40% with 5655 violations.
    elapsed time = 00:00:28, memory = 1366.66 (MB).
    Completing 50% with 5655 violations.
    elapsed time = 00:00:41, memory = 1344.16 (MB).
    Completing 60% with 4425 violations.
    elapsed time = 00:00:54, memory = 1399.16 (MB).
    Completing 70% with 4425 violations.
    elapsed time = 00:01:07, memory = 1400.66 (MB).
    Completing 80% with 3265 violations.
    elapsed time = 00:01:14, memory = 1400.66 (MB).
    Completing 90% with 3265 violations.
    elapsed time = 00:01:25, memory = 1406.29 (MB).
    Completing 100% with 1778 violations.
    elapsed time = 00:01:41, memory = 1406.29 (MB).
[INFO DRT-0199]   Number of violations = 1837.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    541     71      6
Min Hole             0     48      0      0
Recheck              0     50      9      0
Short                0   1094     12      0
[INFO DRT-0267] cpu time = 00:12:38, elapsed time = 00:01:42, memory = 1406.29 (MB), peak = 1406.29 (MB)
Total wire length = 396176 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 208606 um.
Total wire length on LAYER met2 = 183253 um.
Total wire length on LAYER met3 = 2826 um.
Total wire length on LAYER met4 = 1489 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 126888.
Up-via summary (total 126888):

-------------------------
 FR_MASTERSLICE         0
            li1     62051
           met1     64607
           met2       191
           met3        39
           met4         0
-------------------------
                   126888


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1837 violations.
    elapsed time = 00:00:02, memory = 1406.29 (MB).
    Completing 20% with 1837 violations.
    elapsed time = 00:00:10, memory = 1406.29 (MB).
    Completing 30% with 1754 violations.
    elapsed time = 00:00:19, memory = 1406.29 (MB).
    Completing 40% with 1754 violations.
    elapsed time = 00:00:26, memory = 1406.29 (MB).
    Completing 50% with 1754 violations.
    elapsed time = 00:00:36, memory = 1422.41 (MB).
    Completing 60% with 1663 violations.
    elapsed time = 00:00:41, memory = 1422.41 (MB).
    Completing 70% with 1663 violations.
    elapsed time = 00:00:54, memory = 1422.41 (MB).
    Completing 80% with 1633 violations.
    elapsed time = 00:01:02, memory = 1422.41 (MB).
    Completing 90% with 1633 violations.
    elapsed time = 00:01:13, memory = 1458.41 (MB).
    Completing 100% with 1580 violations.
    elapsed time = 00:01:22, memory = 1422.71 (MB).
[INFO DRT-0199]   Number of violations = 1600.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    514     72      3
Min Hole             0     47      0      0
Recheck              0     15      5      0
Short                0    919     19      0
[INFO DRT-0267] cpu time = 00:10:15, elapsed time = 00:01:23, memory = 1422.71 (MB), peak = 1458.41 (MB)
Total wire length = 395192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 207671 um.
Total wire length on LAYER met2 = 183179 um.
Total wire length on LAYER met3 = 2860 um.
Total wire length on LAYER met4 = 1480 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 126702.
Up-via summary (total 126702):

-------------------------
 FR_MASTERSLICE         0
            li1     62051
           met1     64414
           met2       198
           met3        39
           met4         0
-------------------------
                   126702


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1600 violations.
    elapsed time = 00:00:01, memory = 1454.34 (MB).
    Completing 20% with 1600 violations.
    elapsed time = 00:00:05, memory = 1422.82 (MB).
    Completing 30% with 1247 violations.
    elapsed time = 00:00:10, memory = 1422.82 (MB).
    Completing 40% with 1247 violations.
    elapsed time = 00:00:14, memory = 1422.82 (MB).
    Completing 50% with 1247 violations.
    elapsed time = 00:00:20, memory = 1422.82 (MB).
    Completing 60% with 830 violations.
    elapsed time = 00:00:22, memory = 1422.82 (MB).
    Completing 70% with 830 violations.
    elapsed time = 00:00:25, memory = 1422.82 (MB).
    Completing 80% with 469 violations.
    elapsed time = 00:00:28, memory = 1428.57 (MB).
    Completing 90% with 469 violations.
    elapsed time = 00:00:32, memory = 1429.94 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:40, memory = 1437.44 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2
Metal Spacing       18      5
Recheck             14      2
Short               20      0
[INFO DRT-0267] cpu time = 00:04:42, elapsed time = 00:00:41, memory = 1437.44 (MB), peak = 1458.41 (MB)
Total wire length = 395073 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 204203 um.
Total wire length on LAYER met2 = 183789 um.
Total wire length on LAYER met3 = 5561 um.
Total wire length on LAYER met4 = 1519 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 127560.
Up-via summary (total 127560):

-------------------------
 FR_MASTERSLICE         0
            li1     62051
           met1     64684
           met2       782
           met3        43
           met4         0
-------------------------
                   127560


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 1437.44 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 1437.44 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:00, memory = 1437.44 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:00, memory = 1437.44 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:03, memory = 1437.44 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:03, memory = 1437.44 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:03, memory = 1437.44 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:04, memory = 1437.44 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:04, memory = 1437.44 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1437.44 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 1437.44 (MB), peak = 1458.41 (MB)
Total wire length = 395068 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 204208 um.
Total wire length on LAYER met2 = 183799 um.
Total wire length on LAYER met3 = 5541 um.
Total wire length on LAYER met4 = 1519 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 127539.
Up-via summary (total 127539):

-------------------------
 FR_MASTERSLICE         0
            li1     62051
           met1     64678
           met2       767
           met3        43
           met4         0
-------------------------
                   127539


[INFO DRT-0198] Complete detail routing.
Total wire length = 395068 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 204208 um.
Total wire length on LAYER met2 = 183799 um.
Total wire length on LAYER met3 = 5541 um.
Total wire length on LAYER met4 = 1519 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 127539.
Up-via summary (total 127539):

-------------------------
 FR_MASTERSLICE         0
            li1     62051
           met1     64678
           met2       767
           met3        43
           met4         0
-------------------------
                   127539


[INFO DRT-0267] cpu time = 00:42:55, elapsed time = 00:05:55, memory = 1437.44 (MB), peak = 1458.41 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               486    1824.25
  Tap cell                               6247    7816.25
  Antenna cell                             47     117.61
  Buffer                                    1       5.00
  Clock buffer                            539    7673.61
  Timing Repair Buffer                    152    2688.83
  Inverter                                287    1129.83
  Clock inverter                          316    3921.26
  Sequential cell                        3496   86845.79
  Multi-Input combinational cell        12814  102080.40
  Total                                 24385  214102.84
Writing OpenROAD database to '/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/43-openroad-detailedrouting/Systolic4x4_serial_io.odb'…
Writing netlist to '/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/43-openroad-detailedrouting/Systolic4x4_serial_io.nl.v'…
Writing powered netlist to '/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/43-openroad-detailedrouting/Systolic4x4_serial_io.pnl.v'…
Writing layout to '/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/43-openroad-detailedrouting/Systolic4x4_serial_io.def'…
Writing timing constraints to '/home/hp/openlane2/project2/runs/RUN_2025-09-26_17-01-24/43-openroad-detailedrouting/Systolic4x4_serial_io.sdc'…
