<stg><name>PEG_Cmtx_Pipeline_write_C_outer</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_idx"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_1, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_2, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_3, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_4, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_5, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_6, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_7, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_8, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_9, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_10, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_11, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_12, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_13, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_14, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V_15, i64 666, i64 24, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %fifo_C_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:19 %num_v_out_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %num_v_out

]]></Node>
<StgValue><ssdm name="num_v_out_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 0, i32 %c_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i27 0, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.inc156

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
for.inc156:0 %i_1 = load i27 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="27">
<![CDATA[
for.inc156:1 %zext_ln278 = zext i27 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.inc156:2 %icmp_ln278 = icmp_slt  i28 %zext_ln278, i28 %num_v_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc156:3 %i_2 = add i27 %i_1, i27 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc156:4 %br_ln278 = br i1 %icmp_ln278, void %for.inc178.loopexit.exitStub, void %for.inc156.split

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc156.split:4 %tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i27.i32.i32, i27 %i_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:5 %idxprom1431 = zext i13 %tmp_4

]]></Node>
<StgValue><ssdm name="idxprom1431"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:6 %local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:7 %local_C_V_4_addr = getelementptr i64 %local_C_V_4, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_4_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:8 %local_C_V_8_addr = getelementptr i64 %local_C_V_8, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_8_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:9 %local_C_V_12_addr = getelementptr i64 %local_C_V_12, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_12_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:11 %local_C_V_load = load i13 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="local_C_V_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:12 %local_C_V_4_load = load i13 %local_C_V_4_addr

]]></Node>
<StgValue><ssdm name="local_C_V_4_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:13 %local_C_V_8_load = load i13 %local_C_V_8_addr

]]></Node>
<StgValue><ssdm name="local_C_V_8_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:14 %local_C_V_12_load = load i13 %local_C_V_12_addr

]]></Node>
<StgValue><ssdm name="local_C_V_12_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:16 %local_C_V_1_addr = getelementptr i64 %local_C_V_1, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:17 %local_C_V_5_addr = getelementptr i64 %local_C_V_5, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:18 %local_C_V_9_addr = getelementptr i64 %local_C_V_9, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_9_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:19 %local_C_V_13_addr = getelementptr i64 %local_C_V_13, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_13_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:20 %local_C_V_1_load = load i13 %local_C_V_1_addr

]]></Node>
<StgValue><ssdm name="local_C_V_1_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:21 %local_C_V_5_load = load i13 %local_C_V_5_addr

]]></Node>
<StgValue><ssdm name="local_C_V_5_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:22 %local_C_V_9_load = load i13 %local_C_V_9_addr

]]></Node>
<StgValue><ssdm name="local_C_V_9_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:23 %local_C_V_13_load = load i13 %local_C_V_13_addr

]]></Node>
<StgValue><ssdm name="local_C_V_13_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:25 %local_C_V_2_addr = getelementptr i64 %local_C_V_2, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:26 %local_C_V_6_addr = getelementptr i64 %local_C_V_6, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_6_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:27 %local_C_V_10_addr = getelementptr i64 %local_C_V_10, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_10_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:28 %local_C_V_14_addr = getelementptr i64 %local_C_V_14, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_14_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:29 %local_C_V_2_load = load i13 %local_C_V_2_addr

]]></Node>
<StgValue><ssdm name="local_C_V_2_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:30 %local_C_V_6_load = load i13 %local_C_V_6_addr

]]></Node>
<StgValue><ssdm name="local_C_V_6_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:31 %local_C_V_10_load = load i13 %local_C_V_10_addr

]]></Node>
<StgValue><ssdm name="local_C_V_10_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:32 %local_C_V_14_load = load i13 %local_C_V_14_addr

]]></Node>
<StgValue><ssdm name="local_C_V_14_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:34 %local_C_V_3_addr = getelementptr i64 %local_C_V_3, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:35 %local_C_V_7_addr = getelementptr i64 %local_C_V_7, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_7_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:36 %local_C_V_11_addr = getelementptr i64 %local_C_V_11, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_11_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc156.split:37 %local_C_V_15_addr = getelementptr i64 %local_C_V_15, i64 0, i64 %idxprom1431

]]></Node>
<StgValue><ssdm name="local_C_V_15_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:38 %local_C_V_3_load = load i13 %local_C_V_3_addr

]]></Node>
<StgValue><ssdm name="local_C_V_3_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:39 %local_C_V_7_load = load i13 %local_C_V_7_addr

]]></Node>
<StgValue><ssdm name="local_C_V_7_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:40 %local_C_V_11_load = load i13 %local_C_V_11_addr

]]></Node>
<StgValue><ssdm name="local_C_V_11_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:41 %local_C_V_15_load = load i13 %local_C_V_15_addr

]]></Node>
<StgValue><ssdm name="local_C_V_15_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc156.split:56 %store_ln278 = store i27 %i_2, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc156.split:0 %c_idx_load = load i32 %c_idx

]]></Node>
<StgValue><ssdm name="c_idx_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32">
<![CDATA[
for.inc156.split:10 %trunc_ln283 = trunc i32 %c_idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:11 %local_C_V_load = load i13 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="local_C_V_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:12 %local_C_V_4_load = load i13 %local_C_V_4_addr

]]></Node>
<StgValue><ssdm name="local_C_V_4_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:13 %local_C_V_8_load = load i13 %local_C_V_8_addr

]]></Node>
<StgValue><ssdm name="local_C_V_8_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:14 %local_C_V_12_load = load i13 %local_C_V_12_addr

]]></Node>
<StgValue><ssdm name="local_C_V_12_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc156.split:15 %u_64_V = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %local_C_V_load, i64 %local_C_V_4_load, i64 %local_C_V_8_load, i64 %local_C_V_12_load, i2 %trunc_ln283

]]></Node>
<StgValue><ssdm name="u_64_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:20 %local_C_V_1_load = load i13 %local_C_V_1_addr

]]></Node>
<StgValue><ssdm name="local_C_V_1_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:21 %local_C_V_5_load = load i13 %local_C_V_5_addr

]]></Node>
<StgValue><ssdm name="local_C_V_5_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:22 %local_C_V_9_load = load i13 %local_C_V_9_addr

]]></Node>
<StgValue><ssdm name="local_C_V_9_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:23 %local_C_V_13_load = load i13 %local_C_V_13_addr

]]></Node>
<StgValue><ssdm name="local_C_V_13_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc156.split:24 %u_64_V_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %local_C_V_1_load, i64 %local_C_V_5_load, i64 %local_C_V_9_load, i64 %local_C_V_13_load, i2 %trunc_ln283

]]></Node>
<StgValue><ssdm name="u_64_V_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:29 %local_C_V_2_load = load i13 %local_C_V_2_addr

]]></Node>
<StgValue><ssdm name="local_C_V_2_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:30 %local_C_V_6_load = load i13 %local_C_V_6_addr

]]></Node>
<StgValue><ssdm name="local_C_V_6_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:31 %local_C_V_10_load = load i13 %local_C_V_10_addr

]]></Node>
<StgValue><ssdm name="local_C_V_10_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:32 %local_C_V_14_load = load i13 %local_C_V_14_addr

]]></Node>
<StgValue><ssdm name="local_C_V_14_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc156.split:33 %u_64_V_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %local_C_V_2_load, i64 %local_C_V_6_load, i64 %local_C_V_10_load, i64 %local_C_V_14_load, i2 %trunc_ln283

]]></Node>
<StgValue><ssdm name="u_64_V_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:38 %local_C_V_3_load = load i13 %local_C_V_3_addr

]]></Node>
<StgValue><ssdm name="local_C_V_3_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:39 %local_C_V_7_load = load i13 %local_C_V_7_addr

]]></Node>
<StgValue><ssdm name="local_C_V_7_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:40 %local_C_V_11_load = load i13 %local_C_V_11_addr

]]></Node>
<StgValue><ssdm name="local_C_V_11_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
for.inc156.split:41 %local_C_V_15_load = load i13 %local_C_V_15_addr

]]></Node>
<StgValue><ssdm name="local_C_V_15_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc156.split:42 %u_64_V_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %local_C_V_3_load, i64 %local_C_V_7_load, i64 %local_C_V_11_load, i64 %local_C_V_15_load, i2 %trunc_ln283

]]></Node>
<StgValue><ssdm name="u_64_V_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc156.split:43 %icmp_ln287 = icmp_eq  i32 %c_idx_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln287"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc156.split:44 %icmp_ln287_1 = icmp_eq  i32 %c_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln287_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc156.split:45 %select_ln287 = select i1 %icmp_ln287_1, i32 3, i32 2

]]></Node>
<StgValue><ssdm name="select_ln287"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc156.split:46 %or_ln287 = or i1 %icmp_ln287_1, i1 %icmp_ln287

]]></Node>
<StgValue><ssdm name="or_ln287"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc156.split:47 %select_ln287_1 = select i1 %or_ln287, i32 %select_ln287, i32 %c_idx_load

]]></Node>
<StgValue><ssdm name="select_ln287_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc156.split:48 %icmp_ln287_2 = icmp_eq  i32 %c_idx_load, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln287_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc156.split:49 %icmp_ln287_3 = icmp_eq  i32 %c_idx_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln287_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc156.split:50 %empty = select i1 %icmp_ln287_3, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc156.split:51 %empty_57 = or i1 %icmp_ln287_3, i1 %icmp_ln287_2

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc156.split:52 %c_idx_1 = select i1 %empty_57, i32 %empty, i32 %select_ln287_1

]]></Node>
<StgValue><ssdm name="c_idx_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc156.split:55 %store_ln278 = store i32 %c_idx_1, i32 %c_idx

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
for.inc178.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc156.split:1 %specpipeline_ln280 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln280"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc156.split:2 %speclooptripcount_ln279 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1800, i64 900

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln279"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc156.split:3 %specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln278"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="257" op_0_bw="257" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
for.inc156.split:53 %p_0 = bitconcatenate i257 @_ssdm_op_BitConcatenate.i257.i1.i64.i64.i64.i64, i1 0, i64 %u_64_V_3, i64 %u_64_V_2, i64 %u_64_V_1, i64 %u_64_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="257">
<![CDATA[
for.inc156.split:54 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i257P0A, i257 %fifo_C_out, i257 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.inc156.split:57 %br_ln278 = br void %for.inc156

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
