// Seed: 1216094996
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5
);
  reg id_6;
  type_0 id_7 (
      .id_0(id_1),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_3),
      .id_4(id_2 - id_1),
      .id_5(1'd0),
      .id_6(id_0),
      .id_7()
  );
  assign id_6 = 1;
  initial begin
    if (id_0) SystemTFIdentifier(1);
    else #(1) id_4 <= id_6;
  end
  logic id_8;
  logic id_9;
endmodule
