Analysis & Synthesis report for IT_LAB_12
Mon Apr 25 20:58:13 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for sld_signaltap:auto_signaltap_0
 13. Parameter Settings for User Entity Instance: PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i
 14. Parameter Settings for User Entity Instance: ADC_controller:u1|shift:u0
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Port Connectivity Checks: "ADC_controller:u1|shift:u0"
 17. Port Connectivity Checks: "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i"
 18. Port Connectivity Checks: "PD_L12:u0"
 19. Signal Tap Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 25 20:58:13 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_LAB_12                                       ;
; Top-level Entity Name           ; IT_LAB_12                                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1265                                            ;
; Total pins                      ; 64                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 35,328                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; IT_LAB_12          ; IT_LAB_12          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../source/shift.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/shift.sv                                                            ;             ;
; ../source/reset.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/reset.sv                                                            ;             ;
; ../source/ADC_controller.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv                                                   ;             ;
; PD_L12/synthesis/PD_L12.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/PD_L12.v                                          ; PD_L12      ;
; PD_L12/synthesis/submodules/PD_L12_pll_0.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v                         ; PD_L12      ;
; ../source/segment7.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/segment7.sv                                                         ;             ;
; ../source/IT_LAB_12.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv                                                        ;             ;
; ../source/clk_gate.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/clk_gate.sv                                                         ;             ;
; ../source/bin2bcd.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/bin2bcd.sv                                                          ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                   ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_3c84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/altsyncram_3c84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                                                 ;             ;
; db/mux_ilc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/mux_ilc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                      ;             ;
; db/cntr_c9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_c9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_3vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_3vi.tdf                                                    ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_59i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld210db6cd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 704            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 489            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 108            ;
;     -- 5 input functions                    ; 130            ;
;     -- 4 input functions                    ; 73             ;
;     -- <=3 input functions                  ; 175            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1265           ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 35328          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 748            ;
; Total fan-out                               ; 7567           ;
; Average fan-out                             ; 3.86           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |IT_LAB_12                                                                                                                              ; 489 (0)             ; 1265 (0)                  ; 35328             ; 0          ; 64   ; 0            ; |IT_LAB_12                                                                                                                                                                                                                                                                                                                                            ; IT_LAB_12                         ; work         ;
;    |ADC_controller:u1|                                                                                                                  ; 6 (6)               ; 28 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|ADC_controller:u1                                                                                                                                                                                                                                                                                                                          ; ADC_controller                    ; work         ;
;       |shift:u0|                                                                                                                        ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|ADC_controller:u1|shift:u0                                                                                                                                                                                                                                                                                                                 ; shift                             ; work         ;
;    |PD_L12:u0|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|PD_L12:u0                                                                                                                                                                                                                                                                                                                                  ; PD_L12                            ; PD_L12       ;
;       |PD_L12_pll_0:pll_0|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|PD_L12:u0|PD_L12_pll_0:pll_0                                                                                                                                                                                                                                                                                                               ; PD_L12_pll_0                      ; PD_L12       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |bin2bcd:u3|                                                                                                                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|bin2bcd:u3                                                                                                                                                                                                                                                                                                                                 ; bin2bcd                           ; work         ;
;    |clk_gate:u2|                                                                                                                        ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|clk_gate:u2                                                                                                                                                                                                                                                                                                                                ; clk_gate                          ; work         ;
;    |reset:u8|                                                                                                                           ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|reset:u8                                                                                                                                                                                                                                                                                                                                   ; reset                             ; work         ;
;    |segment7:u4|                                                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|segment7:u4                                                                                                                                                                                                                                                                                                                                ; segment7                          ; work         ;
;    |segment7:u5|                                                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|segment7:u5                                                                                                                                                                                                                                                                                                                                ; segment7                          ; work         ;
;    |segment7:u6|                                                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|segment7:u6                                                                                                                                                                                                                                                                                                                                ; segment7                          ; work         ;
;    |segment7:u7|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|segment7:u7                                                                                                                                                                                                                                                                                                                                ; segment7                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 322 (2)             ; 1142 (138)                ; 35328             ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 320 (0)             ; 1004 (0)                  ; 35328             ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 320 (68)            ; 1004 (355)                ; 35328             ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 8 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ilc:auto_generated|                                                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ilc:auto_generated                                                                                                                              ; mux_ilc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 35328             ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_3c84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 35328             ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3c84:auto_generated                                                                                                                                                 ; altsyncram_3c84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 69 (69)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 85 (1)              ; 361 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 69 (0)              ; 345 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 207 (207)                 ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 69 (0)              ; 138 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (15)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (12)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_c9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated                                                             ; cntr_c9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                      ; cntr_3vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                            ; cntr_59i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |IT_LAB_12|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 69           ; 512          ; 69           ; 35328 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |IT_LAB_12|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys         ; 20.1    ; N/A          ; N/A          ; |IT_LAB_12|PD_L12:u0                                                                                                                                                                                                                                                           ; PD_L12.qsys     ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |IT_LAB_12|PD_L12:u0|PD_L12_pll_0:pll_0                                                                                                                                                                                                                                        ; PD_L12.qsys     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1265  ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 188   ;
; Number of registers using Asynchronous Clear ; 437   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 499   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                    ;
; operation_mode                       ; direct                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 1.171875 MHz           ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                            ;
; phase_shift2                         ; 0 ps                   ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_controller:u1|shift:u0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; REG_DEPTH      ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 69                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 69                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 230                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 69                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "ADC_controller:u1|shift:u0" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
+--------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "PD_L12:u0"           ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 69                  ; 69               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 33                          ;
;     CLR               ; 15                          ;
;     plain             ; 18                          ;
; arriav_lcell_comb     ; 77                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 76                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 17                          ;
; boundary_port         ; 104                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                            ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; ADC_CONVST               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|CONVST            ; N/A     ;
; ADC_CONVST               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|CONVST            ; N/A     ;
; CLOCK_50                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; HEX0[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr6~0               ; N/A     ;
; HEX0[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr6~0               ; N/A     ;
; HEX0[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr5~0               ; N/A     ;
; HEX0[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr5~0               ; N/A     ;
; HEX0[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr4~0_wirecell      ; N/A     ;
; HEX0[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr4~0_wirecell      ; N/A     ;
; HEX0[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr3~0               ; N/A     ;
; HEX0[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr3~0               ; N/A     ;
; HEX0[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr2~0               ; N/A     ;
; HEX0[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr2~0               ; N/A     ;
; HEX0[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr1~0_wirecell      ; N/A     ;
; HEX0[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr1~0_wirecell      ; N/A     ;
; HEX0[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr0~0               ; N/A     ;
; HEX0[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr0~0               ; N/A     ;
; HEX1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr6~0               ; N/A     ;
; HEX1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr6~0               ; N/A     ;
; HEX1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr5~0               ; N/A     ;
; HEX1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr5~0               ; N/A     ;
; HEX1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr4~0_wirecell      ; N/A     ;
; HEX1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr4~0_wirecell      ; N/A     ;
; HEX1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr3~0               ; N/A     ;
; HEX1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr3~0               ; N/A     ;
; HEX1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr2~0               ; N/A     ;
; HEX1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr2~0               ; N/A     ;
; HEX1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr1~0_wirecell      ; N/A     ;
; HEX1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr1~0_wirecell      ; N/A     ;
; HEX1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr0~0               ; N/A     ;
; HEX1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr0~0               ; N/A     ;
; HEX2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr6~0               ; N/A     ;
; HEX2[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr6~0               ; N/A     ;
; HEX2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr5~0               ; N/A     ;
; HEX2[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr5~0               ; N/A     ;
; HEX2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr4~0_wirecell      ; N/A     ;
; HEX2[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr4~0_wirecell      ; N/A     ;
; HEX2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr3~0               ; N/A     ;
; HEX2[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr3~0               ; N/A     ;
; HEX2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr2~0               ; N/A     ;
; HEX2[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr2~0               ; N/A     ;
; HEX2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr1~0_wirecell      ; N/A     ;
; HEX2[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr1~0_wirecell      ; N/A     ;
; HEX2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr0~0               ; N/A     ;
; HEX2[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr0~0               ; N/A     ;
; HEX3[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; HEX3[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; HEX3[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr5~0               ; N/A     ;
; HEX3[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr5~0               ; N/A     ;
; HEX3[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|Decoder0~0              ; N/A     ;
; HEX3[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|Decoder0~0              ; N/A     ;
; HEX3[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; HEX3[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; HEX3[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr2~0               ; N/A     ;
; HEX3[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr2~0               ; N/A     ;
; HEX3[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr1~0_wirecell      ; N/A     ;
; HEX3[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr1~0_wirecell      ; N/A     ;
; HEX3[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr0~0               ; N/A     ;
; HEX3[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr0~0               ; N/A     ;
; bin2bcd:u3|binary_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[0]         ; N/A     ;
; bin2bcd:u3|binary_in[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[0]         ; N/A     ;
; bin2bcd:u3|binary_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[10]        ; N/A     ;
; bin2bcd:u3|binary_in[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[10]        ; N/A     ;
; bin2bcd:u3|binary_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[11]        ; N/A     ;
; bin2bcd:u3|binary_in[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[11]        ; N/A     ;
; bin2bcd:u3|binary_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[1]         ; N/A     ;
; bin2bcd:u3|binary_in[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[1]         ; N/A     ;
; bin2bcd:u3|binary_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[2]         ; N/A     ;
; bin2bcd:u3|binary_in[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[2]         ; N/A     ;
; bin2bcd:u3|binary_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[3]         ; N/A     ;
; bin2bcd:u3|binary_in[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[3]         ; N/A     ;
; bin2bcd:u3|binary_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[4]         ; N/A     ;
; bin2bcd:u3|binary_in[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[4]         ; N/A     ;
; bin2bcd:u3|binary_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[5]         ; N/A     ;
; bin2bcd:u3|binary_in[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[5]         ; N/A     ;
; bin2bcd:u3|binary_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[6]         ; N/A     ;
; bin2bcd:u3|binary_in[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[6]         ; N/A     ;
; bin2bcd:u3|binary_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[7]         ; N/A     ;
; bin2bcd:u3|binary_in[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[7]         ; N/A     ;
; bin2bcd:u3|binary_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[8]         ; N/A     ;
; bin2bcd:u3|binary_in[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[8]         ; N/A     ;
; bin2bcd:u3|binary_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[9]         ; N/A     ;
; bin2bcd:u3|binary_in[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_controller:u1|binval[9]         ; N/A     ;
; segment7:u4|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr6~0               ; N/A     ;
; segment7:u4|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr6~0               ; N/A     ;
; segment7:u4|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr5~0               ; N/A     ;
; segment7:u4|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr5~0               ; N/A     ;
; segment7:u4|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr4~0_wirecell      ; N/A     ;
; segment7:u4|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr4~0_wirecell      ; N/A     ;
; segment7:u4|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr3~0               ; N/A     ;
; segment7:u4|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr3~0               ; N/A     ;
; segment7:u4|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr2~0               ; N/A     ;
; segment7:u4|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr2~0               ; N/A     ;
; segment7:u4|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr1~0_wirecell      ; N/A     ;
; segment7:u4|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr1~0_wirecell      ; N/A     ;
; segment7:u4|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr0~0               ; N/A     ;
; segment7:u4|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u4|WideOr0~0               ; N/A     ;
; segment7:u5|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr6~0               ; N/A     ;
; segment7:u5|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr6~0               ; N/A     ;
; segment7:u5|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr5~0               ; N/A     ;
; segment7:u5|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr5~0               ; N/A     ;
; segment7:u5|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr4~0_wirecell      ; N/A     ;
; segment7:u5|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr4~0_wirecell      ; N/A     ;
; segment7:u5|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr3~0               ; N/A     ;
; segment7:u5|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr3~0               ; N/A     ;
; segment7:u5|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr2~0               ; N/A     ;
; segment7:u5|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr2~0               ; N/A     ;
; segment7:u5|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr1~0_wirecell      ; N/A     ;
; segment7:u5|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr1~0_wirecell      ; N/A     ;
; segment7:u5|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr0~0               ; N/A     ;
; segment7:u5|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u5|WideOr0~0               ; N/A     ;
; segment7:u6|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr6~0               ; N/A     ;
; segment7:u6|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr6~0               ; N/A     ;
; segment7:u6|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr5~0               ; N/A     ;
; segment7:u6|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr5~0               ; N/A     ;
; segment7:u6|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr4~0_wirecell      ; N/A     ;
; segment7:u6|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr4~0_wirecell      ; N/A     ;
; segment7:u6|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr3~0               ; N/A     ;
; segment7:u6|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr3~0               ; N/A     ;
; segment7:u6|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr2~0               ; N/A     ;
; segment7:u6|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr2~0               ; N/A     ;
; segment7:u6|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr1~0_wirecell      ; N/A     ;
; segment7:u6|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr1~0_wirecell      ; N/A     ;
; segment7:u6|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr0~0               ; N/A     ;
; segment7:u6|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u6|WideOr0~0               ; N/A     ;
; segment7:u7|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; segment7:u7|seg[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; segment7:u7|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr5~0               ; N/A     ;
; segment7:u7|seg[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr5~0               ; N/A     ;
; segment7:u7|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|Decoder0~0              ; N/A     ;
; segment7:u7|seg[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|Decoder0~0              ; N/A     ;
; segment7:u7|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; segment7:u7|seg[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr6~0               ; N/A     ;
; segment7:u7|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr2~0               ; N/A     ;
; segment7:u7|seg[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr2~0               ; N/A     ;
; segment7:u7|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr1~0_wirecell      ; N/A     ;
; segment7:u7|seg[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr1~0_wirecell      ; N/A     ;
; segment7:u7|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr0~0               ; N/A     ;
; segment7:u7|seg[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; segment7:u7|WideOr0~0               ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Mon Apr 25 20:57:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_12 -c IT_LAB_12
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/shift.sv
    Info (12023): Found entity 1: shift File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/reset.sv
    Info (12023): Found entity 1: reset File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/reset.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/tb.sv
    Info (12023): Found entity 1: tb File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/tb.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/adc_controller.sv
    Info (12023): Found entity 1: ADC_controller File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_l12/synthesis/pd_l12.v
    Info (12023): Found entity 1: PD_L12 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/PD_L12.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd_l12/synthesis/submodules/pd_l12_pll_0.v
    Info (12023): Found entity 1: PD_L12_pll_0 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/segment7.sv
    Info (12023): Found entity 1: segment7 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/segment7.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/it_lab_12.sv
    Info (12023): Found entity 1: IT_LAB_12 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/clk_gate.sv
    Info (12023): Found entity 1: clk_gate File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/clk_gate.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_12/source/bin2bcd.sv
    Info (12023): Found entity 1: bin2bcd File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/bin2bcd.sv Line: 9
Info (12127): Elaborating entity "IT_LAB_12" for the top level hierarchy
Info (12128): Elaborating entity "PD_L12" for hierarchy "PD_L12:u0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 67
Info (12128): Elaborating entity "PD_L12_pll_0" for hierarchy "PD_L12:u0|PD_L12_pll_0:pll_0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/PD_L12.v Line: 18
Info (12128): Elaborating entity "altera_pll" for hierarchy "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 85
Info (12133): Instantiated megafunction "PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/PD_L12/synthesis/submodules/PD_L12_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.171875 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ADC_controller" for hierarchy "ADC_controller:u1" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 81
Warning (10230): Verilog HDL assignment warning at ADC_controller.sv(29): truncated value with size 32 to match size of target (4) File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 29
Info (12128): Elaborating entity "shift" for hierarchy "ADC_controller:u1|shift:u0" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/ADC_controller.sv Line: 21
Info (12128): Elaborating entity "clk_gate" for hierarchy "clk_gate:u2" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 88
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:u3" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 93
Info (12128): Elaborating entity "segment7" for hierarchy "segment7:u4" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 98
Info (12128): Elaborating entity "reset" for hierarchy "reset:u8" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3c84.tdf
    Info (12023): Found entity 1: altsyncram_3c84 File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/altsyncram_3c84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf
    Info (12023): Found entity 1: cntr_c9i File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_c9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.25.20:57:56 Progress: Loading sld210db6cd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld210db6cd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/quartus/db/ip/sld210db6cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 25
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PD_L12:u0|PD_L12_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_12/source/IT_LAB_12.sv Line: 18
Info (21057): Implemented 1644 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 1505 logic cells
    Info (21064): Implemented 69 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Mon Apr 25 20:58:13 2022
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:10


